Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 06 10:39:01 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_LEFT_DEBOUNCE/button_state_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RIGHT_DEBOUNCE/button_state_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.196        0.000                      0                 2597        0.089        0.000                      0                 2597        3.750        0.000                       0                   931  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.196        0.000                      0                 2597        0.089        0.000                      0                 2597        3.750        0.000                       0                   931  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.820ns  (logic 3.543ns (36.079%)  route 6.277ns (63.921%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.723     5.326    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[88]/Q
                         net (fo=3, routed)           0.886     6.729    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[88]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.124     6.853 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_83/O
                         net (fo=3, routed)           0.427     7.280    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_83_n_1
    SLICE_X6Y92          LUT5 (Prop_lut5_I4_O)        0.116     7.396 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94/O
                         net (fo=2, routed)           0.675     8.071    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94_n_1
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.328     8.399 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92/O
                         net (fo=2, routed)           0.734     9.133    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92_n_1
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.124     9.257 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59/O
                         net (fo=2, routed)           0.828    10.085    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59_n_1
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25/O
                         net (fo=2, routed)           0.792    11.001    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25_n_1
    SLICE_X5Y92          LUT4 (Prop_lut4_I2_O)        0.150    11.151 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.594    11.745    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.332    12.077 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.077    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.501 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.367    12.868    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.303    13.171 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.171    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.751 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.548    14.300    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.302    14.602 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.426    15.028    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X5Y94          LUT4 (Prop_lut4_I1_O)        0.118    15.146 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state[0]_i_1__3/O
                         net (fo=1, routed)           0.000    15.146    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/next[0]
    SLICE_X5Y94          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.603    15.026    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.075    15.341    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -15.146    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.687ns  (logic 3.549ns (36.637%)  route 6.138ns (63.363%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.723     5.326    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[88]/Q
                         net (fo=3, routed)           0.886     6.729    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[88]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.124     6.853 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_83/O
                         net (fo=3, routed)           0.427     7.280    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_83_n_1
    SLICE_X6Y92          LUT5 (Prop_lut5_I4_O)        0.116     7.396 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94/O
                         net (fo=2, routed)           0.675     8.071    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94_n_1
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.328     8.399 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92/O
                         net (fo=2, routed)           0.734     9.133    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92_n_1
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.124     9.257 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59/O
                         net (fo=2, routed)           0.828    10.085    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59_n_1
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25/O
                         net (fo=2, routed)           0.792    11.001    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25_n_1
    SLICE_X5Y92          LUT4 (Prop_lut4_I2_O)        0.150    11.151 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.594    11.745    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.332    12.077 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.077    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.501 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.367    12.868    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.303    13.171 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.171    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.751 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.548    14.300    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.302    14.602 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.287    14.889    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.124    15.013 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    15.013    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X5Y94          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.603    15.026    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.031    15.297    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.717ns  (logic 3.549ns (36.523%)  route 6.168ns (63.477%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.723     5.326    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[88]/Q
                         net (fo=3, routed)           0.886     6.729    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[88]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.124     6.853 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_83/O
                         net (fo=3, routed)           0.427     7.280    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_83_n_1
    SLICE_X6Y92          LUT5 (Prop_lut5_I4_O)        0.116     7.396 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94/O
                         net (fo=2, routed)           0.675     8.071    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_94_n_1
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.328     8.399 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92/O
                         net (fo=2, routed)           0.734     9.133    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92_n_1
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.124     9.257 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59/O
                         net (fo=2, routed)           0.828    10.085    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59_n_1
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25/O
                         net (fo=2, routed)           0.792    11.001    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25_n_1
    SLICE_X5Y92          LUT4 (Prop_lut4_I2_O)        0.150    11.151 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.594    11.745    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.332    12.077 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.077    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.501 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.367    12.868    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.303    13.171 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.171    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.751 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.548    14.300    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.302    14.602 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.317    14.919    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124    15.043 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    15.043    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X6Y94          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.603    15.026    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)        0.079    15.345    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 U_ACK_INTERFACE/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 1.531ns (23.876%)  route 4.881ns (76.124%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.631     5.233    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  U_ACK_INTERFACE/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  U_ACK_INTERFACE/sending_reg/Q
                         net (fo=23, routed)          1.203     6.892    U_ACK_INTERFACE/writing_type_3
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.154     7.046 r  U_ACK_INTERFACE/pkt_type[2]_i_1/O
                         net (fo=2, routed)           0.644     7.690    U_ACK_INTERFACE/D[2]
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.327     8.017 f  U_ACK_INTERFACE/U_TXD_BRAM_i_20/O
                         net (fo=1, routed)           0.622     8.639    U_ACK_INTERFACE/U_TXD_BRAM_i_20_n_1
    SLICE_X9Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.763 r  U_ACK_INTERFACE/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.704     9.467    U_TXD_MOD/U_BRAM_WRITING/dq2_reg
    SLICE_X7Y107         LUT4 (Prop_lut4_I0_O)        0.118     9.585 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          1.220    10.805    U_ACK_INTERFACE/bram_addr1
    SLICE_X10Y104        LUT5 (Prop_lut5_I1_O)        0.352    11.157 r  U_ACK_INTERFACE/U_TXD_BRAM_i_17/O
                         net (fo=1, routed)           0.488    11.646    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y42         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.542    14.964    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.277    15.242    
                         clock uncertainty           -0.035    15.206    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.961    14.245    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.656ns (22.985%)  route 5.549ns (77.015%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.631     5.233    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y101        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[7]/Q
                         net (fo=4, routed)           0.683     6.372    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg_n_1_[7]
    SLICE_X13Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.496 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_27/O
                         net (fo=3, routed)           0.583     7.079    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_27_n_1
    SLICE_X13Y100        LUT5 (Prop_lut5_I3_O)        0.150     7.229 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_9/O
                         net (fo=3, routed)           1.269     8.498    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_9_n_1
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.326     8.824 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_3__0/O
                         net (fo=1, routed)           1.225    10.050    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_3__0_n_1
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    10.174 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_2__0/O
                         net (fo=6, routed)           1.186    11.359    U_RXD_MOD/U_MAN_RECEIVER/U_BYTE_COUNTER/abn_bit_seen
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.150    11.509 r  U_RXD_MOD/U_MAN_RECEIVER/U_BYTE_COUNTER/reset_counters_i_2/O
                         net (fo=2, routed)           0.603    12.112    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/Q_reg[2]
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.326    12.438 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_i_1/O
                         net (fo=1, routed)           0.000    12.438    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_i_1_n_1
    SLICE_X3Y95          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.605    15.028    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_reg/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.029    15.201    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_reg
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/reset_counters_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.650ns (22.921%)  route 5.549ns (77.079%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.631     5.233    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y101        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[7]/Q
                         net (fo=4, routed)           0.683     6.372    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg_n_1_[7]
    SLICE_X13Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.496 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_27/O
                         net (fo=3, routed)           0.583     7.079    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_27_n_1
    SLICE_X13Y100        LUT5 (Prop_lut5_I3_O)        0.150     7.229 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_9/O
                         net (fo=3, routed)           1.269     8.498    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_9_n_1
    SLICE_X12Y100        LUT6 (Prop_lut6_I0_O)        0.326     8.824 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_3__0/O
                         net (fo=1, routed)           1.225    10.050    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_3__0_n_1
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    10.174 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/Q[1]_i_2__0/O
                         net (fo=6, routed)           1.186    11.359    U_RXD_MOD/U_MAN_RECEIVER/U_BYTE_COUNTER/abn_bit_seen
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.150    11.509 r  U_RXD_MOD/U_MAN_RECEIVER/U_BYTE_COUNTER/reset_counters_i_2/O
                         net (fo=2, routed)           0.603    12.112    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/Q_reg[2]
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.320    12.432 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/reset_counters_i_1__0/O
                         net (fo=1, routed)           0.000    12.432    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/n_reset_counters
    SLICE_X3Y95          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/reset_counters_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.605    15.028    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/reset_counters_reg/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.075    15.247    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/reset_counters_reg
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 U_ACK_INTERFACE/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 1.505ns (23.686%)  route 4.849ns (76.314%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.631     5.233    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  U_ACK_INTERFACE/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  U_ACK_INTERFACE/sending_reg/Q
                         net (fo=23, routed)          1.203     6.892    U_ACK_INTERFACE/writing_type_3
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.154     7.046 r  U_ACK_INTERFACE/pkt_type[2]_i_1/O
                         net (fo=2, routed)           0.644     7.690    U_ACK_INTERFACE/D[2]
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.327     8.017 f  U_ACK_INTERFACE/U_TXD_BRAM_i_20/O
                         net (fo=1, routed)           0.622     8.639    U_ACK_INTERFACE/U_TXD_BRAM_i_20_n_1
    SLICE_X9Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.763 r  U_ACK_INTERFACE/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.704     9.467    U_TXD_MOD/U_BRAM_WRITING/dq2_reg
    SLICE_X7Y107         LUT4 (Prop_lut4_I0_O)        0.118     9.585 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          1.058    10.643    U_ACK_INTERFACE/bram_addr1
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.326    10.969 r  U_ACK_INTERFACE/U_TXD_BRAM_i_13/O
                         net (fo=1, routed)           0.618    11.587    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y42         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.544    14.966    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.277    15.244    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737    14.471    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 U_ACK_INTERFACE/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.505ns (23.818%)  route 4.814ns (76.182%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.631     5.233    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  U_ACK_INTERFACE/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  U_ACK_INTERFACE/sending_reg/Q
                         net (fo=23, routed)          1.203     6.892    U_ACK_INTERFACE/writing_type_3
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.154     7.046 r  U_ACK_INTERFACE/pkt_type[2]_i_1/O
                         net (fo=2, routed)           0.644     7.690    U_ACK_INTERFACE/D[2]
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.327     8.017 f  U_ACK_INTERFACE/U_TXD_BRAM_i_20/O
                         net (fo=1, routed)           0.622     8.639    U_ACK_INTERFACE/U_TXD_BRAM_i_20_n_1
    SLICE_X9Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.763 r  U_ACK_INTERFACE/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.704     9.467    U_TXD_MOD/U_BRAM_WRITING/dq2_reg
    SLICE_X7Y107         LUT4 (Prop_lut4_I0_O)        0.118     9.585 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          1.054    10.639    U_ACK_INTERFACE/bram_addr1
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.326    10.965 r  U_ACK_INTERFACE/U_TXD_BRAM_i_12/O
                         net (fo=1, routed)           0.587    11.552    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y42         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.544    14.966    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.277    15.244    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737    14.471    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 U_ACK_INTERFACE/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.505ns (24.207%)  route 4.712ns (75.793%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.631     5.233    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  U_ACK_INTERFACE/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  U_ACK_INTERFACE/sending_reg/Q
                         net (fo=23, routed)          1.203     6.892    U_ACK_INTERFACE/writing_type_3
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.154     7.046 r  U_ACK_INTERFACE/pkt_type[2]_i_1/O
                         net (fo=2, routed)           0.644     7.690    U_ACK_INTERFACE/D[2]
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.327     8.017 f  U_ACK_INTERFACE/U_TXD_BRAM_i_20/O
                         net (fo=1, routed)           0.622     8.639    U_ACK_INTERFACE/U_TXD_BRAM_i_20_n_1
    SLICE_X9Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.763 r  U_ACK_INTERFACE/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.704     9.467    U_TXD_MOD/U_BRAM_WRITING/dq2_reg
    SLICE_X7Y107         LUT4 (Prop_lut4_I0_O)        0.118     9.585 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          1.089    10.674    U_ACK_INTERFACE/bram_addr1
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.326    11.000 r  U_ACK_INTERFACE/U_TXD_BRAM_i_15/O
                         net (fo=1, routed)           0.450    11.450    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y42         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.542    14.964    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.277    15.242    
                         clock uncertainty           -0.035    15.206    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737    14.469    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 U_ACK_INTERFACE/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 1.505ns (24.386%)  route 4.667ns (75.614%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.631     5.233    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  U_ACK_INTERFACE/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  U_ACK_INTERFACE/sending_reg/Q
                         net (fo=23, routed)          1.203     6.892    U_ACK_INTERFACE/writing_type_3
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.154     7.046 r  U_ACK_INTERFACE/pkt_type[2]_i_1/O
                         net (fo=2, routed)           0.644     7.690    U_ACK_INTERFACE/D[2]
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.327     8.017 f  U_ACK_INTERFACE/U_TXD_BRAM_i_20/O
                         net (fo=1, routed)           0.622     8.639    U_ACK_INTERFACE/U_TXD_BRAM_i_20_n_1
    SLICE_X9Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.763 r  U_ACK_INTERFACE/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.704     9.467    U_TXD_MOD/U_BRAM_WRITING/dq2_reg
    SLICE_X7Y107         LUT4 (Prop_lut4_I0_O)        0.118     9.585 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          1.054    10.640    U_ACK_INTERFACE/bram_addr1
    SLICE_X8Y103         LUT5 (Prop_lut5_I1_O)        0.326    10.966 r  U_ACK_INTERFACE/U_TXD_BRAM_i_11/O
                         net (fo=1, routed)           0.439    11.405    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y42         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.544    14.966    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.277    15.244    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    14.471    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.418%)  route 0.263ns (61.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.599     1.518    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDSE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDSE (Prop_fdse_C_Q)         0.164     1.682 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[11]/Q
                         net (fo=4, routed)           0.263     1.945    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_1_[11]
    SLICE_X2Y99          FDSE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.878     2.043    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDSE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDSE (Hold_fdse_C_D)         0.059     1.856    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/shreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.604     1.523    U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/shreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/shreg_reg[4]/Q
                         net (fo=9, routed)           0.111     1.775    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/DIB
    SLICE_X6Y98          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.875     2.040    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X6Y98          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X6Y98          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.685    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/shreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.476%)  route 0.113ns (44.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.604     1.523    U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/shreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/shreg_reg[5]/Q
                         net (fo=9, routed)           0.113     1.777    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/DIC
    SLICE_X6Y98          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.875     2.040    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X6Y98          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X6Y98          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.683    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_ACK_INTERFACE/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ACK_INTERFACE/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.604     1.523    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  U_ACK_INTERFACE/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_ACK_INTERFACE/i_reg[3]/Q
                         net (fo=2, routed)           0.120     1.785    U_ACK_INTERFACE/i_reg[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_ACK_INTERFACE/i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_ACK_INTERFACE/i_reg[0]_i_1_n_1
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  U_ACK_INTERFACE/i_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    U_ACK_INTERFACE/i_reg[4]_i_1_n_8
    SLICE_X7Y100         FDRE                                         r  U_ACK_INTERFACE/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.868     2.034    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  U_ACK_INTERFACE/i_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_ACK_INTERFACE/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sync_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.348%)  route 0.280ns (68.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  sync_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  sync_data_reg/Q
                         net (fo=5, routed)           0.280     1.925    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/D[0]
    SLICE_X4Y99          FDSE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.875     2.040    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDSE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[0]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDSE (Hold_fdse_C_D)         0.016     1.810    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_ACK_INTERFACE/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ACK_INTERFACE/i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.604     1.523    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  U_ACK_INTERFACE/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_ACK_INTERFACE/i_reg[3]/Q
                         net (fo=2, routed)           0.120     1.785    U_ACK_INTERFACE/i_reg[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_ACK_INTERFACE/i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_ACK_INTERFACE/i_reg[0]_i_1_n_1
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  U_ACK_INTERFACE/i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    U_ACK_INTERFACE/i_reg[4]_i_1_n_6
    SLICE_X7Y100         FDRE                                         r  U_ACK_INTERFACE/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.868     2.034    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  U_ACK_INTERFACE/i_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_ACK_INTERFACE/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_STORAGE_FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_STORAGE_FSM/data_written_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.755%)  route 0.320ns (63.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.576     1.495    U_RXD_MOD/U_STORAGE_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  U_RXD_MOD/U_STORAGE_FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U_RXD_MOD/U_STORAGE_FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.320     1.956    U_RXD_MOD/U_STORAGE_FSM/out[0]
    SLICE_X10Y101        LUT3 (Prop_lut3_I1_O)        0.045     2.001 r  U_RXD_MOD/U_STORAGE_FSM/data_written[6]_i_1/O
                         net (fo=1, routed)           0.000     2.001    U_RXD_MOD/U_STORAGE_FSM/n_data_written[6]
    SLICE_X10Y101        FDRE                                         r  U_RXD_MOD/U_STORAGE_FSM/data_written_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.841     2.006    U_RXD_MOD/U_STORAGE_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y101        FDRE                                         r  U_RXD_MOD/U_STORAGE_FSM/data_written_reg[6]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.121     1.881    U_RXD_MOD/U_STORAGE_FSM/data_written_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_STORAGE_FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_STORAGE_FSM/data_written_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.682%)  route 0.321ns (63.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.576     1.495    U_RXD_MOD/U_STORAGE_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  U_RXD_MOD/U_STORAGE_FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U_RXD_MOD/U_STORAGE_FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.321     1.957    U_RXD_MOD/U_STORAGE_FSM/out[0]
    SLICE_X10Y101        LUT3 (Prop_lut3_I1_O)        0.045     2.002 r  U_RXD_MOD/U_STORAGE_FSM/data_written[5]_i_1/O
                         net (fo=1, routed)           0.000     2.002    U_RXD_MOD/U_STORAGE_FSM/n_data_written[5]
    SLICE_X10Y101        FDRE                                         r  U_RXD_MOD/U_STORAGE_FSM/data_written_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.841     2.006    U_RXD_MOD/U_STORAGE_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y101        FDRE                                         r  U_RXD_MOD/U_STORAGE_FSM/data_written_reg[5]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.120     1.880    U_RXD_MOD/U_STORAGE_FSM/data_written_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.521%)  route 0.306ns (68.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.604     1.523    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/Q
                         net (fo=73, routed)          0.306     1.971    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/ADDRD1
    SLICE_X6Y97          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.875     2.040    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/WCLK
    SLICE_X6Y97          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y97          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.845    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.521%)  route 0.306ns (68.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.604     1.523    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/Q
                         net (fo=73, routed)          0.306     1.971    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/ADDRD1
    SLICE_X6Y97          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.875     2.040    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/WCLK
    SLICE_X6Y97          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y97          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.845    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y110    U_DOWN_DEBOUNCE/count_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y110    U_DOWN_DEBOUNCE/count_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y110    U_DOWN_DEBOUNCE/count_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y110    U_DOWN_DEBOUNCE/count_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y111    U_DOWN_DEBOUNCE/count_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y110    U_DOWN_DEBOUNCE/count_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y111    U_DOWN_DEBOUNCE/count_reg_reg[8]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y100    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y100    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y100    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y100    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y95     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y95     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y95     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y95     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y101    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y101    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y97     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y97     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y97     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y97     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y98     U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y98     U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y98     U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y98     U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y99     U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y99     U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/CLK



