<profile>

<section name = "Vivado HLS Report for 'fir_n11_maxi'" level="0">
<item name = "Date">Sun Mar  7 01:03:07 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">lab2_hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.63 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- XFER_LOOP">?, ?, 20, 11, 2, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 442, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 33, 3107, 893, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 242, -</column>
<column name="Register">-, -, 1301, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 15, 4, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="fir_n11_maxi_AXILiteS_s_axi_U">fir_n11_maxi_AXILiteS_s_axi, 2, 0, 230, 302, 0</column>
<column name="fir_n11_maxi_gmem_m_axi_U">fir_n11_maxi_gmem_m_axi, 2, 0, 512, 580, 0</column>
<column name="fir_n11_maxi_mul_bkb_U1">fir_n11_maxi_mul_bkb, 0, 3, 215, 1, 0</column>
<column name="fir_n11_maxi_mul_bkb_U2">fir_n11_maxi_mul_bkb, 0, 3, 215, 1, 0</column>
<column name="fir_n11_maxi_mul_bkb_U3">fir_n11_maxi_mul_bkb, 0, 3, 215, 1, 0</column>
<column name="fir_n11_maxi_mul_bkb_U4">fir_n11_maxi_mul_bkb, 0, 3, 215, 1, 0</column>
<column name="fir_n11_maxi_mul_bkb_U5">fir_n11_maxi_mul_bkb, 0, 3, 215, 1, 0</column>
<column name="fir_n11_maxi_mul_bkb_U6">fir_n11_maxi_mul_bkb, 0, 3, 215, 1, 0</column>
<column name="fir_n11_maxi_mul_bkb_U7">fir_n11_maxi_mul_bkb, 0, 3, 215, 1, 0</column>
<column name="fir_n11_maxi_mul_bkb_U8">fir_n11_maxi_mul_bkb, 0, 3, 215, 1, 0</column>
<column name="fir_n11_maxi_mul_bkb_U9">fir_n11_maxi_mul_bkb, 0, 3, 215, 1, 0</column>
<column name="fir_n11_maxi_mul_bkb_U10">fir_n11_maxi_mul_bkb, 0, 3, 215, 1, 0</column>
<column name="fir_n11_maxi_mul_bkb_U11">fir_n11_maxi_mul_bkb, 0, 3, 215, 1, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln16_fu_326_p2">+, 0, 0, 40, 33, 2</column>
<column name="add_ln28_1_fu_557_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln28_2_fu_561_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln28_3_fu_575_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln28_4_fu_472_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln28_5_fu_566_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln28_6_fu_524_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln28_7_fu_528_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln28_8_fu_570_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln28_9_fu_579_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln28_fu_553_p2">+, 0, 0, 39, 32, 32</column>
<column name="n32XferCnt_fu_372_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state28_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln16_fu_367_p2">icmp, 0, 0, 18, 31, 31</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="an32Coef_address0">53, 12, 4, 48</column>
<column name="ap_NS_fsm">117, 25, 1, 25</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_n32XferCnt_0_phi_fu_275_p4">9, 2, 31, 62</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="n32XferCnt_0_reg_271">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln28_2_reg_813">32, 0, 32, 0</column>
<column name="add_ln28_4_reg_733">32, 0, 32, 0</column>
<column name="add_ln28_7_reg_773">32, 0, 32, 0</column>
<column name="add_ln28_8_reg_818">32, 0, 32, 0</column>
<column name="add_ln28_9_reg_823">32, 0, 32, 0</column>
<column name="add_ln28_reg_793">32, 0, 32, 0</column>
<column name="an32Coef_load_5_reg_768">32, 0, 32, 0</column>
<column name="an32ShiftReg_0">32, 0, 32, 0</column>
<column name="an32ShiftReg_1">32, 0, 32, 0</column>
<column name="an32ShiftReg_2">32, 0, 32, 0</column>
<column name="an32ShiftReg_3">32, 0, 32, 0</column>
<column name="an32ShiftReg_3_load_reg_687">32, 0, 32, 0</column>
<column name="an32ShiftReg_4">32, 0, 32, 0</column>
<column name="an32ShiftReg_5">32, 0, 32, 0</column>
<column name="an32ShiftReg_6">32, 0, 32, 0</column>
<column name="an32ShiftReg_7">32, 0, 32, 0</column>
<column name="an32ShiftReg_8">32, 0, 32, 0</column>
<column name="an32ShiftReg_9">32, 0, 32, 0</column>
<column name="ap_CS_fsm">24, 0, 24, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln16_reg_672">1, 0, 1, 0</column>
<column name="icmp_ln16_reg_672_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="mul_ln28_10_reg_753">32, 0, 32, 0</column>
<column name="mul_ln28_1_reg_778">32, 0, 32, 0</column>
<column name="mul_ln28_2_reg_788">32, 0, 32, 0</column>
<column name="mul_ln28_3_reg_798">32, 0, 32, 0</column>
<column name="mul_ln28_4_reg_803">32, 0, 32, 0</column>
<column name="mul_ln28_5_reg_808">32, 0, 32, 0</column>
<column name="mul_ln28_6_reg_708">32, 0, 32, 0</column>
<column name="mul_ln28_7_reg_718">32, 0, 32, 0</column>
<column name="mul_ln28_8_reg_728">32, 0, 32, 0</column>
<column name="mul_ln28_9_reg_743">32, 0, 32, 0</column>
<column name="mul_ln28_reg_758">32, 0, 32, 0</column>
<column name="n32Temp_reg_681">32, 0, 32, 0</column>
<column name="n32XferCnt_0_reg_271">31, 0, 31, 0</column>
<column name="n32XferCnt_reg_676">31, 0, 31, 0</column>
<column name="pn32HPInput1_reg_589">30, 0, 30, 0</column>
<column name="pn32HPOutput3_reg_584">30, 0, 30, 0</column>
<column name="reg_282">32, 0, 32, 0</column>
<column name="reg_286">32, 0, 32, 0</column>
<column name="reg_290">32, 0, 32, 0</column>
<column name="reg_294">32, 0, 32, 0</column>
<column name="reg_298">32, 0, 32, 0</column>
<column name="trunc_ln_reg_594">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 8, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 8, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_n11_maxi, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fir_n11_maxi, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fir_n11_maxi, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
