{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516056486038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516056486043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 15 22:48:05 2018 " "Processing started: Mon Jan 15 22:48:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516056486043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056486043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SANDBOX -c NEW " "Command: quartus_sta SANDBOX -c NEW" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056486043 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1516056486215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056487245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056487245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056487309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056487309 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056487961 ""}
{ "Info" "ISTA_SDC_FOUND" "SANDBOX.out.sdc " "Reading SDC File: 'SANDBOX.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SANDBOX.out.sdc 64 ID:inst5\|EQ_LAT clock " "Ignored filter at SANDBOX.out.sdc(64): ID:inst5\|EQ_LAT could not be matched with a clock" {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 64 Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(64): Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488102 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 65 Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(65): Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488105 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 70 Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(70): Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488105 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 71 Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(71): Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488106 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 74 Argument -rise_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(74): Argument -rise_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -rise_to \[get_clocks \{ClockIn\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -rise_to \[get_clocks \{ClockIn\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488106 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 75 Argument -rise_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(75): Argument -rise_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -fall_to \[get_clocks \{ClockIn\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -fall_to \[get_clocks \{ClockIn\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488106 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 76 Argument -fall_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(76): Argument -fall_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -rise_to \[get_clocks \{ClockIn\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -rise_to \[get_clocks \{ClockIn\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488106 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 77 Argument -fall_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(77): Argument -fall_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -fall_to \[get_clocks \{ClockIn\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -fall_to \[get_clocks \{ClockIn\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488107 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 80 Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(80): Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{ClockIn\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{ClockIn\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488107 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 81 Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(81): Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{ClockIn\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{ClockIn\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488108 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 86 Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(86): Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{ClockIn\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{ClockIn\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488108 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 87 Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(87): Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{ClockIn\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{ClockIn\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1516056488109 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488109 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID:inst5\|EQ_LAT " "Node: ID:inst5\|EQ_LAT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|PCOut\[6\] ID:inst5\|EQ_LAT " "Latch ID:inst5\|PCOut\[6\] is being clocked by ID:inst5\|EQ_LAT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1516056488128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488128 "|SANDBOX|ID:inst5|EQ_LAT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|EQ_LAT PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Latch ID:inst5\|EQ_LAT is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1516056488128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056488128 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_s134:auto_generated|ram_block1a0~PORT_A_WRITE_ENABLE_REG"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056489960 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) ClockIn (Rise) 0.020 0.280 " "Setup clock transfer from ClockIn (Rise) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056492933 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) ClockIn (Rise) 0.020 0.270 " "Hold clock transfer from ClockIn (Rise) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056492933 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Fall) ClockIn (Rise) 0.020 0.280 " "Setup clock transfer from ClockIn (Fall) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056492933 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Fall) ClockIn (Rise) 0.020 0.270 " "Hold clock transfer from ClockIn (Fall) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056492933 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) ClockIn (Fall) 0.020 0.280 " "Setup clock transfer from ClockIn (Rise) to ClockIn (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056492933 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) ClockIn (Fall) 0.020 0.270 " "Hold clock transfer from ClockIn (Rise) to ClockIn (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056492933 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) 0.030 0.140 " "Setup clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056492933 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) 0.030 0.140 " "Hold clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056492933 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) 0.030 0.140 " "Setup clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056492933 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) 0.030 0.140 " "Hold clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056492933 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056492933 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1516056492934 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1516056492973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.500 " "Worst-case setup slack is 7.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056493420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056493420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500               0.000 ClockIn  " "    7.500               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056493420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056493420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.830 " "Worst-case hold slack is 0.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056493555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056493555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 ClockIn  " "    0.830               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056493555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056493555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056493569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056493581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 23.582 " "Worst-case minimum pulse width slack is 23.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056493594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056493594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.582               0.000 ClockIn  " "   23.582               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056493594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056493594 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1516056493623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056493677 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056495553 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID:inst5\|EQ_LAT " "Node: ID:inst5\|EQ_LAT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|PCOut\[6\] ID:inst5\|EQ_LAT " "Latch ID:inst5\|PCOut\[6\] is being clocked by ID:inst5\|EQ_LAT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1516056495769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056495769 "|SANDBOX|ID:inst5|EQ_LAT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|EQ_LAT PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Latch ID:inst5\|EQ_LAT is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1516056495769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056495769 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_s134:auto_generated|ram_block1a0~PORT_A_WRITE_ENABLE_REG"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056496728 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) ClockIn (Rise) 0.020 0.280 " "Setup clock transfer from ClockIn (Rise) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056499662 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) ClockIn (Rise) 0.020 0.270 " "Hold clock transfer from ClockIn (Rise) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056499662 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Fall) ClockIn (Rise) 0.020 0.280 " "Setup clock transfer from ClockIn (Fall) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056499662 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Fall) ClockIn (Rise) 0.020 0.270 " "Hold clock transfer from ClockIn (Fall) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056499662 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) ClockIn (Fall) 0.020 0.280 " "Setup clock transfer from ClockIn (Rise) to ClockIn (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056499662 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) ClockIn (Fall) 0.020 0.270 " "Hold clock transfer from ClockIn (Rise) to ClockIn (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056499662 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) 0.030 0.140 " "Setup clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056499662 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) 0.030 0.140 " "Hold clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056499662 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) 0.030 0.140 " "Setup clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056499662 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) 0.030 0.140 " "Hold clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056499662 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056499662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.511 " "Worst-case setup slack is 7.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056499949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056499949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.511               0.000 ClockIn  " "    7.511               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056499949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056499949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.706 " "Worst-case hold slack is 0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056500018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056500018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 ClockIn  " "    0.706               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056500018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056500018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056500027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056500033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 23.534 " "Worst-case minimum pulse width slack is 23.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056500041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056500041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.534               0.000 ClockIn  " "   23.534               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056500041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056500041 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1516056500054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056500293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056502063 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID:inst5\|EQ_LAT " "Node: ID:inst5\|EQ_LAT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|PCOut\[6\] ID:inst5\|EQ_LAT " "Latch ID:inst5\|PCOut\[6\] is being clocked by ID:inst5\|EQ_LAT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1516056502242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056502242 "|SANDBOX|ID:inst5|EQ_LAT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|EQ_LAT PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Latch ID:inst5\|EQ_LAT is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1516056502242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056502242 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_s134:auto_generated|ram_block1a0~PORT_A_WRITE_ENABLE_REG"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056503224 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) ClockIn (Rise) 0.020 0.280 " "Setup clock transfer from ClockIn (Rise) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056506136 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) ClockIn (Rise) 0.020 0.270 " "Hold clock transfer from ClockIn (Rise) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056506136 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Fall) ClockIn (Rise) 0.020 0.280 " "Setup clock transfer from ClockIn (Fall) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056506136 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Fall) ClockIn (Rise) 0.020 0.270 " "Hold clock transfer from ClockIn (Fall) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056506136 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) ClockIn (Fall) 0.020 0.280 " "Setup clock transfer from ClockIn (Rise) to ClockIn (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056506136 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) ClockIn (Fall) 0.020 0.270 " "Hold clock transfer from ClockIn (Rise) to ClockIn (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056506136 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) 0.030 0.140 " "Setup clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056506136 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) 0.030 0.140 " "Hold clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056506136 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) 0.030 0.140 " "Setup clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056506136 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) 0.030 0.140 " "Hold clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056506136 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056506136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.196 " "Worst-case setup slack is 14.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056506232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056506232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.196               0.000 ClockIn  " "   14.196               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056506232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056506232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.219 " "Worst-case hold slack is 0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056506360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056506360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 ClockIn  " "    0.219               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056506360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056506360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056506374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056506389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 23.647 " "Worst-case minimum pulse width slack is 23.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056506404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056506404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.647               0.000 ClockIn  " "   23.647               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056506404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056506404 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1516056506434 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID:inst5\|EQ_LAT " "Node: ID:inst5\|EQ_LAT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|PCOut\[6\] ID:inst5\|EQ_LAT " "Latch ID:inst5\|PCOut\[6\] is being clocked by ID:inst5\|EQ_LAT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1516056506676 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056506676 "|SANDBOX|ID:inst5|EQ_LAT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|EQ_LAT PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "Latch ID:inst5\|EQ_LAT is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_s134:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1516056506676 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056506676 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_s134:auto_generated|ram_block1a0~PORT_A_WRITE_ENABLE_REG"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056507672 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) ClockIn (Rise) 0.020 0.280 " "Setup clock transfer from ClockIn (Rise) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056510586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) ClockIn (Rise) 0.020 0.270 " "Hold clock transfer from ClockIn (Rise) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056510586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Fall) ClockIn (Rise) 0.020 0.280 " "Setup clock transfer from ClockIn (Fall) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056510586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Fall) ClockIn (Rise) 0.020 0.270 " "Hold clock transfer from ClockIn (Fall) to ClockIn (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056510586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) ClockIn (Fall) 0.020 0.280 " "Setup clock transfer from ClockIn (Rise) to ClockIn (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.280" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056510586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) ClockIn (Fall) 0.020 0.270 " "Hold clock transfer from ClockIn (Rise) to ClockIn (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056510586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) 0.030 0.140 " "Setup clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056510586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) 0.030 0.140 " "Hold clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056510586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) 0.030 0.140 " "Setup clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056510586 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ClockIn (Rise) PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) 0.030 0.140 " "Hold clock transfer from ClockIn (Rise) to PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1516056510586 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056510586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.270 " "Worst-case setup slack is 15.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056510691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056510691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.270               0.000 ClockIn  " "   15.270               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056510691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056510691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056510773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056510773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 ClockIn  " "    0.180               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056510773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056510773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056510783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056510791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 23.717 " "Worst-case minimum pulse width slack is 23.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056510798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056510798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.717               0.000 ClockIn  " "   23.717               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516056510798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056510798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056512459 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056512486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516056512683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 15 22:48:32 2018 " "Processing ended: Mon Jan 15 22:48:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516056512683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516056512683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516056512683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516056512683 ""}
