INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codes/vivado/lab_3/lab_3.gen/sources_1/ip/block_ram/sim/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codes/vivado/lab_3/lab_3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [D:/codes/vivado/lab_3/lab_3.srcs/sources_1/new/alu.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codes/vivado/lab_3/lab_3.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codes/vivado/lab_3/lab_3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codes/vivado/lab_3/lab_3.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/codes/vivado/lab_3/lab_3.srcs/sim_1/new/top_tb.v:54]
