# ğŸš€ 5-Stage Pipelined RISC-V Processor (RV32I)

![Language](https://img.shields.io/badge/Language-SystemVerilog-yellow)
![Architecture](https://img.shields.io/badge/Architecture-RISC--V-red)
![Pipeline](https://img.shields.io/badge/Pipeline-5--Stage-orange)
![Status](https://img.shields.io/badge/Status-Verified-success)
![License](https://img.shields.io/badge/License-MIT-blue)

---

## ğŸ“Œ Project Overview

This repository contains a **5-Stage Pipelined RISC-V Processor** implemented in **SystemVerilog**, based on the **RV32I base integer instruction set**.

The design demonstrates a **classic pipelined CPU architecture** with separate pipeline stages, pipeline registers, and verification through simulation waveforms.

This project is suitable for:
- Computer Architecture learning
- RTL / IC Design portfolios
- Final Year Projects (FYP)
- MS / IC design job applications

---

## ğŸ§  Pipeline Stages

The processor consists of the following **five pipeline stages**:

| Stage | Description |
|-----|------------|
| **IF** | Instruction Fetch |
| **ID** | Instruction Decode & Register Fetch |
| **EX** | Execute / ALU Operations |
| **MEM** | Data Memory Access |
| **WB** | Write Back to Register File |

---

## ğŸ” Pipeline Registers

Pipeline registers ensure correct data flow between stages:

- **IF/ID**
- **ID/EX**
- **EX/MEM**
- **MEM/WB**

These registers allow **parallel instruction execution**, improving throughput over single-cycle designs.

---

## âš™ï¸ Key Features

âœ” RV32I instruction support  
âœ” 5-stage pipelined datapath  
âœ” Modular RTL design  
âœ” Pipeline registers implemented  
âœ” ALU, Register File, Control Unit included  
âœ” Verified using simulation waveforms  
âœ” Clean and readable SystemVerilog code  

---

## ğŸ“‚ Directory Structure



5-Stage-Pipelined-RISC-V-Processor/
â”‚
â”œâ”€â”€ doc/ # Block diagrams, waveforms, verification screenshots
â”œâ”€â”€ srcs/ # SystemVerilog RTL source files
â”œâ”€â”€ tb/ # Testbench files
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE


---

## ğŸ›  Simulation & Verification

Example using **ModelSim / QuestaSim**:

```bash
vlog srcs/*.sv tb/*.sv
vsim tb
run -all


Waveform results and verification screenshots are available in the doc/ folder.

ğŸ“ˆ Verification Evidence

âœ” Instruction execution verified
âœ” Pipeline behavior observed in waveforms
âœ” Correct register write-back
âœ” Correct data flow across pipeline stages

ğŸ§‘â€ğŸ’» Author

Wayna Ali
Electronics / Computer Architecture
GitHub: https://github.com/waynaali

ğŸ“œ License

This project is licensed under the MIT License â€” free to use, modify, and distribute.
