// Seed: 2041200653
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2
    , id_6,
    input wor id_3,
    input uwire id_4
);
  assign id_6 = id_3;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic id_7;
  ;
endmodule
module module_2;
  bit id_1[1 : 1];
  initial @(*) id_1 <= this & 1 & id_1;
  assign id_1 = 1;
endmodule
