{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1574347898765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1574347898766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 09:51:38 2019 " "Processing started: Thu Nov 21 09:51:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1574347898766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1574347898766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist lab8 -c lab8 " "Command: quartus_map --generate_functional_sim_netlist lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1574347898766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1574347899548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 0 0 " "Found 0 design units, including 0 entities, in source file lab8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateddlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file gateddlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 GatedDlatch " "Found entity 1: GatedDlatch" {  } { { "GatedDlatch.v" "" { Text "C:/GitHubRepo/Quartos/lab8/GatedDlatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterslavedff.v 1 1 " "Found 1 design units, including 1 entities, in source file masterslavedff.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterSlaveDFF " "Found entity 1: MasterSlaveDFF" {  } { { "MasterSlaveDFF.v" "" { Text "C:/GitHubRepo/Quartos/lab8/MasterSlaveDFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "C:/GitHubRepo/Quartos/lab8/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file count4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 count4bit " "Found entity 1: count4bit" {  } { { "count4bit.v" "" { Text "C:/GitHubRepo/Quartos/lab8/count4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFlipFlop " "Found entity 1: TFlipFlop" {  } { { "TFlipFlop.v" "" { Text "C:/GitHubRepo/Quartos/lab8/TFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounttff.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounttff.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcountTFF " "Found entity 1: upcountTFF" {  } { { "upcountTFF.v" "" { Text "C:/GitHubRepo/Quartos/lab8/upcountTFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtlcount4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtlcount4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTLcount4bit " "Found entity 1: RTLcount4bit" {  } { { "RTLcount4bit.v" "" { Text "C:/GitHubRepo/Quartos/lab8/RTLcount4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s4bcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file s4bcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 S4bCounter " "Found entity 1: S4bCounter" {  } { { "S4bCounter.v" "" { Text "C:/GitHubRepo/Quartos/lab8/S4bCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit5lfsregister.v 1 1 " "Found 1 design units, including 1 entities, in source file bit5lfsregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit5LFSRegister " "Found entity 1: bit5LFSRegister" {  } { { "bit5LFSRegister.v" "" { Text "C:/GitHubRepo/Quartos/lab8/bit5LFSRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdff.v 1 1 " "Found 1 design units, including 1 entities, in source file muxdff.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxdff " "Found entity 1: muxdff" {  } { { "muxdff.v" "" { Text "C:/GitHubRepo/Quartos/lab8/muxdff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shfit4.v 1 1 " "Found 1 design units, including 1 entities, in source file shfit4.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift4 " "Found entity 1: shift4" {  } { { "shfit4.v" "" { Text "C:/GitHubRepo/Quartos/lab8/shfit4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "flipflopp.v(7) " "Verilog HDL information at flipflopp.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "flipflopp.v" "" { Text "C:/GitHubRepo/Quartos/lab8/flipflopp.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1574347899735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopp.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopp.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopp " "Found entity 1: flipflopp" {  } { { "flipflopp.v" "" { Text "C:/GitHubRepo/Quartos/lab8/flipflopp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347899736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347899736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0Q1 S4bCounter.v(9) " "Verilog HDL Implicit Net warning at S4bCounter.v(9): created implicit net for \"Q0Q1\"" {  } { { "S4bCounter.v" "" { Text "C:/GitHubRepo/Quartos/lab8/S4bCounter.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574347899736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0Q2 S4bCounter.v(12) " "Verilog HDL Implicit Net warning at S4bCounter.v(12): created implicit net for \"Q0Q2\"" {  } { { "S4bCounter.v" "" { Text "C:/GitHubRepo/Quartos/lab8/S4bCounter.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574347899737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0Q3 S4bCounter.v(15) " "Verilog HDL Implicit Net warning at S4bCounter.v(15): created implicit net for \"Q0Q3\"" {  } { { "S4bCounter.v" "" { Text "C:/GitHubRepo/Quartos/lab8/S4bCounter.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574347899737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "upcountTFF " "Elaborating entity \"upcountTFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1574347899779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFlipFlop TFlipFlop:Q0 " "Elaborating entity \"TFlipFlop\" for hierarchy \"TFlipFlop:Q0\"" {  } { { "upcountTFF.v" "Q0" { Text "C:/GitHubRepo/Quartos/lab8/upcountTFF.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1574347899798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1574347899963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 09:51:39 2019 " "Processing ended: Thu Nov 21 09:51:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1574347899963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1574347899963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1574347899963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574347899963 ""}
