{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649093516009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649093516011 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "filter_design EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"filter_design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649093516073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649093516093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649093516093 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649093516454 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649093516608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649093516608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649093516608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649093516608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649093516608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649093516608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649093516608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649093516608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649093516608 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649093516608 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649093516629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649093516629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649093516629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649093516629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649093516629 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649093516629 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649093516634 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649093519481 ""}
{ "Info" "ISTA_SDC_FOUND" "filter_design.sdc " "Reading SDC File: 'filter_design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649093521618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1649093521670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 93 altera_reserved_tdi port " "Ignored filter at filter_design.sdc(93): altera_reserved_tdi could not be matched with a port" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649093521671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 93 altera_reserved_tms port " "Ignored filter at filter_design.sdc(93): altera_reserved_tms could not be matched with a port" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649093521671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path filter_design.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at filter_design.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{altera_reserved_tdi altera_reserved_tms\}\] " "set_false_path -from \[get_ports \{altera_reserved_tdi altera_reserved_tms\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649093521671 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649093521671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 94 altera_reserved_tdo port " "Ignored filter at filter_design.sdc(94): altera_reserved_tdo could not be matched with a port" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649093521671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path filter_design.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at filter_design.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{altera_reserved_tdo\}\] " "set_false_path -to \[get_ports \{altera_reserved_tdo\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649093521671 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649093521671 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1649093521800 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1649093521803 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649093521803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649093521803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  input_clock " "  20.000  input_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649093521803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 160.000   sample_clk " " 160.000   sample_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649093521803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 640.000   symbol_clk " " 640.000   symbol_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649093521803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   system_clk " "  40.000   system_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649093521803 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1649093521803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EE465_filter_test:SRRC_test\|clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node EE465_filter_test:SRRC_test\|clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649093523456 ""}  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649093523456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\]  " "Automatically promoted node EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[1\]~5 " "Destination node EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[1\]~5" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 31521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\]~14 " "Destination node EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\]~14" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_A~output " "Destination node ADC_CLK_A~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_B~output " "Destination node ADC_CLK_B~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_A~output " "Destination node DAC_CLK_A~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_B~output " "Destination node DAC_CLK_B~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_B~output " "Destination node DAC_WRT_B~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_A~output " "Destination node DAC_WRT_A~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 36817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649093523456 ""}  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 29298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649093523456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[3\]~_wirecell  " "Automatically promoted node KEY\[3\]~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|LFSR:mlfsr\|q\[0\] " "Destination node EE465_filter_test:SRRC_test\|LFSR:mlfsr\|q\[0\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 29305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[17\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[17\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[16\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[16\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[15\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[15\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[14\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[14\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[13\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[13\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[12\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[12\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[11\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[11\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[10\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[10\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[9\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[9\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649093523456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1649093523456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649093523456 ""}  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 0 { 0 ""} 0 27161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649093523456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649093524880 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649093524904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649093524907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649093524939 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649093524990 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649093525041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649093525674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "35 Embedded multiplier block " "Packed 35 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1649093525701 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649093525701 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_A " "Node \"ADC_OTR_A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649093528804 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_B " "Node \"ADC_OTR_B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649093528804 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649093528804 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649093528804 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_SMA_ADC4 " "Node \"OSC_SMA_ADC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_SMA_ADC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649093528804 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_DAC4 " "Node \"SMA_DAC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_DAC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649093528804 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock_27 " "Node \"clock_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1649093528804 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1649093528804 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649093528804 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649093528837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649093531050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649093534209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649093534327 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649093538837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649093538837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649093540957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/4Deliverable/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649093550501 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649093550501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649093551774 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1649093551774 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649093551774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649093551777 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.17 " "Total time spent on timing analysis during the Fitter is 6.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649093552167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649093552284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649093553296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649093553304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649093554305 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649093556738 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1649093559910 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tob208/engr-ece/Documents/EE465/4Deliverable/output_files/filter_design.fit.smsg " "Generated suppressed messages file /home/tob208/engr-ece/Documents/EE465/4Deliverable/output_files/filter_design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649093560734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2045 " "Peak virtual memory: 2045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649093562584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  4 11:32:42 2022 " "Processing ended: Mon Apr  4 11:32:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649093562584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649093562584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649093562584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649093562584 ""}
