[13:11:44.686] <TB3>     INFO: *** Welcome to pxar ***
[13:11:44.686] <TB3>     INFO: *** Today: 2016/09/02
[13:11:44.693] <TB3>     INFO: *** Version: 47bc-dirty
[13:11:44.693] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C15.dat
[13:11:44.694] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:11:44.694] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//defaultMaskFile.dat
[13:11:44.694] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters_C15.dat
[13:11:44.771] <TB3>     INFO:         clk: 4
[13:11:44.771] <TB3>     INFO:         ctr: 4
[13:11:44.771] <TB3>     INFO:         sda: 19
[13:11:44.771] <TB3>     INFO:         tin: 9
[13:11:44.771] <TB3>     INFO:         level: 15
[13:11:44.771] <TB3>     INFO:         triggerdelay: 0
[13:11:44.771] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:11:44.771] <TB3>     INFO: Log level: DEBUG
[13:11:44.781] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:11:44.791] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:11:44.794] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:11:44.797] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:11:46.353] <TB3>     INFO: DUT info: 
[13:11:46.353] <TB3>     INFO: The DUT currently contains the following objects:
[13:11:46.353] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:11:46.353] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:11:46.353] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:11:46.353] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:11:46.353] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:46.353] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:46.354] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:11:46.355] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:46.356] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:46.359] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32972800
[13:11:46.359] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1804310
[13:11:46.359] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1776770
[13:11:46.359] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa48dd94010
[13:11:46.359] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa493fff510
[13:11:46.359] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33038336 fPxarMemory = 0x7fa48dd94010
[13:11:46.360] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[13:11:46.361] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[13:11:46.361] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:11:46.361] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:11:46.761] <TB3>     INFO: enter 'restricted' command line mode
[13:11:46.761] <TB3>     INFO: enter test to run
[13:11:46.761] <TB3>     INFO:   test: FPIXTest no parameter change
[13:11:46.761] <TB3>     INFO:   running: fpixtest
[13:11:46.761] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:11:46.764] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:11:46.764] <TB3>     INFO: ######################################################################
[13:11:46.764] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:11:46.764] <TB3>     INFO: ######################################################################
[13:11:46.768] <TB3>     INFO: ######################################################################
[13:11:46.768] <TB3>     INFO: PixTestPretest::doTest()
[13:11:46.768] <TB3>     INFO: ######################################################################
[13:11:46.770] <TB3>     INFO:    ----------------------------------------------------------------------
[13:11:46.770] <TB3>     INFO:    PixTestPretest::programROC() 
[13:11:46.770] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:04.787] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:12:04.787] <TB3>     INFO: IA differences per ROC:  17.7 19.3 20.1 19.3 19.3 18.5 17.7 20.1 18.5 17.7 17.7 17.7 18.5 18.5 20.1 18.5
[13:12:04.852] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:04.852] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:12:04.852] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:06.105] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:12:06.607] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:12:07.108] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:12:07.610] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:12:08.111] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:12:08.613] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:12:09.114] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:12:09.616] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 3.2 mA
[13:12:10.118] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:12:10.619] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:12:11.121] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:12:11.623] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:12:12.124] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:12:12.626] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:12:13.128] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:12:13.629] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:12:13.882] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 1.6 2.4 1.6 3.2 2.4 1.6 1.6 2.4 1.6 2.4 1.6 2.4 
[13:12:13.882] <TB3>     INFO: Test took 9033 ms.
[13:12:13.882] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:12:13.911] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:13.912] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:12:13.912] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:14.014] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[13:12:14.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[13:12:14.216] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.7188 mA
[13:12:14.317] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 24.7188 mA
[13:12:14.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 23.9188 mA
[13:12:14.519] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[13:12:14.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.7188 mA
[13:12:14.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.9188 mA
[13:12:14.824] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[13:12:14.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.9188 mA
[13:12:15.026] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.9188 mA
[13:12:15.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.3188 mA
[13:12:15.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 25.5188 mA
[13:12:15.330] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 23.9188 mA
[13:12:15.432] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.7188 mA
[13:12:15.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 24.7188 mA
[13:12:15.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  72 Ia 23.9188 mA
[13:12:15.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[13:12:15.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[13:12:15.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  88 Ia 24.7188 mA
[13:12:16.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  85 Ia 24.7188 mA
[13:12:16.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  82 Ia 23.9188 mA
[13:12:16.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.3188 mA
[13:12:16.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 23.9188 mA
[13:12:16.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.3188 mA
[13:12:16.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 24.7188 mA
[13:12:16.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  85 Ia 23.9188 mA
[13:12:16.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[13:12:16.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[13:12:16.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 23.9188 mA
[13:12:17.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[13:12:17.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[13:12:17.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[13:12:17.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.7188 mA
[13:12:17.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  75 Ia 23.9188 mA
[13:12:17.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[13:12:17.656] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[13:12:17.757] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[13:12:17.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[13:12:17.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:12:17.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  75
[13:12:17.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[13:12:17.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[13:12:17.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:12:17.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[13:12:17.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  72
[13:12:17.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:12:17.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  82
[13:12:17.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[13:12:17.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  85
[13:12:17.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[13:12:17.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[13:12:17.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  75
[13:12:17.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[13:12:19.611] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[13:12:19.611] <TB3>     INFO: i(loss) [mA/ROC]:     18.4  18.4  18.4  19.2  18.4  17.6  18.4  18.4  17.6  18.4  19.2  18.4  19.2  17.6  19.2  19.2
[13:12:19.644] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:19.644] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:12:19.644] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:19.779] <TB3>     INFO: Expecting 231680 events.
[13:12:27.965] <TB3>     INFO: 231680 events read in total (7468ms).
[13:12:28.119] <TB3>     INFO: Test took 8472ms.
[13:12:28.321] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:12:28.325] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 102 and Delta(CalDel) = 61
[13:12:28.328] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 63
[13:12:28.332] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 57
[13:12:28.335] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 115 and Delta(CalDel) = 61
[13:12:28.338] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:12:28.342] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 79 and Delta(CalDel) = 64
[13:12:28.345] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 103 and Delta(CalDel) = 64
[13:12:28.349] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:12:28.352] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 101 and Delta(CalDel) = 62
[13:12:28.356] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 86 and Delta(CalDel) = 61
[13:12:28.360] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:12:28.363] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 114 and Delta(CalDel) = 60
[13:12:28.367] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 108 and Delta(CalDel) = 57
[13:12:28.371] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:12:28.374] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 78 and Delta(CalDel) = 61
[13:12:28.417] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:12:28.453] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:28.453] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:12:28.453] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:28.590] <TB3>     INFO: Expecting 231680 events.
[13:12:36.845] <TB3>     INFO: 231680 events read in total (7540ms).
[13:12:36.850] <TB3>     INFO: Test took 8393ms.
[13:12:36.872] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 30
[13:12:37.187] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29.5
[13:12:37.191] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:12:37.194] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29.5
[13:12:37.198] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[13:12:37.202] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30
[13:12:37.206] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 32
[13:12:37.210] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 32
[13:12:37.214] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[13:12:37.217] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[13:12:37.221] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:12:37.224] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29.5
[13:12:37.228] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[13:12:37.232] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 111 +/- 29.5
[13:12:37.236] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29
[13:12:37.240] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[13:12:37.275] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:12:37.275] <TB3>     INFO: CalDel:      136   136   143   130   131   133   142   147   125   138   131   136   129   111   131   145
[13:12:37.275] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:12:37.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C0.dat
[13:12:37.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C1.dat
[13:12:37.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C2.dat
[13:12:37.279] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C3.dat
[13:12:37.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C4.dat
[13:12:37.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C5.dat
[13:12:37.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C6.dat
[13:12:37.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C7.dat
[13:12:37.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C8.dat
[13:12:37.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C9.dat
[13:12:37.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C10.dat
[13:12:37.280] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C11.dat
[13:12:37.281] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C12.dat
[13:12:37.281] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C13.dat
[13:12:37.281] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C14.dat
[13:12:37.281] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C15.dat
[13:12:37.281] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:12:37.281] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:12:37.281] <TB3>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[13:12:37.281] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:12:37.365] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:12:37.365] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:12:37.365] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:12:37.365] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:12:37.369] <TB3>     INFO: ######################################################################
[13:12:37.369] <TB3>     INFO: PixTestTiming::doTest()
[13:12:37.369] <TB3>     INFO: ######################################################################
[13:12:37.369] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:37.369] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:12:37.369] <TB3>     INFO:    ----------------------------------------------------------------------
[13:12:37.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:12:44.151] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:12:46.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:12:48.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:12:50.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:12:53.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:12:55.520] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:12:57.793] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:13:00.066] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:13:03.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:13:05.550] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:13:07.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:13:10.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:13:12.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:13:14.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:13:16.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:13:19.188] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:13:20.712] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:13:22.231] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:13:23.751] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:13:25.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:13:26.791] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:13:28.310] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:13:29.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:13:31.350] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:13:36.717] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:13:38.240] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:13:39.762] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:13:41.285] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:13:42.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:13:44.331] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:13:45.853] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:13:47.375] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:13:53.610] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:13:55.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:13:56.650] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:13:58.170] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:14:01.657] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:14:03.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:14:04.698] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:14:06.218] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:14:12.339] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:14:14.612] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:14:16.885] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:14:19.158] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:14:25.094] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:14:27.367] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:14:29.640] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:14:31.914] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:14:34.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:14:37.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:14:39.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:14:41.675] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:14:44.135] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:14:46.408] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:14:48.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:14:50.954] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:14:53.980] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:14:56.253] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:14:58.526] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:15:00.800] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:15:02.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:15:04.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:15:07.242] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:15:09.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:15:12.538] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:15:14.812] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:15:17.085] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:15:19.358] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:15:21.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:15:23.904] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:15:26.178] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:15:28.451] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:15:31.476] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:15:33.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:15:36.022] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:15:38.295] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:15:40.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:15:42.842] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:15:45.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:15:47.387] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:15:48.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:15:50.431] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:15:51.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:15:53.470] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:15:54.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:15:56.510] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:15:58.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:15:59.550] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:16:03.702] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:16:07.478] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:16:11.254] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:16:15.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:16:18.806] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:16:22.581] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:16:26.357] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:16:30.133] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:16:32.595] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:16:34.116] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:16:35.636] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:16:37.156] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:16:38.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:16:40.204] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:16:41.724] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:16:43.244] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:16:46.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:16:48.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:16:50.627] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:16:52.900] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:16:54.796] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:16:57.069] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:16:59.342] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:17:01.615] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:17:04.452] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:17:06.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:17:08.999] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:17:10.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:17:12.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:17:15.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:17:17.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:17:19.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:17:23.592] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:17:25.865] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:17:28.138] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:17:30.411] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:17:32.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:17:34.957] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:17:37.231] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:17:39.888] <TB3>     INFO: TBM Phase Settings: 248
[13:17:39.888] <TB3>     INFO: 400MHz Phase: 6
[13:17:39.889] <TB3>     INFO: 160MHz Phase: 7
[13:17:39.889] <TB3>     INFO: Functional Phase Area: 3
[13:17:39.891] <TB3>     INFO: Test took 302522 ms.
[13:17:39.891] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:17:39.891] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:39.891] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:17:39.891] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:39.892] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:17:43.289] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:17:45.749] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:17:48.772] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:17:51.607] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:17:54.631] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:17:58.030] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:18:00.490] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:18:02.950] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:18:04.470] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:18:05.991] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:18:07.511] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:18:09.031] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:18:10.551] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:18:12.071] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:18:13.591] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:18:15.112] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:18:16.632] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:18:18.152] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:18:19.671] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:18:21.944] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:18:24.218] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:18:26.491] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:18:28.765] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:18:30.286] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:18:31.805] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:18:33.326] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:18:34.845] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:18:37.118] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:18:39.392] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:18:41.666] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:18:43.940] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:18:45.460] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:18:46.979] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:18:48.499] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:18:50.019] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:18:52.292] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:18:54.566] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:18:56.839] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:18:59.112] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:19:00.632] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:19:02.152] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:19:03.671] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:19:05.191] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:19:07.464] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:19:09.738] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:19:12.010] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:19:14.282] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:19:15.803] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:19:17.322] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:19:18.842] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:19:20.361] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:19:22.634] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:19:24.907] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:19:27.180] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:19:29.453] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:19:30.972] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:19:32.493] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:19:34.013] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:19:35.533] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:19:37.053] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:19:38.573] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:19:40.093] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:19:41.613] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:19:43.515] <TB3>     INFO: ROC Delay Settings: 228
[13:19:43.515] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:19:43.515] <TB3>     INFO: ROC Port 0 Delay: 4
[13:19:43.515] <TB3>     INFO: ROC Port 1 Delay: 4
[13:19:43.515] <TB3>     INFO: Functional ROC Area: 4
[13:19:43.519] <TB3>     INFO: Test took 123628 ms.
[13:19:43.519] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:19:43.519] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:43.519] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:19:43.519] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:44.658] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 8000 40c8 40c8 40c9 40c9 40c8 40c8 40c9 40c9 e062 c000 
[13:19:44.658] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c9 e022 c000 
[13:19:44.658] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:19:44.658] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:19:58.770] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:58.770] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:20:12.864] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:12.864] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:20:26.886] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:26.886] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:20:40.995] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:40.995] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:20:55.136] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:55.136] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:21:09.223] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:09.223] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:21:23.314] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:23.314] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:21:37.570] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:37.570] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:21:51.704] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:51.704] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:22:05.680] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:06.062] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:06.076] <TB3>     INFO: Decoding statistics:
[13:22:06.076] <TB3>     INFO:   General information:
[13:22:06.076] <TB3>     INFO: 	 16bit words read:         240000000
[13:22:06.076] <TB3>     INFO: 	 valid events total:       20000000
[13:22:06.076] <TB3>     INFO: 	 empty events:             20000000
[13:22:06.076] <TB3>     INFO: 	 valid events with pixels: 0
[13:22:06.076] <TB3>     INFO: 	 valid pixel hits:         0
[13:22:06.076] <TB3>     INFO:   Event errors: 	           0
[13:22:06.076] <TB3>     INFO: 	 start marker:             0
[13:22:06.077] <TB3>     INFO: 	 stop marker:              0
[13:22:06.077] <TB3>     INFO: 	 overflow:                 0
[13:22:06.077] <TB3>     INFO: 	 invalid 5bit words:       0
[13:22:06.077] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:22:06.077] <TB3>     INFO:   TBM errors: 		           0
[13:22:06.077] <TB3>     INFO: 	 flawed TBM headers:       0
[13:22:06.077] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:22:06.077] <TB3>     INFO: 	 event ID mismatches:      0
[13:22:06.077] <TB3>     INFO:   ROC errors: 		           0
[13:22:06.077] <TB3>     INFO: 	 missing ROC header(s):    0
[13:22:06.077] <TB3>     INFO: 	 misplaced readback start: 0
[13:22:06.077] <TB3>     INFO:   Pixel decoding errors:	   0
[13:22:06.077] <TB3>     INFO: 	 pixel data incomplete:    0
[13:22:06.077] <TB3>     INFO: 	 pixel address:            0
[13:22:06.077] <TB3>     INFO: 	 pulse height fill bit:    0
[13:22:06.077] <TB3>     INFO: 	 buffer corruption:        0
[13:22:06.077] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:06.077] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:22:06.077] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:06.077] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:06.077] <TB3>     INFO:    Read back bit status: 1
[13:22:06.077] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:06.077] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:06.077] <TB3>     INFO:    Timings are good!
[13:22:06.077] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:06.077] <TB3>     INFO: Test took 142558 ms.
[13:22:06.077] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:22:06.077] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:22:06.077] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:22:06.077] <TB3>     INFO: PixTestTiming::doTest took 568711 ms.
[13:22:06.077] <TB3>     INFO: PixTestTiming::doTest() done
[13:22:06.077] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:22:06.077] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:22:06.078] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:22:06.078] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:22:06.078] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:22:06.078] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:22:06.078] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:22:06.429] <TB3>     INFO: ######################################################################
[13:22:06.429] <TB3>     INFO: PixTestAlive::doTest()
[13:22:06.429] <TB3>     INFO: ######################################################################
[13:22:06.432] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:06.432] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:22:06.432] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:06.433] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:22:06.776] <TB3>     INFO: Expecting 41600 events.
[13:22:10.830] <TB3>     INFO: 41600 events read in total (3339ms).
[13:22:10.831] <TB3>     INFO: Test took 4398ms.
[13:22:10.839] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:10.839] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:22:10.839] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:22:11.214] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:22:11.214] <TB3>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:22:11.214] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:22:11.217] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:11.217] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:22:11.217] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:11.218] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:22:11.562] <TB3>     INFO: Expecting 41600 events.
[13:22:14.535] <TB3>     INFO: 41600 events read in total (2259ms).
[13:22:14.535] <TB3>     INFO: Test took 3317ms.
[13:22:14.535] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:14.535] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:22:14.535] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:22:14.536] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:22:14.943] <TB3>     INFO: PixTestAlive::maskTest() done
[13:22:14.943] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:22:14.946] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:14.946] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:22:14.946] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:14.948] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:22:15.298] <TB3>     INFO: Expecting 41600 events.
[13:22:19.404] <TB3>     INFO: 41600 events read in total (3391ms).
[13:22:19.405] <TB3>     INFO: Test took 4457ms.
[13:22:19.413] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:19.413] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:22:19.413] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:22:19.788] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:22:19.788] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:22:19.788] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:22:19.788] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:22:19.796] <TB3>     INFO: ######################################################################
[13:22:19.796] <TB3>     INFO: PixTestTrim::doTest()
[13:22:19.797] <TB3>     INFO: ######################################################################
[13:22:19.799] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:19.799] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:22:19.799] <TB3>     INFO:    ----------------------------------------------------------------------
[13:22:19.878] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:22:19.878] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:22:19.891] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:22:19.891] <TB3>     INFO:     run 1 of 1
[13:22:19.891] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:22:20.233] <TB3>     INFO: Expecting 5025280 events.
[13:23:05.483] <TB3>     INFO: 1416040 events read in total (44535ms).
[13:23:49.860] <TB3>     INFO: 2819296 events read in total (88912ms).
[13:24:33.446] <TB3>     INFO: 4233872 events read in total (132499ms).
[13:24:58.425] <TB3>     INFO: 5025280 events read in total (157477ms).
[13:24:58.461] <TB3>     INFO: Test took 158570ms.
[13:24:58.516] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:58.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:25:00.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:25:01.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:25:02.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:25:04.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:25:05.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:25:07.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:25:08.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:25:09.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:25:11.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:25:12.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:25:13.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:25:15.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:25:16.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:25:18.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:25:19.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:25:21.008] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240037888
[13:25:21.011] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8151 minThrLimit = 93.7717 minThrNLimit = 116.57 -> result = 93.8151 -> 93
[13:25:21.012] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8609 minThrLimit = 89.8305 minThrNLimit = 115.649 -> result = 89.8609 -> 89
[13:25:21.012] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.874 minThrLimit = 102.803 minThrNLimit = 123.925 -> result = 102.874 -> 102
[13:25:21.013] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4213 minThrLimit = 92.4204 minThrNLimit = 115.093 -> result = 92.4213 -> 92
[13:25:21.014] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.091 minThrLimit = 100.042 minThrNLimit = 126.622 -> result = 100.091 -> 100
[13:25:21.014] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9763 minThrLimit = 96.9582 minThrNLimit = 115.889 -> result = 96.9763 -> 96
[13:25:21.014] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.66 minThrLimit = 101.647 minThrNLimit = 120.891 -> result = 101.66 -> 101
[13:25:21.015] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.196 minThrLimit = 102.175 minThrNLimit = 123.506 -> result = 102.196 -> 102
[13:25:21.015] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6046 minThrLimit = 91.5978 minThrNLimit = 112.315 -> result = 91.6046 -> 91
[13:25:21.016] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2952 minThrLimit = 92.2836 minThrNLimit = 113.514 -> result = 92.2952 -> 92
[13:25:21.016] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3401 minThrLimit = 97.3316 minThrNLimit = 115.595 -> result = 97.3401 -> 97
[13:25:21.016] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.52 minThrLimit = 82.5164 minThrNLimit = 102.516 -> result = 82.52 -> 82
[13:25:21.017] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.726 minThrLimit = 102.599 minThrNLimit = 129.162 -> result = 102.726 -> 102
[13:25:21.017] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7677 minThrLimit = 98.7508 minThrNLimit = 125.034 -> result = 98.7677 -> 98
[13:25:21.017] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5733 minThrLimit = 97.5604 minThrNLimit = 122.013 -> result = 97.5733 -> 97
[13:25:21.018] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1276 minThrLimit = 89.1251 minThrNLimit = 111.111 -> result = 89.1276 -> 89
[13:25:21.018] <TB3>     INFO: ROC 0 VthrComp = 93
[13:25:21.018] <TB3>     INFO: ROC 1 VthrComp = 89
[13:25:21.018] <TB3>     INFO: ROC 2 VthrComp = 102
[13:25:21.018] <TB3>     INFO: ROC 3 VthrComp = 92
[13:25:21.018] <TB3>     INFO: ROC 4 VthrComp = 100
[13:25:21.018] <TB3>     INFO: ROC 5 VthrComp = 96
[13:25:21.018] <TB3>     INFO: ROC 6 VthrComp = 101
[13:25:21.019] <TB3>     INFO: ROC 7 VthrComp = 102
[13:25:21.019] <TB3>     INFO: ROC 8 VthrComp = 91
[13:25:21.019] <TB3>     INFO: ROC 9 VthrComp = 92
[13:25:21.019] <TB3>     INFO: ROC 10 VthrComp = 97
[13:25:21.019] <TB3>     INFO: ROC 11 VthrComp = 82
[13:25:21.019] <TB3>     INFO: ROC 12 VthrComp = 102
[13:25:21.019] <TB3>     INFO: ROC 13 VthrComp = 98
[13:25:21.019] <TB3>     INFO: ROC 14 VthrComp = 97
[13:25:21.020] <TB3>     INFO: ROC 15 VthrComp = 89
[13:25:21.020] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:25:21.020] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:25:21.031] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:25:21.032] <TB3>     INFO:     run 1 of 1
[13:25:21.032] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:25:21.376] <TB3>     INFO: Expecting 5025280 events.
[13:25:57.257] <TB3>     INFO: 889920 events read in total (35166ms).
[13:26:32.501] <TB3>     INFO: 1778960 events read in total (70410ms).
[13:27:07.837] <TB3>     INFO: 2666880 events read in total (105746ms).
[13:27:43.101] <TB3>     INFO: 3544544 events read in total (141010ms).
[13:28:16.639] <TB3>     INFO: 4416448 events read in total (174549ms).
[13:28:41.287] <TB3>     INFO: 5025280 events read in total (199196ms).
[13:28:41.357] <TB3>     INFO: Test took 200326ms.
[13:28:41.532] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:41.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:43.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:45.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:46.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:48.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:49.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:51.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:53.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:54.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:56.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:57.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:59.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:00.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:02.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:04.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:05.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:07.293] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312225792
[13:29:07.296] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.5092 for pixel 51/2 mean/min/max = 45.3656/33.0638/57.6674
[13:29:07.296] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.0417 for pixel 18/21 mean/min/max = 45.9665/33.6993/58.2337
[13:29:07.296] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.2433 for pixel 20/79 mean/min/max = 46.6973/33.1201/60.2744
[13:29:07.297] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.4953 for pixel 12/74 mean/min/max = 45.6061/32.7047/58.5075
[13:29:07.297] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.7029 for pixel 12/1 mean/min/max = 43.8147/31.9043/55.725
[13:29:07.297] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.9434 for pixel 11/74 mean/min/max = 46.1042/33.2426/58.9658
[13:29:07.298] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.774 for pixel 22/26 mean/min/max = 46.3869/31.9675/60.8064
[13:29:07.298] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 65.8181 for pixel 5/3 mean/min/max = 49.0853/32.332/65.8385
[13:29:07.298] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.7964 for pixel 4/6 mean/min/max = 46.391/32.9073/59.8746
[13:29:07.299] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.3454 for pixel 0/64 mean/min/max = 46.5117/32.5896/60.4338
[13:29:07.299] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.6055 for pixel 51/10 mean/min/max = 45.7419/31.8764/59.6074
[13:29:07.299] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.5378 for pixel 23/7 mean/min/max = 45.5296/32.4199/58.6394
[13:29:07.300] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.7638 for pixel 7/3 mean/min/max = 47.0218/32.1675/61.8761
[13:29:07.300] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.2656 for pixel 11/4 mean/min/max = 45.6747/31.9679/59.3816
[13:29:07.300] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.8203 for pixel 7/0 mean/min/max = 46.0931/32.3422/59.844
[13:29:07.300] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.3258 for pixel 16/1 mean/min/max = 46.5294/32.6608/60.3979
[13:29:07.301] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:29:07.432] <TB3>     INFO: Expecting 411648 events.
[13:29:15.088] <TB3>     INFO: 411648 events read in total (6937ms).
[13:29:15.093] <TB3>     INFO: Expecting 411648 events.
[13:29:22.727] <TB3>     INFO: 411648 events read in total (6965ms).
[13:29:22.736] <TB3>     INFO: Expecting 411648 events.
[13:29:30.264] <TB3>     INFO: 411648 events read in total (6872ms).
[13:29:30.275] <TB3>     INFO: Expecting 411648 events.
[13:29:37.910] <TB3>     INFO: 411648 events read in total (6972ms).
[13:29:37.924] <TB3>     INFO: Expecting 411648 events.
[13:29:45.560] <TB3>     INFO: 411648 events read in total (6988ms).
[13:29:45.578] <TB3>     INFO: Expecting 411648 events.
[13:29:53.216] <TB3>     INFO: 411648 events read in total (6991ms).
[13:29:53.236] <TB3>     INFO: Expecting 411648 events.
[13:30:00.788] <TB3>     INFO: 411648 events read in total (6901ms).
[13:30:00.809] <TB3>     INFO: Expecting 411648 events.
[13:30:08.392] <TB3>     INFO: 411648 events read in total (6932ms).
[13:30:08.417] <TB3>     INFO: Expecting 411648 events.
[13:30:16.012] <TB3>     INFO: 411648 events read in total (6948ms).
[13:30:16.038] <TB3>     INFO: Expecting 411648 events.
[13:30:23.723] <TB3>     INFO: 411648 events read in total (7036ms).
[13:30:23.751] <TB3>     INFO: Expecting 411648 events.
[13:30:31.289] <TB3>     INFO: 411648 events read in total (6896ms).
[13:30:31.320] <TB3>     INFO: Expecting 411648 events.
[13:30:38.000] <TB3>     INFO: 411648 events read in total (7037ms).
[13:30:39.033] <TB3>     INFO: Expecting 411648 events.
[13:30:46.642] <TB3>     INFO: 411648 events read in total (6969ms).
[13:30:46.677] <TB3>     INFO: Expecting 411648 events.
[13:30:54.140] <TB3>     INFO: 411648 events read in total (6829ms).
[13:30:54.178] <TB3>     INFO: Expecting 411648 events.
[13:31:01.613] <TB3>     INFO: 411648 events read in total (6804ms).
[13:31:01.655] <TB3>     INFO: Expecting 411648 events.
[13:31:09.206] <TB3>     INFO: 411648 events read in total (6925ms).
[13:31:09.252] <TB3>     INFO: Test took 121951ms.
[13:31:09.756] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6105 < 35 for itrim+1 = 92; old thr = 34.8766 ... break
[13:31:09.800] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 120; old thr = 33.562 ... break
[13:31:09.828] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8347 < 35 for itrim+1 = 115; old thr = 34.5628 ... break
[13:31:09.869] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7015 < 35 for itrim = 126; old thr = 33.8514 ... break
[13:31:09.917] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3315 < 35 for itrim = 118; old thr = 34.2993 ... break
[13:31:09.954] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4118 < 35 for itrim = 104; old thr = 34.4632 ... break
[13:31:09.982] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.634 < 35 for itrim+1 = 110; old thr = 34.8759 ... break
[13:31:10.012] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3397 < 35 for itrim = 129; old thr = 33.6677 ... break
[13:31:10.043] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2772 < 35 for itrim+1 = 107; old thr = 34.7517 ... break
[13:31:10.074] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 109; old thr = 34.0598 ... break
[13:31:10.099] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2894 < 35 for itrim = 98; old thr = 34.5981 ... break
[13:31:10.133] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4377 < 35 for itrim+1 = 101; old thr = 34.6078 ... break
[13:31:10.173] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7306 < 35 for itrim+1 = 119; old thr = 34.9842 ... break
[13:31:10.220] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1461 < 35 for itrim = 125; old thr = 34.1291 ... break
[13:31:10.263] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2185 < 35 for itrim = 130; old thr = 34.5335 ... break
[13:31:10.300] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0115 < 35 for itrim = 110; old thr = 33.8324 ... break
[13:31:10.375] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:31:10.386] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:31:10.386] <TB3>     INFO:     run 1 of 1
[13:31:10.386] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:10.728] <TB3>     INFO: Expecting 5025280 events.
[13:31:44.727] <TB3>     INFO: 868928 events read in total (33284ms).
[13:32:19.720] <TB3>     INFO: 1737160 events read in total (68277ms).
[13:32:54.792] <TB3>     INFO: 2604728 events read in total (103350ms).
[13:33:29.697] <TB3>     INFO: 3462472 events read in total (138254ms).
[13:34:02.985] <TB3>     INFO: 4314304 events read in total (171542ms).
[13:34:31.854] <TB3>     INFO: 5025280 events read in total (200411ms).
[13:34:31.927] <TB3>     INFO: Test took 201541ms.
[13:34:32.103] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:32.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:33.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:35.499] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:37.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:38.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:40.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:41.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:43.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:44.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:46.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:47.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:49.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:34:51.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:34:52.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:54.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:56.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:57.642] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418594816
[13:34:57.644] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.500000 .. 217.700882
[13:34:57.720] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 227 (-1/-1) hits flags = 528 (plus default)
[13:34:57.730] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:57.730] <TB3>     INFO:     run 1 of 1
[13:34:57.730] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:58.077] <TB3>     INFO: Expecting 7421440 events.
[13:35:32.672] <TB3>     INFO: 826744 events read in total (33871ms).
[13:36:06.656] <TB3>     INFO: 1654008 events read in total (67855ms).
[13:36:40.757] <TB3>     INFO: 2481384 events read in total (101956ms).
[13:37:14.360] <TB3>     INFO: 3308824 events read in total (135559ms).
[13:37:48.023] <TB3>     INFO: 4135776 events read in total (169222ms).
[13:38:21.599] <TB3>     INFO: 4960992 events read in total (202798ms).
[13:38:55.999] <TB3>     INFO: 5785112 events read in total (237198ms).
[13:39:30.161] <TB3>     INFO: 6608032 events read in total (271360ms).
[13:40:02.596] <TB3>     INFO: 7421440 events read in total (303795ms).
[13:40:02.705] <TB3>     INFO: Test took 304984ms.
[13:40:03.012] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:03.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:05.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:07.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:09.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:11.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:13.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:15.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:17.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:19.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:20.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:22.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:24.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:26.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:28.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:29.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:31.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:33.385] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242757632
[13:40:33.466] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.575444 .. 45.337982
[13:40:33.541] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:40:33.551] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:33.551] <TB3>     INFO:     run 1 of 1
[13:40:33.551] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:33.895] <TB3>     INFO: Expecting 1730560 events.
[13:41:15.426] <TB3>     INFO: 1174608 events read in total (40816ms).
[13:41:35.175] <TB3>     INFO: 1730560 events read in total (60565ms).
[13:41:35.190] <TB3>     INFO: Test took 61639ms.
[13:41:35.225] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:35.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:36.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:37.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:38.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:39.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:40.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:41.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:42.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:42.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:43.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:44.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:45.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:46.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:48.032] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:49.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:50.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:51.340] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295473152
[13:41:51.421] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.070524 .. 41.181005
[13:41:51.498] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:41:51.509] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:51.509] <TB3>     INFO:     run 1 of 1
[13:41:51.509] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:51.864] <TB3>     INFO: Expecting 1431040 events.
[13:42:33.931] <TB3>     INFO: 1185424 events read in total (41353ms).
[13:42:42.729] <TB3>     INFO: 1431040 events read in total (50151ms).
[13:42:42.739] <TB3>     INFO: Test took 51230ms.
[13:42:42.770] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:42.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:43.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:44.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:45.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:46.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:47.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:48.452] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:49.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:50.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:51.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:52.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:53.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:54.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:55.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:56.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:57.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:58.008] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244244480
[13:42:58.088] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 20.603757 .. 40.451094
[13:42:58.162] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:42:58.172] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:58.172] <TB3>     INFO:     run 1 of 1
[13:42:58.172] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:58.517] <TB3>     INFO: Expecting 1364480 events.
[13:43:42.768] <TB3>     INFO: 1196096 events read in total (43536ms).
[13:43:48.902] <TB3>     INFO: 1364480 events read in total (49670ms).
[13:43:48.914] <TB3>     INFO: Test took 50742ms.
[13:43:48.942] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:48.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:49.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:50.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:51.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:52.676] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:53.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:54.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:55.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:56.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:57.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:58.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:59.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:00.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:00.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:01.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:02.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:03.712] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296898560
[13:44:03.795] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:44:03.795] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:44:03.805] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:03.805] <TB3>     INFO:     run 1 of 1
[13:44:03.806] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:04.148] <TB3>     INFO: Expecting 1364480 events.
[13:44:44.081] <TB3>     INFO: 1074312 events read in total (39218ms).
[13:44:54.952] <TB3>     INFO: 1364480 events read in total (50089ms).
[13:44:54.965] <TB3>     INFO: Test took 51159ms.
[13:44:54.998] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:55.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:56.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:57.029] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:58.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:58.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:59.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:00.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:01.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:02.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:03.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:05.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:06.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:07.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:08.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:09.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:10.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:11.172] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 325910528
[13:45:11.208] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C0.dat
[13:45:11.208] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C1.dat
[13:45:11.208] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C2.dat
[13:45:11.208] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C3.dat
[13:45:11.208] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C4.dat
[13:45:11.208] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C5.dat
[13:45:11.208] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C6.dat
[13:45:11.208] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C7.dat
[13:45:11.209] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C8.dat
[13:45:11.209] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C9.dat
[13:45:11.209] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C10.dat
[13:45:11.209] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C11.dat
[13:45:11.209] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C12.dat
[13:45:11.209] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C13.dat
[13:45:11.209] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C14.dat
[13:45:11.209] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C15.dat
[13:45:11.209] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C0.dat
[13:45:11.217] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C1.dat
[13:45:11.224] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C2.dat
[13:45:11.231] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C3.dat
[13:45:11.238] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C4.dat
[13:45:11.246] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C5.dat
[13:45:11.253] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C6.dat
[13:45:11.260] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C7.dat
[13:45:11.267] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C8.dat
[13:45:11.275] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C9.dat
[13:45:11.282] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C10.dat
[13:45:11.290] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C11.dat
[13:45:11.298] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C12.dat
[13:45:11.305] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C13.dat
[13:45:11.312] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C14.dat
[13:45:11.319] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C15.dat
[13:45:11.327] <TB3>     INFO: PixTestTrim::trimTest() done
[13:45:11.327] <TB3>     INFO: vtrim:      92 120 115 126 118 104 110 129 107 109  98 101 119 125 130 110 
[13:45:11.327] <TB3>     INFO: vthrcomp:   93  89 102  92 100  96 101 102  91  92  97  82 102  98  97  89 
[13:45:11.327] <TB3>     INFO: vcal mean:  34.96  34.97  34.89  34.95  34.95  34.98  34.96  35.01  34.96  34.93  34.97  34.91  34.92  34.92  34.95  34.95 
[13:45:11.327] <TB3>     INFO: vcal RMS:    0.95   0.81   0.86   0.83   0.80   0.85   0.94   0.95   0.85   0.85   0.86   0.98   0.87   0.83   0.83   0.87 
[13:45:11.327] <TB3>     INFO: bits mean:   8.91   9.52   9.35   9.73  10.30   9.23   9.86   9.20   9.44   8.96   9.52   9.46   9.24   9.51   9.47   9.30 
[13:45:11.327] <TB3>     INFO: bits RMS:    2.91   2.47   2.56   2.46   2.48   2.69   2.52   2.55   2.63   2.82   2.71   2.69   2.73   2.70   2.68   2.61 
[13:45:11.342] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:11.342] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:45:11.342] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:11.346] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:45:11.346] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:45:11.356] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:45:11.356] <TB3>     INFO:     run 1 of 1
[13:45:11.357] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:11.719] <TB3>     INFO: Expecting 4160000 events.
[13:45:59.174] <TB3>     INFO: 1168955 events read in total (46740ms).
[13:46:44.026] <TB3>     INFO: 2321235 events read in total (91592ms).
[13:47:30.189] <TB3>     INFO: 3455945 events read in total (137756ms).
[13:47:58.618] <TB3>     INFO: 4160000 events read in total (166184ms).
[13:47:58.674] <TB3>     INFO: Test took 167317ms.
[13:47:58.793] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:59.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:00.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:02.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:04.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:06.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:08.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:10.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:12.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:14.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:15.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:17.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:19.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:21.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:23.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:25.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:27.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:29.059] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310517760
[13:48:29.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:48:29.136] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:48:29.136] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 177 (-1/-1) hits flags = 528 (plus default)
[13:48:29.147] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:48:29.147] <TB3>     INFO:     run 1 of 1
[13:48:29.147] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:29.499] <TB3>     INFO: Expecting 3702400 events.
[13:49:19.231] <TB3>     INFO: 1191120 events read in total (49018ms).
[13:50:04.391] <TB3>     INFO: 2361225 events read in total (94178ms).
[13:50:50.709] <TB3>     INFO: 3515595 events read in total (140497ms).
[13:50:58.486] <TB3>     INFO: 3702400 events read in total (148273ms).
[13:50:58.536] <TB3>     INFO: Test took 149389ms.
[13:50:58.643] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:58.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:00.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:02.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:04.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:05.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:07.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:09.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:11.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:12.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:14.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:16.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:18.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:19.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:21.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:23.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:25.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:26.944] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292126720
[13:51:26.945] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:51:27.019] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:51:27.019] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[13:51:27.030] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:51:27.030] <TB3>     INFO:     run 1 of 1
[13:51:27.030] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:27.380] <TB3>     INFO: Expecting 3432000 events.
[13:52:15.184] <TB3>     INFO: 1246280 events read in total (47089ms).
[13:53:02.713] <TB3>     INFO: 2463620 events read in total (94618ms).
[13:53:40.912] <TB3>     INFO: 3432000 events read in total (132818ms).
[13:53:40.968] <TB3>     INFO: Test took 133939ms.
[13:53:41.062] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:41.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:42.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:44.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:46.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:47.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:49.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:51.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:52.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:54.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:56.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:57.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:59.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:01.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:02.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:04.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:06.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:07.819] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291713024
[13:54:07.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:54:07.892] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:54:07.892] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[13:54:07.902] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:54:07.902] <TB3>     INFO:     run 1 of 1
[13:54:07.902] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:08.245] <TB3>     INFO: Expecting 3452800 events.
[13:54:55.864] <TB3>     INFO: 1241565 events read in total (46905ms).
[13:55:42.663] <TB3>     INFO: 2454665 events read in total (93704ms).
[13:56:21.463] <TB3>     INFO: 3452800 events read in total (132504ms).
[13:56:21.511] <TB3>     INFO: Test took 133610ms.
[13:56:21.602] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:21.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:23.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:25.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:26.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:28.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:30.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:31.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:33.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:35.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:36.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:38.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:40.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:41.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:43.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:45.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:46.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:48.488] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317083648
[13:56:48.489] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:56:48.563] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:56:48.564] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[13:56:48.574] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:48.574] <TB3>     INFO:     run 1 of 1
[13:56:48.574] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:48.916] <TB3>     INFO: Expecting 3432000 events.
[13:57:36.585] <TB3>     INFO: 1246095 events read in total (46954ms).
[13:58:23.769] <TB3>     INFO: 2462835 events read in total (94138ms).
[13:59:02.145] <TB3>     INFO: 3432000 events read in total (132515ms).
[13:59:02.193] <TB3>     INFO: Test took 133619ms.
[13:59:02.278] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:02.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:04.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:05.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:07.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:09.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:10.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:12.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:14.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:15.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:17.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:19.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:20.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:22.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:24.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:25.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:27.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:29.238] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351539200
[13:59:29.239] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.71356, thr difference RMS: 1.56744
[13:59:29.240] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.64119, thr difference RMS: 1.37805
[13:59:29.240] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.4504, thr difference RMS: 1.15945
[13:59:29.240] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.71847, thr difference RMS: 1.40602
[13:59:29.240] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.328, thr difference RMS: 1.52998
[13:59:29.240] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.4576, thr difference RMS: 1.44826
[13:59:29.241] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 11.176, thr difference RMS: 1.26038
[13:59:29.241] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.0386, thr difference RMS: 1.58061
[13:59:29.241] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.11265, thr difference RMS: 1.56736
[13:59:29.241] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.44343, thr difference RMS: 1.67563
[13:59:29.241] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 11.2757, thr difference RMS: 1.60263
[13:59:29.241] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.95183, thr difference RMS: 1.30393
[13:59:29.242] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.1818, thr difference RMS: 1.50046
[13:59:29.242] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.70935, thr difference RMS: 1.5182
[13:59:29.242] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.51797, thr difference RMS: 1.72457
[13:59:29.242] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.02165, thr difference RMS: 1.47912
[13:59:29.242] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.65533, thr difference RMS: 1.55818
[13:59:29.243] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.6172, thr difference RMS: 1.37704
[13:59:29.243] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.3301, thr difference RMS: 1.14798
[13:59:29.243] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.67466, thr difference RMS: 1.41288
[13:59:29.243] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.27312, thr difference RMS: 1.5379
[13:59:29.243] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.463, thr difference RMS: 1.45366
[13:59:29.244] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 11.2117, thr difference RMS: 1.20689
[13:59:29.244] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.9473, thr difference RMS: 1.55221
[13:59:29.244] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.17387, thr difference RMS: 1.55004
[13:59:29.244] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.32664, thr difference RMS: 1.70057
[13:59:29.244] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.2542, thr difference RMS: 1.60431
[13:59:29.244] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.89049, thr difference RMS: 1.3134
[13:59:29.245] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.1781, thr difference RMS: 1.49271
[13:59:29.245] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.70379, thr difference RMS: 1.51444
[13:59:29.245] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.26759, thr difference RMS: 1.71742
[13:59:29.245] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.01555, thr difference RMS: 1.50811
[13:59:29.245] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.58731, thr difference RMS: 1.54866
[13:59:29.246] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.65117, thr difference RMS: 1.36716
[13:59:29.246] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.3264, thr difference RMS: 1.14111
[13:59:29.246] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.62632, thr difference RMS: 1.38579
[13:59:29.246] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.2615, thr difference RMS: 1.53714
[13:59:29.246] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.5385, thr difference RMS: 1.42778
[13:59:29.247] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.4175, thr difference RMS: 1.20903
[13:59:29.247] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.0116, thr difference RMS: 1.55182
[13:59:29.247] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.26805, thr difference RMS: 1.5565
[13:59:29.247] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.32749, thr difference RMS: 1.66922
[13:59:29.247] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.2234, thr difference RMS: 1.59868
[13:59:29.248] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.98145, thr difference RMS: 1.29691
[13:59:29.248] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.2683, thr difference RMS: 1.49697
[13:59:29.248] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.7749, thr difference RMS: 1.48205
[13:59:29.248] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.08032, thr difference RMS: 1.69156
[13:59:29.248] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.04538, thr difference RMS: 1.47709
[13:59:29.249] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.70717, thr difference RMS: 1.54926
[13:59:29.249] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.60526, thr difference RMS: 1.35979
[13:59:29.249] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.3802, thr difference RMS: 1.14176
[13:59:29.249] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.55314, thr difference RMS: 1.3954
[13:59:29.250] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.37269, thr difference RMS: 1.53899
[13:59:29.250] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.6265, thr difference RMS: 1.42128
[13:59:29.250] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.6225, thr difference RMS: 1.20612
[13:59:29.250] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.1143, thr difference RMS: 1.56695
[13:59:29.250] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.371, thr difference RMS: 1.54101
[13:59:29.251] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.39548, thr difference RMS: 1.68231
[13:59:29.251] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.2461, thr difference RMS: 1.59375
[13:59:29.251] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.11127, thr difference RMS: 1.29564
[13:59:29.251] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.2858, thr difference RMS: 1.49754
[13:59:29.251] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.78519, thr difference RMS: 1.49022
[13:59:29.252] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.032, thr difference RMS: 1.65351
[13:59:29.252] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.11468, thr difference RMS: 1.45587
[13:59:29.358] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[13:59:29.362] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2229 seconds
[13:59:29.362] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:59:30.076] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:59:30.076] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:59:30.079] <TB3>     INFO: ######################################################################
[13:59:30.079] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[13:59:30.079] <TB3>     INFO: ######################################################################
[13:59:30.079] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:30.079] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:59:30.079] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:30.079] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:59:30.090] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:59:30.090] <TB3>     INFO:     run 1 of 1
[13:59:30.090] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:30.435] <TB3>     INFO: Expecting 59072000 events.
[13:59:58.741] <TB3>     INFO: 1072600 events read in total (27591ms).
[14:00:27.016] <TB3>     INFO: 2141400 events read in total (55866ms).
[14:00:55.228] <TB3>     INFO: 3211000 events read in total (84078ms).
[14:01:23.473] <TB3>     INFO: 4282400 events read in total (112323ms).
[14:01:51.992] <TB3>     INFO: 5350600 events read in total (140842ms).
[14:02:20.187] <TB3>     INFO: 6419400 events read in total (169037ms).
[14:02:48.689] <TB3>     INFO: 7491200 events read in total (197539ms).
[14:03:16.231] <TB3>     INFO: 8559600 events read in total (225081ms).
[14:03:44.600] <TB3>     INFO: 9628400 events read in total (253450ms).
[14:04:12.959] <TB3>     INFO: 10700400 events read in total (281809ms).
[14:04:41.235] <TB3>     INFO: 11768800 events read in total (310085ms).
[14:05:09.514] <TB3>     INFO: 12836600 events read in total (338364ms).
[14:05:37.874] <TB3>     INFO: 13908800 events read in total (366724ms).
[14:06:06.133] <TB3>     INFO: 14977200 events read in total (394983ms).
[14:06:34.422] <TB3>     INFO: 16045200 events read in total (423272ms).
[14:07:02.783] <TB3>     INFO: 17115600 events read in total (451633ms).
[14:07:30.991] <TB3>     INFO: 18184600 events read in total (479841ms).
[14:07:59.176] <TB3>     INFO: 19252800 events read in total (508026ms).
[14:08:27.350] <TB3>     INFO: 20321200 events read in total (536200ms).
[14:08:55.633] <TB3>     INFO: 21393000 events read in total (564483ms).
[14:09:23.880] <TB3>     INFO: 22461000 events read in total (592730ms).
[14:09:52.190] <TB3>     INFO: 23529000 events read in total (621040ms).
[14:10:20.286] <TB3>     INFO: 24600200 events read in total (649136ms).
[14:10:48.522] <TB3>     INFO: 25669200 events read in total (677372ms).
[14:11:16.774] <TB3>     INFO: 26737800 events read in total (705624ms).
[14:11:44.001] <TB3>     INFO: 27808600 events read in total (733851ms).
[14:12:13.263] <TB3>     INFO: 28878000 events read in total (762113ms).
[14:12:41.428] <TB3>     INFO: 29945800 events read in total (790278ms).
[14:13:09.669] <TB3>     INFO: 31015800 events read in total (818519ms).
[14:13:37.893] <TB3>     INFO: 32086600 events read in total (846743ms).
[14:14:05.971] <TB3>     INFO: 33154600 events read in total (874821ms).
[14:14:34.238] <TB3>     INFO: 34223000 events read in total (903088ms).
[14:15:02.444] <TB3>     INFO: 35294000 events read in total (931294ms).
[14:15:30.685] <TB3>     INFO: 36362200 events read in total (959536ms).
[14:15:59.028] <TB3>     INFO: 37430200 events read in total (987878ms).
[14:16:27.309] <TB3>     INFO: 38500800 events read in total (1016159ms).
[14:16:55.566] <TB3>     INFO: 39570000 events read in total (1044416ms).
[14:17:23.722] <TB3>     INFO: 40637400 events read in total (1072572ms).
[14:17:51.986] <TB3>     INFO: 41705800 events read in total (1100836ms).
[14:18:20.219] <TB3>     INFO: 42777600 events read in total (1129069ms).
[14:18:48.454] <TB3>     INFO: 43845200 events read in total (1157304ms).
[14:19:16.656] <TB3>     INFO: 44913000 events read in total (1185506ms).
[14:19:44.938] <TB3>     INFO: 45981800 events read in total (1213788ms).
[14:20:13.220] <TB3>     INFO: 47052200 events read in total (1242070ms).
[14:20:41.387] <TB3>     INFO: 48119600 events read in total (1270237ms).
[14:21:09.608] <TB3>     INFO: 49187200 events read in total (1298458ms).
[14:21:37.782] <TB3>     INFO: 50256000 events read in total (1326632ms).
[14:22:06.031] <TB3>     INFO: 51325800 events read in total (1354881ms).
[14:22:34.145] <TB3>     INFO: 52393800 events read in total (1382995ms).
[14:23:02.383] <TB3>     INFO: 53461600 events read in total (1411233ms).
[14:23:30.612] <TB3>     INFO: 54530200 events read in total (1439462ms).
[14:23:58.703] <TB3>     INFO: 55600200 events read in total (1467553ms).
[14:24:26.217] <TB3>     INFO: 56667600 events read in total (1495067ms).
[14:24:54.416] <TB3>     INFO: 57735400 events read in total (1523267ms).
[14:25:22.403] <TB3>     INFO: 58805600 events read in total (1551253ms).
[14:25:29.723] <TB3>     INFO: 59072000 events read in total (1558573ms).
[14:25:29.745] <TB3>     INFO: Test took 1559655ms.
[14:25:29.803] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:29.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:29.931] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:31.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:31.085] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:32.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:32.261] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:33.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:33.435] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:34.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:34.591] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:35.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:35.754] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:36.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:36.925] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:38.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:38.091] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:39.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:39.267] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:40.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:40.434] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:41.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:41.604] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:42.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:42.784] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:43.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:43.958] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:45.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:45.117] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:46.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:46.282] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:47.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:47.472] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:25:48.639] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501362688
[14:25:48.666] <TB3>     INFO: PixTestScurves::scurves() done 
[14:25:48.666] <TB3>     INFO: Vcal mean:  35.03  35.06  35.05  35.03  35.00  35.08  35.06  35.08  35.06  35.06  35.04  35.03  35.07  34.99  35.05  35.04 
[14:25:48.666] <TB3>     INFO: Vcal RMS:    0.83   0.70   0.88   0.70   0.68   0.73   0.83   0.96   0.72   0.73   0.74   0.89   0.74   0.71   0.74   0.74 
[14:25:48.666] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:25:48.738] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:25:48.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:25:48.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:25:48.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:25:48.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:25:48.739] <TB3>     INFO: ######################################################################
[14:25:48.739] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:25:48.739] <TB3>     INFO: ######################################################################
[14:25:48.741] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:25:49.083] <TB3>     INFO: Expecting 41600 events.
[14:25:53.158] <TB3>     INFO: 41600 events read in total (3359ms).
[14:25:53.158] <TB3>     INFO: Test took 4417ms.
[14:25:53.166] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:53.166] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:25:53.166] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:25:53.170] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 16, 1] has eff 0/10
[14:25:53.170] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 16, 1]
[14:25:53.170] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 33, 58] has eff 0/10
[14:25:53.170] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 33, 58]
[14:25:53.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 36, 75] has eff 0/10
[14:25:53.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 36, 75]
[14:25:53.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 38, 48] has eff 0/10
[14:25:53.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 38, 48]
[14:25:53.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[14:25:53.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:25:53.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:25:53.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:25:53.516] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:25:53.870] <TB3>     INFO: Expecting 41600 events.
[14:25:58.012] <TB3>     INFO: 41600 events read in total (3427ms).
[14:25:58.012] <TB3>     INFO: Test took 4496ms.
[14:25:58.021] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:58.021] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:25:58.021] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:25:58.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.953
[14:25:58.025] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,6] phvalue 173
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.22
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.159
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.476
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 190
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.999
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 173
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.399
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.567
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.277
[14:25:58.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 199
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.626
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.395
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.088
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.708
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 197
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.113
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.365
[14:25:58.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 196
[14:25:58.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.893
[14:25:58.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:25:58.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.204
[14:25:58.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[14:25:58.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:25:58.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:25:58.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:25:58.112] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:25:58.454] <TB3>     INFO: Expecting 41600 events.
[14:26:02.583] <TB3>     INFO: 41600 events read in total (3414ms).
[14:26:02.584] <TB3>     INFO: Test took 4472ms.
[14:26:02.592] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:02.592] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:26:02.592] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:26:02.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:26:02.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 4
[14:26:02.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.82
[14:26:02.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 76
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.4768
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 96
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4047
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 76
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.8347
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 83
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.8104
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 57
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.2967
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 88
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.6361
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 63
[14:26:02.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.1087
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 93
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.04
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,62] phvalue 84
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.1286
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 59
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.4268
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 88
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.8756
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,67] phvalue 93
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.4891
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 79
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.529
[14:26:02.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 79
[14:26:02.599] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3315
[14:26:02.599] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 77
[14:26:02.599] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.1867
[14:26:02.599] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 98
[14:26:02.600] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[14:26:03.005] <TB3>     INFO: Expecting 2560 events.
[14:26:03.963] <TB3>     INFO: 2560 events read in total (243ms).
[14:26:03.964] <TB3>     INFO: Test took 1364ms.
[14:26:03.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:03.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 1 1
[14:26:04.471] <TB3>     INFO: Expecting 2560 events.
[14:26:05.427] <TB3>     INFO: 2560 events read in total (241ms).
[14:26:05.427] <TB3>     INFO: Test took 1463ms.
[14:26:05.427] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:05.428] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 2 2
[14:26:05.935] <TB3>     INFO: Expecting 2560 events.
[14:26:06.891] <TB3>     INFO: 2560 events read in total (241ms).
[14:26:06.891] <TB3>     INFO: Test took 1463ms.
[14:26:06.891] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:06.892] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[14:26:07.399] <TB3>     INFO: Expecting 2560 events.
[14:26:08.356] <TB3>     INFO: 2560 events read in total (242ms).
[14:26:08.356] <TB3>     INFO: Test took 1464ms.
[14:26:08.357] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:08.357] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 4 4
[14:26:08.864] <TB3>     INFO: Expecting 2560 events.
[14:26:09.821] <TB3>     INFO: 2560 events read in total (242ms).
[14:26:09.821] <TB3>     INFO: Test took 1464ms.
[14:26:09.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:09.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 5 5
[14:26:10.329] <TB3>     INFO: Expecting 2560 events.
[14:26:11.290] <TB3>     INFO: 2560 events read in total (246ms).
[14:26:11.290] <TB3>     INFO: Test took 1468ms.
[14:26:11.291] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:11.291] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[14:26:11.798] <TB3>     INFO: Expecting 2560 events.
[14:26:12.756] <TB3>     INFO: 2560 events read in total (243ms).
[14:26:12.756] <TB3>     INFO: Test took 1465ms.
[14:26:12.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:12.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 7 7
[14:26:13.264] <TB3>     INFO: Expecting 2560 events.
[14:26:14.221] <TB3>     INFO: 2560 events read in total (242ms).
[14:26:14.221] <TB3>     INFO: Test took 1464ms.
[14:26:14.222] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:14.222] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 62, 8 8
[14:26:14.729] <TB3>     INFO: Expecting 2560 events.
[14:26:15.688] <TB3>     INFO: 2560 events read in total (244ms).
[14:26:15.688] <TB3>     INFO: Test took 1466ms.
[14:26:15.689] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:15.689] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 9 9
[14:26:16.196] <TB3>     INFO: Expecting 2560 events.
[14:26:17.154] <TB3>     INFO: 2560 events read in total (243ms).
[14:26:17.154] <TB3>     INFO: Test took 1465ms.
[14:26:17.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:17.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 10 10
[14:26:17.662] <TB3>     INFO: Expecting 2560 events.
[14:26:18.620] <TB3>     INFO: 2560 events read in total (243ms).
[14:26:18.621] <TB3>     INFO: Test took 1466ms.
[14:26:18.621] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:18.621] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 67, 11 11
[14:26:19.128] <TB3>     INFO: Expecting 2560 events.
[14:26:20.086] <TB3>     INFO: 2560 events read in total (243ms).
[14:26:20.086] <TB3>     INFO: Test took 1465ms.
[14:26:20.086] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:20.087] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[14:26:20.594] <TB3>     INFO: Expecting 2560 events.
[14:26:21.552] <TB3>     INFO: 2560 events read in total (244ms).
[14:26:21.552] <TB3>     INFO: Test took 1465ms.
[14:26:21.552] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:21.552] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 13 13
[14:26:22.060] <TB3>     INFO: Expecting 2560 events.
[14:26:23.018] <TB3>     INFO: 2560 events read in total (243ms).
[14:26:23.019] <TB3>     INFO: Test took 1466ms.
[14:26:23.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:23.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 14 14
[14:26:23.526] <TB3>     INFO: Expecting 2560 events.
[14:26:24.483] <TB3>     INFO: 2560 events read in total (242ms).
[14:26:24.483] <TB3>     INFO: Test took 1464ms.
[14:26:24.484] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:24.484] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 15 15
[14:26:24.991] <TB3>     INFO: Expecting 2560 events.
[14:26:25.950] <TB3>     INFO: 2560 events read in total (244ms).
[14:26:25.951] <TB3>     INFO: Test took 1467ms.
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:26:25.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:26:25.954] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:26:26.460] <TB3>     INFO: Expecting 655360 events.
[14:26:38.165] <TB3>     INFO: 655360 events read in total (10990ms).
[14:26:38.175] <TB3>     INFO: Expecting 655360 events.
[14:26:49.809] <TB3>     INFO: 655360 events read in total (11071ms).
[14:26:49.824] <TB3>     INFO: Expecting 655360 events.
[14:27:01.390] <TB3>     INFO: 655360 events read in total (11006ms).
[14:27:01.409] <TB3>     INFO: Expecting 655360 events.
[14:27:12.000] <TB3>     INFO: 655360 events read in total (11037ms).
[14:27:13.024] <TB3>     INFO: Expecting 655360 events.
[14:27:24.555] <TB3>     INFO: 655360 events read in total (10982ms).
[14:27:24.582] <TB3>     INFO: Expecting 655360 events.
[14:27:36.147] <TB3>     INFO: 655360 events read in total (11017ms).
[14:27:36.179] <TB3>     INFO: Expecting 655360 events.
[14:27:47.723] <TB3>     INFO: 655360 events read in total (11001ms).
[14:27:47.761] <TB3>     INFO: Expecting 655360 events.
[14:27:59.267] <TB3>     INFO: 655360 events read in total (10970ms).
[14:27:59.308] <TB3>     INFO: Expecting 655360 events.
[14:28:10.965] <TB3>     INFO: 655360 events read in total (11125ms).
[14:28:11.009] <TB3>     INFO: Expecting 655360 events.
[14:28:22.554] <TB3>     INFO: 655360 events read in total (11016ms).
[14:28:22.606] <TB3>     INFO: Expecting 655360 events.
[14:28:34.172] <TB3>     INFO: 655360 events read in total (11039ms).
[14:28:34.227] <TB3>     INFO: Expecting 655360 events.
[14:28:45.805] <TB3>     INFO: 655360 events read in total (11051ms).
[14:28:45.870] <TB3>     INFO: Expecting 655360 events.
[14:28:57.443] <TB3>     INFO: 655360 events read in total (11047ms).
[14:28:57.513] <TB3>     INFO: Expecting 655360 events.
[14:29:08.988] <TB3>     INFO: 655360 events read in total (10949ms).
[14:29:09.055] <TB3>     INFO: Expecting 655360 events.
[14:29:20.396] <TB3>     INFO: 655360 events read in total (10814ms).
[14:29:20.473] <TB3>     INFO: Expecting 655360 events.
[14:29:32.087] <TB3>     INFO: 655360 events read in total (11087ms).
[14:29:32.169] <TB3>     INFO: Test took 186215ms.
[14:29:32.267] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:32.574] <TB3>     INFO: Expecting 655360 events.
[14:29:44.292] <TB3>     INFO: 655360 events read in total (11003ms).
[14:29:44.303] <TB3>     INFO: Expecting 655360 events.
[14:29:55.968] <TB3>     INFO: 655360 events read in total (11104ms).
[14:29:55.984] <TB3>     INFO: Expecting 655360 events.
[14:30:07.583] <TB3>     INFO: 655360 events read in total (11048ms).
[14:30:07.602] <TB3>     INFO: Expecting 655360 events.
[14:30:19.143] <TB3>     INFO: 655360 events read in total (10987ms).
[14:30:19.167] <TB3>     INFO: Expecting 655360 events.
[14:30:30.688] <TB3>     INFO: 655360 events read in total (10970ms).
[14:30:30.715] <TB3>     INFO: Expecting 655360 events.
[14:30:42.270] <TB3>     INFO: 655360 events read in total (11011ms).
[14:30:42.303] <TB3>     INFO: Expecting 655360 events.
[14:30:53.877] <TB3>     INFO: 655360 events read in total (11037ms).
[14:30:53.915] <TB3>     INFO: Expecting 655360 events.
[14:31:05.457] <TB3>     INFO: 655360 events read in total (11009ms).
[14:31:05.498] <TB3>     INFO: Expecting 655360 events.
[14:31:17.050] <TB3>     INFO: 655360 events read in total (11024ms).
[14:31:17.094] <TB3>     INFO: Expecting 655360 events.
[14:31:28.757] <TB3>     INFO: 655360 events read in total (11129ms).
[14:31:28.807] <TB3>     INFO: Expecting 655360 events.
[14:31:40.417] <TB3>     INFO: 655360 events read in total (11083ms).
[14:31:40.478] <TB3>     INFO: Expecting 655360 events.
[14:31:52.133] <TB3>     INFO: 655360 events read in total (11129ms).
[14:31:52.199] <TB3>     INFO: Expecting 655360 events.
[14:32:03.829] <TB3>     INFO: 655360 events read in total (11103ms).
[14:32:03.891] <TB3>     INFO: Expecting 655360 events.
[14:32:15.535] <TB3>     INFO: 655360 events read in total (11117ms).
[14:32:15.600] <TB3>     INFO: Expecting 655360 events.
[14:32:27.206] <TB3>     INFO: 655360 events read in total (11079ms).
[14:32:27.283] <TB3>     INFO: Expecting 655360 events.
[14:32:38.912] <TB3>     INFO: 655360 events read in total (11102ms).
[14:32:38.987] <TB3>     INFO: Test took 186720ms.
[14:32:39.170] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:32:39.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:32:39.171] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:32:39.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:32:39.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:32:39.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:32:39.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:32:39.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:32:39.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:32:39.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:32:39.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:32:39.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:32:39.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:32:39.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:32:39.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:32:39.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:32:39.177] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:32:39.177] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.184] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.191] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.198] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.204] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.211] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.218] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.225] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.231] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.238] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.245] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.252] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.259] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.265] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:32:39.272] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:32:39.279] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:32:39.286] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:32:39.292] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:32:39.299] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:32:39.306] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:32:39.313] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.319] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.326] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:32:39.333] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:32:39.339] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:32:39.346] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:32:39.353] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:32:39.360] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:32:39.366] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:32:39.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:32:39.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C0.dat
[14:32:39.401] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C1.dat
[14:32:39.401] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C2.dat
[14:32:39.401] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C3.dat
[14:32:39.401] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C4.dat
[14:32:39.401] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C5.dat
[14:32:39.401] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C6.dat
[14:32:39.401] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C7.dat
[14:32:39.401] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C8.dat
[14:32:39.402] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C9.dat
[14:32:39.402] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C10.dat
[14:32:39.402] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C11.dat
[14:32:39.402] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C12.dat
[14:32:39.402] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C13.dat
[14:32:39.402] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C14.dat
[14:32:39.402] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C15.dat
[14:32:39.749] <TB3>     INFO: Expecting 41600 events.
[14:32:43.583] <TB3>     INFO: 41600 events read in total (3119ms).
[14:32:43.584] <TB3>     INFO: Test took 4179ms.
[14:32:44.243] <TB3>     INFO: Expecting 41600 events.
[14:32:48.080] <TB3>     INFO: 41600 events read in total (3122ms).
[14:32:48.081] <TB3>     INFO: Test took 4197ms.
[14:32:48.725] <TB3>     INFO: Expecting 41600 events.
[14:32:52.580] <TB3>     INFO: 41600 events read in total (3140ms).
[14:32:52.581] <TB3>     INFO: Test took 4199ms.
[14:32:52.883] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:53.014] <TB3>     INFO: Expecting 2560 events.
[14:32:53.971] <TB3>     INFO: 2560 events read in total (242ms).
[14:32:53.971] <TB3>     INFO: Test took 1088ms.
[14:32:53.973] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:54.480] <TB3>     INFO: Expecting 2560 events.
[14:32:55.438] <TB3>     INFO: 2560 events read in total (243ms).
[14:32:55.439] <TB3>     INFO: Test took 1466ms.
[14:32:55.440] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:55.947] <TB3>     INFO: Expecting 2560 events.
[14:32:56.905] <TB3>     INFO: 2560 events read in total (243ms).
[14:32:56.905] <TB3>     INFO: Test took 1465ms.
[14:32:56.907] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:57.413] <TB3>     INFO: Expecting 2560 events.
[14:32:58.370] <TB3>     INFO: 2560 events read in total (242ms).
[14:32:58.371] <TB3>     INFO: Test took 1464ms.
[14:32:58.373] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:58.880] <TB3>     INFO: Expecting 2560 events.
[14:32:59.840] <TB3>     INFO: 2560 events read in total (245ms).
[14:32:59.841] <TB3>     INFO: Test took 1468ms.
[14:32:59.843] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:00.349] <TB3>     INFO: Expecting 2560 events.
[14:33:01.309] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:01.310] <TB3>     INFO: Test took 1467ms.
[14:33:01.312] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:01.818] <TB3>     INFO: Expecting 2560 events.
[14:33:02.775] <TB3>     INFO: 2560 events read in total (242ms).
[14:33:02.775] <TB3>     INFO: Test took 1463ms.
[14:33:02.776] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:03.284] <TB3>     INFO: Expecting 2560 events.
[14:33:04.242] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:04.243] <TB3>     INFO: Test took 1467ms.
[14:33:04.245] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:04.751] <TB3>     INFO: Expecting 2560 events.
[14:33:05.710] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:05.710] <TB3>     INFO: Test took 1465ms.
[14:33:05.713] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:06.218] <TB3>     INFO: Expecting 2560 events.
[14:33:07.176] <TB3>     INFO: 2560 events read in total (243ms).
[14:33:07.176] <TB3>     INFO: Test took 1463ms.
[14:33:07.179] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:07.685] <TB3>     INFO: Expecting 2560 events.
[14:33:08.645] <TB3>     INFO: 2560 events read in total (245ms).
[14:33:08.645] <TB3>     INFO: Test took 1466ms.
[14:33:08.647] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:09.154] <TB3>     INFO: Expecting 2560 events.
[14:33:10.113] <TB3>     INFO: 2560 events read in total (245ms).
[14:33:10.113] <TB3>     INFO: Test took 1466ms.
[14:33:10.115] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:10.623] <TB3>     INFO: Expecting 2560 events.
[14:33:11.581] <TB3>     INFO: 2560 events read in total (243ms).
[14:33:11.581] <TB3>     INFO: Test took 1466ms.
[14:33:11.584] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:12.089] <TB3>     INFO: Expecting 2560 events.
[14:33:13.049] <TB3>     INFO: 2560 events read in total (245ms).
[14:33:13.050] <TB3>     INFO: Test took 1467ms.
[14:33:13.052] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:13.558] <TB3>     INFO: Expecting 2560 events.
[14:33:14.518] <TB3>     INFO: 2560 events read in total (245ms).
[14:33:14.519] <TB3>     INFO: Test took 1467ms.
[14:33:14.521] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:15.027] <TB3>     INFO: Expecting 2560 events.
[14:33:15.985] <TB3>     INFO: 2560 events read in total (243ms).
[14:33:15.985] <TB3>     INFO: Test took 1464ms.
[14:33:15.988] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:16.498] <TB3>     INFO: Expecting 2560 events.
[14:33:17.457] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:17.457] <TB3>     INFO: Test took 1469ms.
[14:33:17.460] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:17.966] <TB3>     INFO: Expecting 2560 events.
[14:33:18.925] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:18.925] <TB3>     INFO: Test took 1466ms.
[14:33:18.927] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:19.433] <TB3>     INFO: Expecting 2560 events.
[14:33:20.393] <TB3>     INFO: 2560 events read in total (245ms).
[14:33:20.394] <TB3>     INFO: Test took 1467ms.
[14:33:20.395] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:20.901] <TB3>     INFO: Expecting 2560 events.
[14:33:21.859] <TB3>     INFO: 2560 events read in total (243ms).
[14:33:21.859] <TB3>     INFO: Test took 1464ms.
[14:33:21.861] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:22.370] <TB3>     INFO: Expecting 2560 events.
[14:33:23.330] <TB3>     INFO: 2560 events read in total (245ms).
[14:33:23.331] <TB3>     INFO: Test took 1470ms.
[14:33:23.333] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:23.839] <TB3>     INFO: Expecting 2560 events.
[14:33:24.799] <TB3>     INFO: 2560 events read in total (245ms).
[14:33:24.800] <TB3>     INFO: Test took 1467ms.
[14:33:24.801] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:25.308] <TB3>     INFO: Expecting 2560 events.
[14:33:26.266] <TB3>     INFO: 2560 events read in total (243ms).
[14:33:26.267] <TB3>     INFO: Test took 1466ms.
[14:33:26.269] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:26.774] <TB3>     INFO: Expecting 2560 events.
[14:33:27.735] <TB3>     INFO: 2560 events read in total (246ms).
[14:33:27.735] <TB3>     INFO: Test took 1466ms.
[14:33:27.737] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:28.244] <TB3>     INFO: Expecting 2560 events.
[14:33:29.201] <TB3>     INFO: 2560 events read in total (242ms).
[14:33:29.201] <TB3>     INFO: Test took 1464ms.
[14:33:29.204] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:29.710] <TB3>     INFO: Expecting 2560 events.
[14:33:30.669] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:30.670] <TB3>     INFO: Test took 1466ms.
[14:33:30.672] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:31.178] <TB3>     INFO: Expecting 2560 events.
[14:33:32.137] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:32.138] <TB3>     INFO: Test took 1467ms.
[14:33:32.140] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:32.646] <TB3>     INFO: Expecting 2560 events.
[14:33:33.605] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:33.605] <TB3>     INFO: Test took 1465ms.
[14:33:33.607] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:34.114] <TB3>     INFO: Expecting 2560 events.
[14:33:35.073] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:35.073] <TB3>     INFO: Test took 1466ms.
[14:33:35.075] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:35.581] <TB3>     INFO: Expecting 2560 events.
[14:33:36.538] <TB3>     INFO: 2560 events read in total (242ms).
[14:33:36.539] <TB3>     INFO: Test took 1464ms.
[14:33:36.541] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:37.047] <TB3>     INFO: Expecting 2560 events.
[14:33:38.007] <TB3>     INFO: 2560 events read in total (245ms).
[14:33:38.008] <TB3>     INFO: Test took 1467ms.
[14:33:38.010] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:38.516] <TB3>     INFO: Expecting 2560 events.
[14:33:39.475] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:39.476] <TB3>     INFO: Test took 1466ms.
[14:33:40.500] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[14:33:40.500] <TB3>     INFO: PH scale (per ROC):    70  75  68  80  84  68  65  69  71  75  69  75  73  91  70  66
[14:33:40.500] <TB3>     INFO: PH offset (per ROC):  176 159 177 167 184 171 189 165 171 188 167 160 176 164 176 161
[14:33:40.671] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:33:40.673] <TB3>     INFO: ######################################################################
[14:33:40.673] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:33:40.673] <TB3>     INFO: ######################################################################
[14:33:40.673] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:33:40.684] <TB3>     INFO: scanning low vcal = 10
[14:33:41.027] <TB3>     INFO: Expecting 41600 events.
[14:33:44.745] <TB3>     INFO: 41600 events read in total (3002ms).
[14:33:44.745] <TB3>     INFO: Test took 4061ms.
[14:33:44.748] <TB3>     INFO: scanning low vcal = 20
[14:33:45.253] <TB3>     INFO: Expecting 41600 events.
[14:33:48.968] <TB3>     INFO: 41600 events read in total (3001ms).
[14:33:48.968] <TB3>     INFO: Test took 4220ms.
[14:33:48.970] <TB3>     INFO: scanning low vcal = 30
[14:33:49.476] <TB3>     INFO: Expecting 41600 events.
[14:33:53.212] <TB3>     INFO: 41600 events read in total (3021ms).
[14:33:53.212] <TB3>     INFO: Test took 4242ms.
[14:33:53.214] <TB3>     INFO: scanning low vcal = 40
[14:33:53.716] <TB3>     INFO: Expecting 41600 events.
[14:33:57.962] <TB3>     INFO: 41600 events read in total (3531ms).
[14:33:57.964] <TB3>     INFO: Test took 4750ms.
[14:33:57.967] <TB3>     INFO: scanning low vcal = 50
[14:33:58.379] <TB3>     INFO: Expecting 41600 events.
[14:34:02.649] <TB3>     INFO: 41600 events read in total (3555ms).
[14:34:02.650] <TB3>     INFO: Test took 4683ms.
[14:34:02.654] <TB3>     INFO: scanning low vcal = 60
[14:34:03.073] <TB3>     INFO: Expecting 41600 events.
[14:34:07.326] <TB3>     INFO: 41600 events read in total (3539ms).
[14:34:07.327] <TB3>     INFO: Test took 4673ms.
[14:34:07.330] <TB3>     INFO: scanning low vcal = 70
[14:34:07.747] <TB3>     INFO: Expecting 41600 events.
[14:34:12.020] <TB3>     INFO: 41600 events read in total (3558ms).
[14:34:12.020] <TB3>     INFO: Test took 4690ms.
[14:34:12.023] <TB3>     INFO: scanning low vcal = 80
[14:34:12.441] <TB3>     INFO: Expecting 41600 events.
[14:34:16.701] <TB3>     INFO: 41600 events read in total (3545ms).
[14:34:16.701] <TB3>     INFO: Test took 4678ms.
[14:34:16.704] <TB3>     INFO: scanning low vcal = 90
[14:34:17.118] <TB3>     INFO: Expecting 41600 events.
[14:34:21.335] <TB3>     INFO: 41600 events read in total (3502ms).
[14:34:21.336] <TB3>     INFO: Test took 4632ms.
[14:34:21.340] <TB3>     INFO: scanning low vcal = 100
[14:34:21.759] <TB3>     INFO: Expecting 41600 events.
[14:34:26.111] <TB3>     INFO: 41600 events read in total (3637ms).
[14:34:26.112] <TB3>     INFO: Test took 4772ms.
[14:34:26.115] <TB3>     INFO: scanning low vcal = 110
[14:34:26.535] <TB3>     INFO: Expecting 41600 events.
[14:34:30.768] <TB3>     INFO: 41600 events read in total (3519ms).
[14:34:30.768] <TB3>     INFO: Test took 4653ms.
[14:34:30.772] <TB3>     INFO: scanning low vcal = 120
[14:34:31.191] <TB3>     INFO: Expecting 41600 events.
[14:34:35.414] <TB3>     INFO: 41600 events read in total (3507ms).
[14:34:35.414] <TB3>     INFO: Test took 4642ms.
[14:34:35.418] <TB3>     INFO: scanning low vcal = 130
[14:34:35.833] <TB3>     INFO: Expecting 41600 events.
[14:34:40.067] <TB3>     INFO: 41600 events read in total (3519ms).
[14:34:40.068] <TB3>     INFO: Test took 4650ms.
[14:34:40.075] <TB3>     INFO: scanning low vcal = 140
[14:34:40.490] <TB3>     INFO: Expecting 41600 events.
[14:34:44.749] <TB3>     INFO: 41600 events read in total (3545ms).
[14:34:44.751] <TB3>     INFO: Test took 4675ms.
[14:34:44.755] <TB3>     INFO: scanning low vcal = 150
[14:34:45.166] <TB3>     INFO: Expecting 41600 events.
[14:34:49.456] <TB3>     INFO: 41600 events read in total (3574ms).
[14:34:49.458] <TB3>     INFO: Test took 4703ms.
[14:34:49.462] <TB3>     INFO: scanning low vcal = 160
[14:34:49.845] <TB3>     INFO: Expecting 41600 events.
[14:34:54.166] <TB3>     INFO: 41600 events read in total (3606ms).
[14:34:54.167] <TB3>     INFO: Test took 4704ms.
[14:34:54.172] <TB3>     INFO: scanning low vcal = 170
[14:34:54.586] <TB3>     INFO: Expecting 41600 events.
[14:34:58.801] <TB3>     INFO: 41600 events read in total (3500ms).
[14:34:58.802] <TB3>     INFO: Test took 4630ms.
[14:34:58.806] <TB3>     INFO: scanning low vcal = 180
[14:34:59.222] <TB3>     INFO: Expecting 41600 events.
[14:35:03.459] <TB3>     INFO: 41600 events read in total (3522ms).
[14:35:03.460] <TB3>     INFO: Test took 4654ms.
[14:35:03.463] <TB3>     INFO: scanning low vcal = 190
[14:35:03.880] <TB3>     INFO: Expecting 41600 events.
[14:35:08.097] <TB3>     INFO: 41600 events read in total (3503ms).
[14:35:08.098] <TB3>     INFO: Test took 4635ms.
[14:35:08.101] <TB3>     INFO: scanning low vcal = 200
[14:35:08.520] <TB3>     INFO: Expecting 41600 events.
[14:35:12.756] <TB3>     INFO: 41600 events read in total (3521ms).
[14:35:12.757] <TB3>     INFO: Test took 4656ms.
[14:35:12.760] <TB3>     INFO: scanning low vcal = 210
[14:35:13.181] <TB3>     INFO: Expecting 41600 events.
[14:35:17.417] <TB3>     INFO: 41600 events read in total (3521ms).
[14:35:17.418] <TB3>     INFO: Test took 4658ms.
[14:35:17.421] <TB3>     INFO: scanning low vcal = 220
[14:35:17.839] <TB3>     INFO: Expecting 41600 events.
[14:35:22.049] <TB3>     INFO: 41600 events read in total (3495ms).
[14:35:22.050] <TB3>     INFO: Test took 4629ms.
[14:35:22.053] <TB3>     INFO: scanning low vcal = 230
[14:35:22.471] <TB3>     INFO: Expecting 41600 events.
[14:35:26.719] <TB3>     INFO: 41600 events read in total (3533ms).
[14:35:26.720] <TB3>     INFO: Test took 4667ms.
[14:35:26.723] <TB3>     INFO: scanning low vcal = 240
[14:35:27.141] <TB3>     INFO: Expecting 41600 events.
[14:35:31.385] <TB3>     INFO: 41600 events read in total (3529ms).
[14:35:31.386] <TB3>     INFO: Test took 4663ms.
[14:35:31.389] <TB3>     INFO: scanning low vcal = 250
[14:35:31.807] <TB3>     INFO: Expecting 41600 events.
[14:35:36.068] <TB3>     INFO: 41600 events read in total (3546ms).
[14:35:36.069] <TB3>     INFO: Test took 4680ms.
[14:35:36.073] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:35:36.491] <TB3>     INFO: Expecting 41600 events.
[14:35:40.745] <TB3>     INFO: 41600 events read in total (3540ms).
[14:35:40.745] <TB3>     INFO: Test took 4673ms.
[14:35:40.749] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:35:41.162] <TB3>     INFO: Expecting 41600 events.
[14:35:45.413] <TB3>     INFO: 41600 events read in total (3537ms).
[14:35:45.414] <TB3>     INFO: Test took 4665ms.
[14:35:45.417] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:35:45.831] <TB3>     INFO: Expecting 41600 events.
[14:35:50.096] <TB3>     INFO: 41600 events read in total (3550ms).
[14:35:50.097] <TB3>     INFO: Test took 4680ms.
[14:35:50.100] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:35:50.515] <TB3>     INFO: Expecting 41600 events.
[14:35:54.753] <TB3>     INFO: 41600 events read in total (3523ms).
[14:35:54.753] <TB3>     INFO: Test took 4653ms.
[14:35:54.756] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:35:55.171] <TB3>     INFO: Expecting 41600 events.
[14:35:59.416] <TB3>     INFO: 41600 events read in total (3530ms).
[14:35:59.417] <TB3>     INFO: Test took 4661ms.
[14:35:59.957] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:35:59.961] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:35:59.961] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:35:59.961] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:35:59.961] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:35:59.961] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:35:59.962] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:35:59.962] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:35:59.962] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:35:59.962] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:35:59.962] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:35:59.963] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:35:59.963] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:35:59.963] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:35:59.963] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:35:59.963] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:35:59.963] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:36:37.691] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:36:37.691] <TB3>     INFO: non-linearity mean:  0.958 0.952 0.958 0.960 0.956 0.960 0.950 0.964 0.962 0.960 0.960 0.950 0.961 0.961 0.958 0.947
[14:36:37.691] <TB3>     INFO: non-linearity RMS:   0.008 0.006 0.008 0.005 0.008 0.006 0.007 0.006 0.006 0.008 0.007 0.006 0.004 0.006 0.005 0.007
[14:36:37.691] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:36:37.714] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:36:37.737] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:36:37.759] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:36:37.782] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:36:37.805] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:36:37.827] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:36:37.850] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:36:37.872] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:36:37.895] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:36:37.918] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:36:37.940] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:36:37.963] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:36:37.985] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:36:38.008] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:36:38.031] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-32_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:36:38.053] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:36:38.053] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:36:38.060] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:36:38.060] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:36:38.063] <TB3>     INFO: ######################################################################
[14:36:38.063] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:36:38.063] <TB3>     INFO: ######################################################################
[14:36:38.066] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:36:38.076] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:38.076] <TB3>     INFO:     run 1 of 1
[14:36:38.076] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:38.422] <TB3>     INFO: Expecting 3120000 events.
[14:37:27.250] <TB3>     INFO: 1282770 events read in total (48113ms).
[14:38:17.282] <TB3>     INFO: 2566710 events read in total (98146ms).
[14:38:39.053] <TB3>     INFO: 3120000 events read in total (119917ms).
[14:38:39.093] <TB3>     INFO: Test took 121018ms.
[14:38:39.168] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:39.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:40.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:42.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:43.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:45.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:46.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:47.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:49.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:50.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:52.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:53.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:55.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:56.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:57.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:59.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:00.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:02.281] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 402976768
[14:39:02.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:39:02.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5702, RMS = 1.20243
[14:39:02.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:39:02.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:39:02.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2881, RMS = 1.31501
[14:39:02.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:39:02.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:39:02.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8118, RMS = 1.70232
[14:39:02.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:39:02.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:39:02.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1368, RMS = 1.3635
[14:39:02.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:39:02.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:39:02.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6533, RMS = 1.26157
[14:39:02.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:39:02.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:39:02.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.0343, RMS = 2.16777
[14:39:02.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:39:02.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:39:02.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6737, RMS = 1.58973
[14:39:02.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:39:02.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:39:02.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8953, RMS = 1.36138
[14:39:02.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:39:02.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:39:02.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5702, RMS = 1.36777
[14:39:02.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:39:02.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:39:02.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5944, RMS = 2.39932
[14:39:02.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:39:02.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:39:02.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9713, RMS = 0.975763
[14:39:02.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:39:02.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:39:02.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.819, RMS = 1.45599
[14:39:02.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:39:02.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:39:02.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1337, RMS = 1.28543
[14:39:02.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:39:02.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:39:02.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.947, RMS = 1.79324
[14:39:02.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:39:02.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:39:02.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5385, RMS = 1.39595
[14:39:02.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:39:02.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:39:02.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.316, RMS = 1.6186
[14:39:02.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:39:02.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:39:02.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7176, RMS = 1.91868
[14:39:02.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:39:02.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:39:02.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4873, RMS = 2.21338
[14:39:02.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:39:02.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:39:02.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1702, RMS = 1.7076
[14:39:02.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:39:02.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:39:02.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2647, RMS = 1.4579
[14:39:02.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:39:02.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:39:02.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0961, RMS = 1.32106
[14:39:02.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:39:02.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:39:02.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6052, RMS = 1.82042
[14:39:02.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:39:02.327] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:39:02.327] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.8062, RMS = 1.56029
[14:39:02.327] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[14:39:02.327] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:39:02.327] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.8106, RMS = 1.64656
[14:39:02.327] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:39:02.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:39:02.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9656, RMS = 1.76147
[14:39:02.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:39:02.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:39:02.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6507, RMS = 2.02437
[14:39:02.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:39:02.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:39:02.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5148, RMS = 1.23861
[14:39:02.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:39:02.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:39:02.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6003, RMS = 1.46814
[14:39:02.329] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:39:02.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:39:02.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8055, RMS = 1.45162
[14:39:02.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:39:02.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:39:02.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7233, RMS = 1.51568
[14:39:02.330] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:39:02.331] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:39:02.332] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4016, RMS = 1.34375
[14:39:02.332] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:39:02.332] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:39:02.332] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6809, RMS = 1.82905
[14:39:02.332] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:39:02.334] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[14:39:02.335] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    2    0
[14:39:02.335] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:39:02.432] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:39:02.432] <TB3>     INFO: enter test to run
[14:39:02.432] <TB3>     INFO:   test:  no parameter change
[14:39:02.433] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[14:39:02.434] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[14:39:02.434] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[14:39:02.434] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:39:02.955] <TB3>    QUIET: Connection to board 24 closed.
[14:39:02.956] <TB3>     INFO: pXar: this is the end, my friend
[14:39:02.956] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
