$date
	Fri Oct 30 19:34:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module U1 $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 ! Q $end
$scope module U1 $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
1#
1"
0!
$end
#1
0"
#2
1"
#3
0"
0$
#4
0%
1!
1"
#5
0"
#6
1%
0!
1"
#7
0"
#8
0%
1!
1"
#9
0"
#10
1%
0!
1"
#11
0"
#12
0%
1!
1"
#13
0"
0#
#14
1"
#15
0"
#16
1"
#17
1%
0!
0"
1$
#18
1"
#19
0"
