
inverted_pendulum.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a304  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  0800a498  0800a498  0001a498  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a854  0800a854  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a854  0800a854  0001a854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a85c  0800a85c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a85c  0800a85c  0001a85c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a860  0800a860  0001a860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a864  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000530  200001e8  0800aa48  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000718  0800aa48  00020718  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c508  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001bd6  00000000  00000000  0002c71c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000cb8  00000000  00000000  0002e2f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bd0  00000000  00000000  0002efb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002487  00000000  00000000  0002fb80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009b8c  00000000  00000000  00032007  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca40c  00000000  00000000  0003bb93  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00105f9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004660  00000000  00000000  0010601c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a47c 	.word	0x0800a47c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800a47c 	.word	0x0800a47c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b972 	b.w	8000fa4 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	4688      	mov	r8, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d14b      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce6:	428a      	cmp	r2, r1
 8000ce8:	4615      	mov	r5, r2
 8000cea:	d967      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	b14a      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf2:	f1c2 0720 	rsb	r7, r2, #32
 8000cf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cfe:	4095      	lsls	r5, r2
 8000d00:	ea47 0803 	orr.w	r8, r7, r3
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d10:	fa1f fc85 	uxth.w	ip, r5
 8000d14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d2a:	f080 811b 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8118 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d34:	3f02      	subs	r7, #2
 8000d36:	442b      	add	r3, r5
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	192c      	adds	r4, r5, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8107 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	f240 8104 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d60:	3802      	subs	r0, #2
 8000d62:	442c      	add	r4, r5
 8000d64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d68:	eba4 040c 	sub.w	r4, r4, ip
 8000d6c:	2700      	movs	r7, #0
 8000d6e:	b11e      	cbz	r6, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c6 4300 	strd	r4, r3, [r6]
 8000d78:	4639      	mov	r1, r7
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0xbe>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80eb 	beq.w	8000f5e <__udivmoddi4+0x286>
 8000d88:	2700      	movs	r7, #0
 8000d8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d8e:	4638      	mov	r0, r7
 8000d90:	4639      	mov	r1, r7
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f783 	clz	r7, r3
 8000d9a:	2f00      	cmp	r7, #0
 8000d9c:	d147      	bne.n	8000e2e <__udivmoddi4+0x156>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0xd0>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80fa 	bhi.w	8000f9c <__udivmoddi4+0x2c4>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	4698      	mov	r8, r3
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d0e0      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000db6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dba:	e7dd      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000dbc:	b902      	cbnz	r2, 8000dc0 <__udivmoddi4+0xe8>
 8000dbe:	deff      	udf	#255	; 0xff
 8000dc0:	fab2 f282 	clz	r2, r2
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f040 808f 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dca:	1b49      	subs	r1, r1, r5
 8000dcc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dd0:	fa1f f885 	uxth.w	r8, r5
 8000dd4:	2701      	movs	r7, #1
 8000dd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dda:	0c23      	lsrs	r3, r4, #16
 8000ddc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb08 f10c 	mul.w	r1, r8, ip
 8000de8:	4299      	cmp	r1, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dec:	18eb      	adds	r3, r5, r3
 8000dee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4299      	cmp	r1, r3
 8000df6:	f200 80cd 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000dfa:	4684      	mov	ip, r0
 8000dfc:	1a59      	subs	r1, r3, r1
 8000dfe:	b2a3      	uxth	r3, r4
 8000e00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e0c:	fb08 f800 	mul.w	r8, r8, r0
 8000e10:	45a0      	cmp	r8, r4
 8000e12:	d907      	bls.n	8000e24 <__udivmoddi4+0x14c>
 8000e14:	192c      	adds	r4, r5, r4
 8000e16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x14a>
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	f200 80b6 	bhi.w	8000f8e <__udivmoddi4+0x2b6>
 8000e22:	4618      	mov	r0, r3
 8000e24:	eba4 0408 	sub.w	r4, r4, r8
 8000e28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e2c:	e79f      	b.n	8000d6e <__udivmoddi4+0x96>
 8000e2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e32:	40bb      	lsls	r3, r7
 8000e34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e4c:	4325      	orrs	r5, r4
 8000e4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e52:	0c2c      	lsrs	r4, r5, #16
 8000e54:	fb08 3319 	mls	r3, r8, r9, r3
 8000e58:	fa1f fa8e 	uxth.w	sl, lr
 8000e5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e60:	fb09 f40a 	mul.w	r4, r9, sl
 8000e64:	429c      	cmp	r4, r3
 8000e66:	fa02 f207 	lsl.w	r2, r2, r7
 8000e6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1e 0303 	adds.w	r3, lr, r3
 8000e74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e78:	f080 8087 	bcs.w	8000f8a <__udivmoddi4+0x2b2>
 8000e7c:	429c      	cmp	r4, r3
 8000e7e:	f240 8084 	bls.w	8000f8a <__udivmoddi4+0x2b2>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4473      	add	r3, lr
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	b2ad      	uxth	r5, r5
 8000e8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e90:	fb08 3310 	mls	r3, r8, r0, r3
 8000e94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e9c:	45a2      	cmp	sl, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ea8:	d26b      	bcs.n	8000f82 <__udivmoddi4+0x2aa>
 8000eaa:	45a2      	cmp	sl, r4
 8000eac:	d969      	bls.n	8000f82 <__udivmoddi4+0x2aa>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4474      	add	r4, lr
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eba:	eba4 040a 	sub.w	r4, r4, sl
 8000ebe:	454c      	cmp	r4, r9
 8000ec0:	46c2      	mov	sl, r8
 8000ec2:	464b      	mov	r3, r9
 8000ec4:	d354      	bcc.n	8000f70 <__udivmoddi4+0x298>
 8000ec6:	d051      	beq.n	8000f6c <__udivmoddi4+0x294>
 8000ec8:	2e00      	cmp	r6, #0
 8000eca:	d069      	beq.n	8000fa0 <__udivmoddi4+0x2c8>
 8000ecc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ed0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ed4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ed8:	40fd      	lsrs	r5, r7
 8000eda:	40fc      	lsrs	r4, r7
 8000edc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ee0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ee4:	2700      	movs	r7, #0
 8000ee6:	e747      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f703 	lsr.w	r7, r0, r3
 8000ef0:	4095      	lsls	r5, r2
 8000ef2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8000efa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000efe:	4338      	orrs	r0, r7
 8000f00:	0c01      	lsrs	r1, r0, #16
 8000f02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f06:	fa1f f885 	uxth.w	r8, r5
 8000f0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb07 f308 	mul.w	r3, r7, r8
 8000f16:	428b      	cmp	r3, r1
 8000f18:	fa04 f402 	lsl.w	r4, r4, r2
 8000f1c:	d907      	bls.n	8000f2e <__udivmoddi4+0x256>
 8000f1e:	1869      	adds	r1, r5, r1
 8000f20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f24:	d22f      	bcs.n	8000f86 <__udivmoddi4+0x2ae>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	d92d      	bls.n	8000f86 <__udivmoddi4+0x2ae>
 8000f2a:	3f02      	subs	r7, #2
 8000f2c:	4429      	add	r1, r5
 8000f2e:	1acb      	subs	r3, r1, r3
 8000f30:	b281      	uxth	r1, r0
 8000f32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f3e:	fb00 f308 	mul.w	r3, r0, r8
 8000f42:	428b      	cmp	r3, r1
 8000f44:	d907      	bls.n	8000f56 <__udivmoddi4+0x27e>
 8000f46:	1869      	adds	r1, r5, r1
 8000f48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f4c:	d217      	bcs.n	8000f7e <__udivmoddi4+0x2a6>
 8000f4e:	428b      	cmp	r3, r1
 8000f50:	d915      	bls.n	8000f7e <__udivmoddi4+0x2a6>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4429      	add	r1, r5
 8000f56:	1ac9      	subs	r1, r1, r3
 8000f58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f5c:	e73b      	b.n	8000dd6 <__udivmoddi4+0xfe>
 8000f5e:	4637      	mov	r7, r6
 8000f60:	4630      	mov	r0, r6
 8000f62:	e709      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f64:	4607      	mov	r7, r0
 8000f66:	e6e7      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f68:	4618      	mov	r0, r3
 8000f6a:	e6fb      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f6c:	4541      	cmp	r1, r8
 8000f6e:	d2ab      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f74:	eb69 020e 	sbc.w	r2, r9, lr
 8000f78:	3801      	subs	r0, #1
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	e7a4      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f7e:	4660      	mov	r0, ip
 8000f80:	e7e9      	b.n	8000f56 <__udivmoddi4+0x27e>
 8000f82:	4618      	mov	r0, r3
 8000f84:	e795      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f86:	4667      	mov	r7, ip
 8000f88:	e7d1      	b.n	8000f2e <__udivmoddi4+0x256>
 8000f8a:	4681      	mov	r9, r0
 8000f8c:	e77c      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f8e:	3802      	subs	r0, #2
 8000f90:	442c      	add	r4, r5
 8000f92:	e747      	b.n	8000e24 <__udivmoddi4+0x14c>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	442b      	add	r3, r5
 8000f9a:	e72f      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	e708      	b.n	8000db2 <__udivmoddi4+0xda>
 8000fa0:	4637      	mov	r7, r6
 8000fa2:	e6e9      	b.n	8000d78 <__udivmoddi4+0xa0>

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <HAL_GPIO_EXTI_Callback>:
static void MX_USART2_UART_Init(void);
static void MX_TIM6_Init(void);
/* USER CODE BEGIN PFP */

/* Interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == START_POS_Pin){
 8000fb2:	88fb      	ldrh	r3, [r7, #6]
 8000fb4:	2b80      	cmp	r3, #128	; 0x80
 8000fb6:	d103      	bne.n	8000fc0 <HAL_GPIO_EXTI_Callback+0x18>
		START_POSITION_FLAG=1;
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	; (8000fe8 <HAL_GPIO_EXTI_Callback+0x40>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	701a      	strb	r2, [r3, #0]
		END_POSITION_FLAG=1;
	}
	else if(GPIO_Pin == Button_Pin){
		START_BALANCING = 1;
	}
}
 8000fbe:	e00d      	b.n	8000fdc <HAL_GPIO_EXTI_Callback+0x34>
	else if(GPIO_Pin == END_POS_Pin){
 8000fc0:	88fb      	ldrh	r3, [r7, #6]
 8000fc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fc6:	d103      	bne.n	8000fd0 <HAL_GPIO_EXTI_Callback+0x28>
		END_POSITION_FLAG=1;
 8000fc8:	4b08      	ldr	r3, [pc, #32]	; (8000fec <HAL_GPIO_EXTI_Callback+0x44>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	701a      	strb	r2, [r3, #0]
}
 8000fce:	e005      	b.n	8000fdc <HAL_GPIO_EXTI_Callback+0x34>
	else if(GPIO_Pin == Button_Pin){
 8000fd0:	88fb      	ldrh	r3, [r7, #6]
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d102      	bne.n	8000fdc <HAL_GPIO_EXTI_Callback+0x34>
		START_BALANCING = 1;
 8000fd6:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <HAL_GPIO_EXTI_Callback+0x48>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	701a      	strb	r2, [r3, #0]
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	20000204 	.word	0x20000204
 8000fec:	20000205 	.word	0x20000205
 8000ff0:	20000206 	.word	0x20000206

08000ff4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
	if(htim==&htim10){
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4a0d      	ldr	r2, [pc, #52]	; (8001034 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001000:	4293      	cmp	r3, r2
 8001002:	d103      	bne.n	800100c <HAL_TIM_PeriodElapsedCallback+0x18>
		LED_FLAG = 1;
 8001004:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
		MOTOR_PID_FLAG = 1;
	}
//	else if(htim==&htim6){
//		PENDULUM_PID_FLAG = 1;
//	}
}
 800100a:	e00c      	b.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x32>
	else if(htim==&htim13){
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a0b      	ldr	r2, [pc, #44]	; (800103c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d108      	bne.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x32>
		PWM_FLAG = 1;
 8001014:	4b0a      	ldr	r3, [pc, #40]	; (8001040 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001016:	2201      	movs	r2, #1
 8001018:	701a      	strb	r2, [r3, #0]
		PENDULUM_PID_FLAG = 1;
 800101a:	4b0a      	ldr	r3, [pc, #40]	; (8001044 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800101c:	2201      	movs	r2, #1
 800101e:	701a      	strb	r2, [r3, #0]
		MOTOR_PID_FLAG = 1;
 8001020:	4b09      	ldr	r3, [pc, #36]	; (8001048 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001022:	2201      	movs	r2, #1
 8001024:	701a      	strb	r2, [r3, #0]
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	200003a8 	.word	0x200003a8
 8001038:	20000207 	.word	0x20000207
 800103c:	20000510 	.word	0x20000510
 8001040:	2000020a 	.word	0x2000020a
 8001044:	2000020c 	.word	0x2000020c
 8001048:	20000209 	.word	0x20000209

0800104c <parse>:

void parse(){
 800104c:	b590      	push	{r4, r7, lr}
 800104e:	b095      	sub	sp, #84	; 0x54
 8001050:	af06      	add	r7, sp, #24
	char header[2];
	double _p=0.0, _i=0.0, _d=0.0, _x=0.0, _y=0.0, _z=0.0;
 8001052:	f04f 0300 	mov.w	r3, #0
 8001056:	f04f 0400 	mov.w	r4, #0
 800105a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
 800105e:	f04f 0300 	mov.w	r3, #0
 8001062:	f04f 0400 	mov.w	r4, #0
 8001066:	e9c7 3408 	strd	r3, r4, [r7, #32]
 800106a:	f04f 0300 	mov.w	r3, #0
 800106e:	f04f 0400 	mov.w	r4, #0
 8001072:	e9c7 3406 	strd	r3, r4, [r7, #24]
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	f04f 0400 	mov.w	r4, #0
 800107e:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8001082:	f04f 0300 	mov.w	r3, #0
 8001086:	f04f 0400 	mov.w	r4, #0
 800108a:	e9c7 3402 	strd	r3, r4, [r7, #8]
 800108e:	f04f 0300 	mov.w	r3, #0
 8001092:	f04f 0400 	mov.w	r4, #0
 8001096:	e9c7 3400 	strd	r3, r4, [r7]
	sscanf(buf, "%s %lf %lf %lf %lf %lf %lf", &header, &_p, &_i, &_d, &_x, &_y, &_z);
 800109a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800109e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80010a2:	463b      	mov	r3, r7
 80010a4:	9304      	str	r3, [sp, #16]
 80010a6:	f107 0308 	add.w	r3, r7, #8
 80010aa:	9303      	str	r3, [sp, #12]
 80010ac:	f107 0310 	add.w	r3, r7, #16
 80010b0:	9302      	str	r3, [sp, #8]
 80010b2:	f107 0318 	add.w	r3, r7, #24
 80010b6:	9301      	str	r3, [sp, #4]
 80010b8:	f107 0320 	add.w	r3, r7, #32
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	460b      	mov	r3, r1
 80010c0:	495e      	ldr	r1, [pc, #376]	; (800123c <parse+0x1f0>)
 80010c2:	485f      	ldr	r0, [pc, #380]	; (8001240 <parse+0x1f4>)
 80010c4:	f005 fed4 	bl	8006e70 <siscanf>
	if(!strcmp(header, "P")){
 80010c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80010cc:	495d      	ldr	r1, [pc, #372]	; (8001244 <parse+0x1f8>)
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff f87e 	bl	80001d0 <strcmp>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	f040 809f 	bne.w	800121a <parse+0x1ce>
		if(_p>=0.0 && _p<=50.0) pendulum_pid.p = _p;
 80010dc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80010e0:	f04f 0200 	mov.w	r2, #0
 80010e4:	f04f 0300 	mov.w	r3, #0
 80010e8:	f7ff fd1c 	bl	8000b24 <__aeabi_dcmpge>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d00e      	beq.n	8001110 <parse+0xc4>
 80010f2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80010f6:	f04f 0200 	mov.w	r2, #0
 80010fa:	4b53      	ldr	r3, [pc, #332]	; (8001248 <parse+0x1fc>)
 80010fc:	f7ff fd08 	bl	8000b10 <__aeabi_dcmple>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d004      	beq.n	8001110 <parse+0xc4>
 8001106:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800110a:	4a50      	ldr	r2, [pc, #320]	; (800124c <parse+0x200>)
 800110c:	e9c2 3400 	strd	r3, r4, [r2]
		if(_i>=0.0 && _i<=50.0) pendulum_pid.i = _i;
 8001110:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	f04f 0300 	mov.w	r3, #0
 800111c:	f7ff fd02 	bl	8000b24 <__aeabi_dcmpge>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d00e      	beq.n	8001144 <parse+0xf8>
 8001126:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800112a:	f04f 0200 	mov.w	r2, #0
 800112e:	4b46      	ldr	r3, [pc, #280]	; (8001248 <parse+0x1fc>)
 8001130:	f7ff fcee 	bl	8000b10 <__aeabi_dcmple>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d004      	beq.n	8001144 <parse+0xf8>
 800113a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800113e:	4a43      	ldr	r2, [pc, #268]	; (800124c <parse+0x200>)
 8001140:	e9c2 3402 	strd	r3, r4, [r2, #8]
		if(_d>=0.0 && _d<=50.0) pendulum_pid.d = _d;
 8001144:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001148:	f04f 0200 	mov.w	r2, #0
 800114c:	f04f 0300 	mov.w	r3, #0
 8001150:	f7ff fce8 	bl	8000b24 <__aeabi_dcmpge>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d00e      	beq.n	8001178 <parse+0x12c>
 800115a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	4b39      	ldr	r3, [pc, #228]	; (8001248 <parse+0x1fc>)
 8001164:	f7ff fcd4 	bl	8000b10 <__aeabi_dcmple>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d004      	beq.n	8001178 <parse+0x12c>
 800116e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001172:	4a36      	ldr	r2, [pc, #216]	; (800124c <parse+0x200>)
 8001174:	e9c2 3404 	strd	r3, r4, [r2, #16]
		if(_x>=0.0 && _x<=50.0) motor_pid.p = _x;
 8001178:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800117c:	f04f 0200 	mov.w	r2, #0
 8001180:	f04f 0300 	mov.w	r3, #0
 8001184:	f7ff fcce 	bl	8000b24 <__aeabi_dcmpge>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00e      	beq.n	80011ac <parse+0x160>
 800118e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001192:	f04f 0200 	mov.w	r2, #0
 8001196:	4b2c      	ldr	r3, [pc, #176]	; (8001248 <parse+0x1fc>)
 8001198:	f7ff fcba 	bl	8000b10 <__aeabi_dcmple>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d004      	beq.n	80011ac <parse+0x160>
 80011a2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80011a6:	4a2a      	ldr	r2, [pc, #168]	; (8001250 <parse+0x204>)
 80011a8:	e9c2 3400 	strd	r3, r4, [r2]
		if(_y>=0.0 && _y<=50.0) motor_pid.d = _y;
 80011ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011b0:	f04f 0200 	mov.w	r2, #0
 80011b4:	f04f 0300 	mov.w	r3, #0
 80011b8:	f7ff fcb4 	bl	8000b24 <__aeabi_dcmpge>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d00e      	beq.n	80011e0 <parse+0x194>
 80011c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011c6:	f04f 0200 	mov.w	r2, #0
 80011ca:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <parse+0x1fc>)
 80011cc:	f7ff fca0 	bl	8000b10 <__aeabi_dcmple>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d004      	beq.n	80011e0 <parse+0x194>
 80011d6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80011da:	4a1d      	ldr	r2, [pc, #116]	; (8001250 <parse+0x204>)
 80011dc:	e9c2 3404 	strd	r3, r4, [r2, #16]
		if(_y>=0.0 && _y<=10.0) wsp1 = _z;
 80011e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011e4:	f04f 0200 	mov.w	r2, #0
 80011e8:	f04f 0300 	mov.w	r3, #0
 80011ec:	f7ff fc9a 	bl	8000b24 <__aeabi_dcmpge>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d100      	bne.n	80011f8 <parse+0x1ac>
	}
	else if(!strcmp(header, "S")){
		TIM3->CNT = 0;
	}
}
 80011f6:	e01c      	b.n	8001232 <parse+0x1e6>
		if(_y>=0.0 && _y<=10.0) wsp1 = _z;
 80011f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011fc:	f04f 0200 	mov.w	r2, #0
 8001200:	4b14      	ldr	r3, [pc, #80]	; (8001254 <parse+0x208>)
 8001202:	f7ff fc85 	bl	8000b10 <__aeabi_dcmple>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d100      	bne.n	800120e <parse+0x1c2>
}
 800120c:	e011      	b.n	8001232 <parse+0x1e6>
		if(_y>=0.0 && _y<=10.0) wsp1 = _z;
 800120e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001212:	4a11      	ldr	r2, [pc, #68]	; (8001258 <parse+0x20c>)
 8001214:	e9c2 3400 	strd	r3, r4, [r2]
}
 8001218:	e00b      	b.n	8001232 <parse+0x1e6>
	else if(!strcmp(header, "S")){
 800121a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800121e:	490f      	ldr	r1, [pc, #60]	; (800125c <parse+0x210>)
 8001220:	4618      	mov	r0, r3
 8001222:	f7fe ffd5 	bl	80001d0 <strcmp>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d102      	bne.n	8001232 <parse+0x1e6>
		TIM3->CNT = 0;
 800122c:	4b0c      	ldr	r3, [pc, #48]	; (8001260 <parse+0x214>)
 800122e:	2200      	movs	r2, #0
 8001230:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001232:	bf00      	nop
 8001234:	373c      	adds	r7, #60	; 0x3c
 8001236:	46bd      	mov	sp, r7
 8001238:	bd90      	pop	{r4, r7, pc}
 800123a:	bf00      	nop
 800123c:	0800a498 	.word	0x0800a498
 8001240:	20000228 	.word	0x20000228
 8001244:	0800a4b4 	.word	0x0800a4b4
 8001248:	40490000 	.word	0x40490000
 800124c:	20000280 	.word	0x20000280
 8001250:	200003e8 	.word	0x200003e8
 8001254:	40240000 	.word	0x40240000
 8001258:	20000000 	.word	0x20000000
 800125c:	0800a4b8 	.word	0x0800a4b8
 8001260:	40000400 	.word	0x40000400

08001264 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001268:	b0a9      	sub	sp, #164	; 0xa4
 800126a:	af0a      	add	r7, sp, #40	; 0x28
 800126c:	60f8      	str	r0, [r7, #12]
	uint16_t size = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
	uint8_t data[100];
	parse();
 8001274:	f7ff feea 	bl	800104c <parse>
	size = sprintf(data, "{\"mp\":%.2f,\"mi\":%.2f,\"md\":%.2f,\"pp\":%.2f,\"pd\":%.2f,\"wsp\":%.2f}", pendulum_pid.p, pendulum_pid.i, pendulum_pid.d, motor_pid.p, motor_pid.d, wsp1);
 8001278:	4b1c      	ldr	r3, [pc, #112]	; (80012ec <HAL_UART_RxCpltCallback+0x88>)
 800127a:	ed93 7b00 	vldr	d7, [r3]
 800127e:	ed87 7b00 	vstr	d7, [r7]
 8001282:	4b1a      	ldr	r3, [pc, #104]	; (80012ec <HAL_UART_RxCpltCallback+0x88>)
 8001284:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001288:	4a18      	ldr	r2, [pc, #96]	; (80012ec <HAL_UART_RxCpltCallback+0x88>)
 800128a:	e9d2 1204 	ldrd	r1, r2, [r2, #16]
 800128e:	4818      	ldr	r0, [pc, #96]	; (80012f0 <HAL_UART_RxCpltCallback+0x8c>)
 8001290:	e9d0 5600 	ldrd	r5, r6, [r0]
 8001294:	4816      	ldr	r0, [pc, #88]	; (80012f0 <HAL_UART_RxCpltCallback+0x8c>)
 8001296:	e9d0 8904 	ldrd	r8, r9, [r0, #16]
 800129a:	4816      	ldr	r0, [pc, #88]	; (80012f4 <HAL_UART_RxCpltCallback+0x90>)
 800129c:	e9d0 ab00 	ldrd	sl, fp, [r0]
 80012a0:	f107 0010 	add.w	r0, r7, #16
 80012a4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80012a8:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80012ac:	e9cd 5604 	strd	r5, r6, [sp, #16]
 80012b0:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80012b4:	e9cd 3400 	strd	r3, r4, [sp]
 80012b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80012bc:	490e      	ldr	r1, [pc, #56]	; (80012f8 <HAL_UART_RxCpltCallback+0x94>)
 80012be:	f005 fdb7 	bl	8006e30 <siprintf>
 80012c2:	4603      	mov	r3, r0
 80012c4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
	HAL_UART_Transmit_IT(&huart2, data, size);
 80012c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80012cc:	f107 0310 	add.w	r3, r7, #16
 80012d0:	4619      	mov	r1, r3
 80012d2:	480a      	ldr	r0, [pc, #40]	; (80012fc <HAL_UART_RxCpltCallback+0x98>)
 80012d4:	f004 f8e9 	bl	80054aa <HAL_UART_Transmit_IT>
	HAL_UART_Receive_IT(&huart2, &buf, 37);
 80012d8:	2225      	movs	r2, #37	; 0x25
 80012da:	4909      	ldr	r1, [pc, #36]	; (8001300 <HAL_UART_RxCpltCallback+0x9c>)
 80012dc:	4807      	ldr	r0, [pc, #28]	; (80012fc <HAL_UART_RxCpltCallback+0x98>)
 80012de:	f004 f929 	bl	8005534 <HAL_UART_Receive_IT>
}
 80012e2:	bf00      	nop
 80012e4:	377c      	adds	r7, #124	; 0x7c
 80012e6:	46bd      	mov	sp, r7
 80012e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012ec:	20000280 	.word	0x20000280
 80012f0:	200003e8 	.word	0x200003e8
 80012f4:	20000000 	.word	0x20000000
 80012f8:	0800a4bc 	.word	0x0800a4bc
 80012fc:	200006d0 	.word	0x200006d0
 8001300:	20000228 	.word	0x20000228

08001304 <ramp>:

uint16_t ramp(uint16_t dest){
 8001304:	b480      	push	{r7}
 8001306:	b085      	sub	sp, #20
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	80fb      	strh	r3, [r7, #6]
	int16_t ramp_duty = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	81fb      	strh	r3, [r7, #14]
	//if(dest > 0 && dest < 27 ) dest = 27;
	if(dest/5 == motor_pwm_duty/5) return motor_pwm_duty;
 8001312:	88fb      	ldrh	r3, [r7, #6]
 8001314:	4a1a      	ldr	r2, [pc, #104]	; (8001380 <ramp+0x7c>)
 8001316:	fba2 2303 	umull	r2, r3, r2, r3
 800131a:	089b      	lsrs	r3, r3, #2
 800131c:	b29a      	uxth	r2, r3
 800131e:	4b19      	ldr	r3, [pc, #100]	; (8001384 <ramp+0x80>)
 8001320:	881b      	ldrh	r3, [r3, #0]
 8001322:	4917      	ldr	r1, [pc, #92]	; (8001380 <ramp+0x7c>)
 8001324:	fba1 1303 	umull	r1, r3, r1, r3
 8001328:	089b      	lsrs	r3, r3, #2
 800132a:	b29b      	uxth	r3, r3
 800132c:	429a      	cmp	r2, r3
 800132e:	d102      	bne.n	8001336 <ramp+0x32>
 8001330:	4b14      	ldr	r3, [pc, #80]	; (8001384 <ramp+0x80>)
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	e01d      	b.n	8001372 <ramp+0x6e>
	else{
		if(dest > motor_pwm_duty){
 8001336:	4b13      	ldr	r3, [pc, #76]	; (8001384 <ramp+0x80>)
 8001338:	881b      	ldrh	r3, [r3, #0]
 800133a:	88fa      	ldrh	r2, [r7, #6]
 800133c:	429a      	cmp	r2, r3
 800133e:	d90c      	bls.n	800135a <ramp+0x56>
			ramp_duty=motor_pwm_duty+5;
 8001340:	4b10      	ldr	r3, [pc, #64]	; (8001384 <ramp+0x80>)
 8001342:	881b      	ldrh	r3, [r3, #0]
 8001344:	3305      	adds	r3, #5
 8001346:	b29b      	uxth	r3, r3
 8001348:	81fb      	strh	r3, [r7, #14]
			if(ramp_duty>=100) return 100;
 800134a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800134e:	2b63      	cmp	r3, #99	; 0x63
 8001350:	dd01      	ble.n	8001356 <ramp+0x52>
 8001352:	2364      	movs	r3, #100	; 0x64
 8001354:	e00d      	b.n	8001372 <ramp+0x6e>
			else return ramp_duty;
 8001356:	89fb      	ldrh	r3, [r7, #14]
 8001358:	e00b      	b.n	8001372 <ramp+0x6e>
		}
		else{
			ramp_duty=motor_pwm_duty-5;
 800135a:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <ramp+0x80>)
 800135c:	881b      	ldrh	r3, [r3, #0]
 800135e:	3b05      	subs	r3, #5
 8001360:	b29b      	uxth	r3, r3
 8001362:	81fb      	strh	r3, [r7, #14]
			if(ramp_duty<=0) return 0;
 8001364:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001368:	2b00      	cmp	r3, #0
 800136a:	dc01      	bgt.n	8001370 <ramp+0x6c>
 800136c:	2300      	movs	r3, #0
 800136e:	e000      	b.n	8001372 <ramp+0x6e>
			else return ramp_duty;
 8001370:	89fb      	ldrh	r3, [r7, #14]
		}
	}
}
 8001372:	4618      	mov	r0, r3
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	cccccccd 	.word	0xcccccccd
 8001384:	2000021c 	.word	0x2000021c

08001388 <motor_speed>:

void motor_speed(int16_t speed){
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	80fb      	strh	r3, [r7, #6]
	if(speed * prev_speed < 0)
 8001392:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001396:	4a4d      	ldr	r2, [pc, #308]	; (80014cc <motor_speed+0x144>)
 8001398:	f9b2 2000 	ldrsh.w	r2, [r2]
 800139c:	fb02 f303 	mul.w	r3, r2, r3
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	da07      	bge.n	80013b4 <motor_speed+0x2c>
		motor_pwm_duty=ramp(0);
 80013a4:	2000      	movs	r0, #0
 80013a6:	f7ff ffad 	bl	8001304 <ramp>
 80013aa:	4603      	mov	r3, r0
 80013ac:	461a      	mov	r2, r3
 80013ae:	4b48      	ldr	r3, [pc, #288]	; (80014d0 <motor_speed+0x148>)
 80013b0:	801a      	strh	r2, [r3, #0]
 80013b2:	e084      	b.n	80014be <motor_speed+0x136>
	else{
		if(speed < 0){
 80013b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	da3a      	bge.n	8001432 <motor_speed+0xaa>
			if(cart_position > 5){
 80013bc:	4b45      	ldr	r3, [pc, #276]	; (80014d4 <motor_speed+0x14c>)
 80013be:	881b      	ldrh	r3, [r3, #0]
 80013c0:	b21b      	sxth	r3, r3
 80013c2:	2b05      	cmp	r3, #5
 80013c4:	dd27      	ble.n	8001416 <motor_speed+0x8e>
				if(cart_position > 30){
 80013c6:	4b43      	ldr	r3, [pc, #268]	; (80014d4 <motor_speed+0x14c>)
 80013c8:	881b      	ldrh	r3, [r3, #0]
 80013ca:	b21b      	sxth	r3, r3
 80013cc:	2b1e      	cmp	r3, #30
 80013ce:	dd14      	ble.n	80013fa <motor_speed+0x72>
					HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET);
 80013d0:	2200      	movs	r2, #0
 80013d2:	2120      	movs	r1, #32
 80013d4:	4840      	ldr	r0, [pc, #256]	; (80014d8 <motor_speed+0x150>)
 80013d6:	f002 fa4f 	bl	8003878 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
 80013da:	2201      	movs	r2, #1
 80013dc:	2110      	movs	r1, #16
 80013de:	483e      	ldr	r0, [pc, #248]	; (80014d8 <motor_speed+0x150>)
 80013e0:	f002 fa4a 	bl	8003878 <HAL_GPIO_WritePin>
					motor_pwm_duty=ramp(-speed);
 80013e4:	88fb      	ldrh	r3, [r7, #6]
 80013e6:	425b      	negs	r3, r3
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff ff8a 	bl	8001304 <ramp>
 80013f0:	4603      	mov	r3, r0
 80013f2:	461a      	mov	r2, r3
 80013f4:	4b36      	ldr	r3, [pc, #216]	; (80014d0 <motor_speed+0x148>)
 80013f6:	801a      	strh	r2, [r3, #0]
 80013f8:	e061      	b.n	80014be <motor_speed+0x136>
				}
				else{
					HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_SET);
 80013fa:	2201      	movs	r2, #1
 80013fc:	2120      	movs	r1, #32
 80013fe:	4836      	ldr	r0, [pc, #216]	; (80014d8 <motor_speed+0x150>)
 8001400:	f002 fa3a 	bl	8003878 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
 8001404:	2201      	movs	r2, #1
 8001406:	2110      	movs	r1, #16
 8001408:	4833      	ldr	r0, [pc, #204]	; (80014d8 <motor_speed+0x150>)
 800140a:	f002 fa35 	bl	8003878 <HAL_GPIO_WritePin>
					motor_pwm_duty=100;
 800140e:	4b30      	ldr	r3, [pc, #192]	; (80014d0 <motor_speed+0x148>)
 8001410:	2264      	movs	r2, #100	; 0x64
 8001412:	801a      	strh	r2, [r3, #0]
 8001414:	e053      	b.n	80014be <motor_speed+0x136>
				}
			}
			else{
				HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET);
 8001416:	2200      	movs	r2, #0
 8001418:	2120      	movs	r1, #32
 800141a:	482f      	ldr	r0, [pc, #188]	; (80014d8 <motor_speed+0x150>)
 800141c:	f002 fa2c 	bl	8003878 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	2110      	movs	r1, #16
 8001424:	482c      	ldr	r0, [pc, #176]	; (80014d8 <motor_speed+0x150>)
 8001426:	f002 fa27 	bl	8003878 <HAL_GPIO_WritePin>
				motor_pwm_duty = 100;
 800142a:	4b29      	ldr	r3, [pc, #164]	; (80014d0 <motor_speed+0x148>)
 800142c:	2264      	movs	r2, #100	; 0x64
 800142e:	801a      	strh	r2, [r3, #0]
 8001430:	e045      	b.n	80014be <motor_speed+0x136>
			}
		}
		else if(speed > 0){
 8001432:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001436:	2b00      	cmp	r3, #0
 8001438:	dd3a      	ble.n	80014b0 <motor_speed+0x128>
			if(cart_position < 428){
 800143a:	4b26      	ldr	r3, [pc, #152]	; (80014d4 <motor_speed+0x14c>)
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	b21b      	sxth	r3, r3
 8001440:	f5b3 7fd6 	cmp.w	r3, #428	; 0x1ac
 8001444:	da26      	bge.n	8001494 <motor_speed+0x10c>
				if(cart_position < 400){
 8001446:	4b23      	ldr	r3, [pc, #140]	; (80014d4 <motor_speed+0x14c>)
 8001448:	881b      	ldrh	r3, [r3, #0]
 800144a:	b21b      	sxth	r3, r3
 800144c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001450:	da12      	bge.n	8001478 <motor_speed+0xf0>
					HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_SET);
 8001452:	2201      	movs	r2, #1
 8001454:	2120      	movs	r1, #32
 8001456:	4820      	ldr	r0, [pc, #128]	; (80014d8 <motor_speed+0x150>)
 8001458:	f002 fa0e 	bl	8003878 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	2110      	movs	r1, #16
 8001460:	481d      	ldr	r0, [pc, #116]	; (80014d8 <motor_speed+0x150>)
 8001462:	f002 fa09 	bl	8003878 <HAL_GPIO_WritePin>
					motor_pwm_duty=ramp(speed);
 8001466:	88fb      	ldrh	r3, [r7, #6]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff ff4b 	bl	8001304 <ramp>
 800146e:	4603      	mov	r3, r0
 8001470:	461a      	mov	r2, r3
 8001472:	4b17      	ldr	r3, [pc, #92]	; (80014d0 <motor_speed+0x148>)
 8001474:	801a      	strh	r2, [r3, #0]
 8001476:	e022      	b.n	80014be <motor_speed+0x136>
				}
				else{
					HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_SET);
 8001478:	2201      	movs	r2, #1
 800147a:	2120      	movs	r1, #32
 800147c:	4816      	ldr	r0, [pc, #88]	; (80014d8 <motor_speed+0x150>)
 800147e:	f002 f9fb 	bl	8003878 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
 8001482:	2201      	movs	r2, #1
 8001484:	2110      	movs	r1, #16
 8001486:	4814      	ldr	r0, [pc, #80]	; (80014d8 <motor_speed+0x150>)
 8001488:	f002 f9f6 	bl	8003878 <HAL_GPIO_WritePin>
					motor_pwm_duty=100;
 800148c:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <motor_speed+0x148>)
 800148e:	2264      	movs	r2, #100	; 0x64
 8001490:	801a      	strh	r2, [r3, #0]
 8001492:	e014      	b.n	80014be <motor_speed+0x136>
				}
			}
			else{
				HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET);
 8001494:	2200      	movs	r2, #0
 8001496:	2120      	movs	r1, #32
 8001498:	480f      	ldr	r0, [pc, #60]	; (80014d8 <motor_speed+0x150>)
 800149a:	f002 f9ed 	bl	8003878 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_RESET);
 800149e:	2200      	movs	r2, #0
 80014a0:	2110      	movs	r1, #16
 80014a2:	480d      	ldr	r0, [pc, #52]	; (80014d8 <motor_speed+0x150>)
 80014a4:	f002 f9e8 	bl	8003878 <HAL_GPIO_WritePin>
				motor_pwm_duty = 100;
 80014a8:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <motor_speed+0x148>)
 80014aa:	2264      	movs	r2, #100	; 0x64
 80014ac:	801a      	strh	r2, [r3, #0]
 80014ae:	e006      	b.n	80014be <motor_speed+0x136>
			}
		}
		else{
			motor_pwm_duty = ramp(0);
 80014b0:	2000      	movs	r0, #0
 80014b2:	f7ff ff27 	bl	8001304 <ramp>
 80014b6:	4603      	mov	r3, r0
 80014b8:	461a      	mov	r2, r3
 80014ba:	4b05      	ldr	r3, [pc, #20]	; (80014d0 <motor_speed+0x148>)
 80014bc:	801a      	strh	r2, [r3, #0]
		}
	}
	prev_speed = speed;
 80014be:	4a03      	ldr	r2, [pc, #12]	; (80014cc <motor_speed+0x144>)
 80014c0:	88fb      	ldrh	r3, [r7, #6]
 80014c2:	8013      	strh	r3, [r2, #0]
}
 80014c4:	bf00      	nop
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20000224 	.word	0x20000224
 80014d0:	2000021c 	.word	0x2000021c
 80014d4:	2000021a 	.word	0x2000021a
 80014d8:	40020400 	.word	0x40020400

080014dc <motor_stop>:

void motor_stop(){
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET);
 80014e0:	2200      	movs	r2, #0
 80014e2:	2120      	movs	r1, #32
 80014e4:	4806      	ldr	r0, [pc, #24]	; (8001500 <motor_stop+0x24>)
 80014e6:	f002 f9c7 	bl	8003878 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_RESET);
 80014ea:	2200      	movs	r2, #0
 80014ec:	2110      	movs	r1, #16
 80014ee:	4804      	ldr	r0, [pc, #16]	; (8001500 <motor_stop+0x24>)
 80014f0:	f002 f9c2 	bl	8003878 <HAL_GPIO_WritePin>
	motor_pwm_duty=0;
 80014f4:	4b03      	ldr	r3, [pc, #12]	; (8001504 <motor_stop+0x28>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	801a      	strh	r2, [r3, #0]
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40020400 	.word	0x40020400
 8001504:	2000021c 	.word	0x2000021c

08001508 <motor_init>:

void motor_init(){
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_SET);
 800150c:	2201      	movs	r2, #1
 800150e:	2120      	movs	r1, #32
 8001510:	480e      	ldr	r0, [pc, #56]	; (800154c <motor_init+0x44>)
 8001512:	f002 f9b1 	bl	8003878 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	2110      	movs	r1, #16
 800151a:	480c      	ldr	r0, [pc, #48]	; (800154c <motor_init+0x44>)
 800151c:	f002 f9ac 	bl	8003878 <HAL_GPIO_WritePin>
	motor_pwm_duty=60;
 8001520:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <motor_init+0x48>)
 8001522:	223c      	movs	r2, #60	; 0x3c
 8001524:	801a      	strh	r2, [r3, #0]
	HAL_Delay(100);
 8001526:	2064      	movs	r0, #100	; 0x64
 8001528:	f001 fb48 	bl	8002bbc <HAL_Delay>
	HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET);
 800152c:	2200      	movs	r2, #0
 800152e:	2120      	movs	r1, #32
 8001530:	4806      	ldr	r0, [pc, #24]	; (800154c <motor_init+0x44>)
 8001532:	f002 f9a1 	bl	8003878 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	2110      	movs	r1, #16
 800153a:	4804      	ldr	r0, [pc, #16]	; (800154c <motor_init+0x44>)
 800153c:	f002 f99c 	bl	8003878 <HAL_GPIO_WritePin>
	motor_pwm_duty=35;
 8001540:	4b03      	ldr	r3, [pc, #12]	; (8001550 <motor_init+0x48>)
 8001542:	2223      	movs	r2, #35	; 0x23
 8001544:	801a      	strh	r2, [r3, #0]
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40020400 	.word	0x40020400
 8001550:	2000021c 	.word	0x2000021c
 8001554:	00000000 	.word	0x00000000

08001558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800155c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800155e:	f001 fabb 	bl	8002ad8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001562:	f000 fa73 	bl	8001a4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001566:	f000 fd01 	bl	8001f6c <MX_GPIO_Init>
  MX_DMA_Init();
 800156a:	f000 fcc7 	bl	8001efc <MX_DMA_Init>
  MX_TIM4_Init();
 800156e:	f000 fb83 	bl	8001c78 <MX_TIM4_Init>
  MX_TIM1_Init();
 8001572:	f000 fad5 	bl	8001b20 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001576:	f000 fb2b 	bl	8001bd0 <MX_TIM3_Init>
  MX_TIM10_Init();
 800157a:	f000 fc29 	bl	8001dd0 <MX_TIM10_Init>
  MX_TIM11_Init();
 800157e:	f000 fc4b 	bl	8001e18 <MX_TIM11_Init>
  MX_TIM13_Init();
 8001582:	f000 fc6d 	bl	8001e60 <MX_TIM13_Init>
  MX_USART2_UART_Init();
 8001586:	f000 fc8f 	bl	8001ea8 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800158a:	f000 fbeb 	bl	8001d64 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800158e:	213c      	movs	r1, #60	; 0x3c
 8001590:	48b1      	ldr	r0, [pc, #708]	; (8001858 <main+0x300>)
 8001592:	f003 f821 	bl	80045d8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001596:	213c      	movs	r1, #60	; 0x3c
 8001598:	48b0      	ldr	r0, [pc, #704]	; (800185c <main+0x304>)
 800159a:	f003 f81d 	bl	80045d8 <HAL_TIM_Encoder_Start>
  //HAL_TIM_Encoder_Start_DMA(&htim3, TIM_CHANNEL_ALL, pData1, pData2, 2);

  HAL_TIM_Base_Start_IT(&htim10);
 800159e:	48b0      	ldr	r0, [pc, #704]	; (8001860 <main+0x308>)
 80015a0:	f002 fe1d 	bl	80041de <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);
 80015a4:	48af      	ldr	r0, [pc, #700]	; (8001864 <main+0x30c>)
 80015a6:	f002 fe1a 	bl	80041de <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim13);
 80015aa:	48af      	ldr	r0, [pc, #700]	; (8001868 <main+0x310>)
 80015ac:	f002 fe17 	bl	80041de <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 80015b0:	48ae      	ldr	r0, [pc, #696]	; (800186c <main+0x314>)
 80015b2:	f002 fe14 	bl	80041de <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start_DMA(&htim4, TIM_CHANNEL_1, &motor_pwm_duty, 1);
 80015b6:	2301      	movs	r3, #1
 80015b8:	4aad      	ldr	r2, [pc, #692]	; (8001870 <main+0x318>)
 80015ba:	2100      	movs	r1, #0
 80015bc:	48ad      	ldr	r0, [pc, #692]	; (8001874 <main+0x31c>)
 80015be:	f002 fe67 	bl	8004290 <HAL_TIM_PWM_Start_DMA>

  motor_init();
 80015c2:	f7ff ffa1 	bl	8001508 <motor_init>

	pid_init(&motor_pid, 16.5, 0.0, 1.0, 1);
 80015c6:	ed9f 2b9a 	vldr	d2, [pc, #616]	; 8001830 <main+0x2d8>
 80015ca:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80015ce:	eddf 0aaa 	vldr	s1, [pc, #680]	; 8001878 <main+0x320>
 80015d2:	ed9f 0aaa 	vldr	s0, [pc, #680]	; 800187c <main+0x324>
 80015d6:	48aa      	ldr	r0, [pc, #680]	; (8001880 <main+0x328>)
 80015d8:	f000 fd92 	bl	8002100 <pid_init>
	motor_pid.p_max = 4095;
 80015dc:	4aa8      	ldr	r2, [pc, #672]	; (8001880 <main+0x328>)
 80015de:	a496      	add	r4, pc, #600	; (adr r4, 8001838 <main+0x2e0>)
 80015e0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80015e4:	e9c2 3406 	strd	r3, r4, [r2, #24]
	motor_pid.p_min = -4095;
 80015e8:	4aa5      	ldr	r2, [pc, #660]	; (8001880 <main+0x328>)
 80015ea:	a495      	add	r4, pc, #596	; (adr r4, 8001840 <main+0x2e8>)
 80015ec:	e9d4 3400 	ldrd	r3, r4, [r4]
 80015f0:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	motor_pid.i_max = 4095;
 80015f4:	4aa2      	ldr	r2, [pc, #648]	; (8001880 <main+0x328>)
 80015f6:	a490      	add	r4, pc, #576	; (adr r4, 8001838 <main+0x2e0>)
 80015f8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80015fc:	e9c2 3408 	strd	r3, r4, [r2, #32]
	motor_pid.i_min = -4095;
 8001600:	4a9f      	ldr	r2, [pc, #636]	; (8001880 <main+0x328>)
 8001602:	a48f      	add	r4, pc, #572	; (adr r4, 8001840 <main+0x2e8>)
 8001604:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001608:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	motor_pid.d_max = 4095;
 800160c:	4a9c      	ldr	r2, [pc, #624]	; (8001880 <main+0x328>)
 800160e:	a48a      	add	r4, pc, #552	; (adr r4, 8001838 <main+0x2e0>)
 8001610:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001614:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	motor_pid.d_min = -4095;
 8001618:	4a99      	ldr	r2, [pc, #612]	; (8001880 <main+0x328>)
 800161a:	a489      	add	r4, pc, #548	; (adr r4, 8001840 <main+0x2e8>)
 800161c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001620:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	motor_pid.total_max = 100;
 8001624:	4a96      	ldr	r2, [pc, #600]	; (8001880 <main+0x328>)
 8001626:	f04f 0300 	mov.w	r3, #0
 800162a:	4c96      	ldr	r4, [pc, #600]	; (8001884 <main+0x32c>)
 800162c:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	motor_pid.total_min = -100;
 8001630:	4a93      	ldr	r2, [pc, #588]	; (8001880 <main+0x328>)
 8001632:	f04f 0300 	mov.w	r3, #0
 8001636:	4c94      	ldr	r4, [pc, #592]	; (8001888 <main+0x330>)
 8001638:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70


	pid_init(&pendulum_pid, 44.f, 10.0, 1.2f, 1);
 800163c:	ed9f 2b7c 	vldr	d2, [pc, #496]	; 8001830 <main+0x2d8>
 8001640:	ed9f 1a92 	vldr	s2, [pc, #584]	; 800188c <main+0x334>
 8001644:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8001648:	ed9f 0a91 	vldr	s0, [pc, #580]	; 8001890 <main+0x338>
 800164c:	4891      	ldr	r0, [pc, #580]	; (8001894 <main+0x33c>)
 800164e:	f000 fd57 	bl	8002100 <pid_init>
	pendulum_pid.p_max = 4095;
 8001652:	4a90      	ldr	r2, [pc, #576]	; (8001894 <main+0x33c>)
 8001654:	a478      	add	r4, pc, #480	; (adr r4, 8001838 <main+0x2e0>)
 8001656:	e9d4 3400 	ldrd	r3, r4, [r4]
 800165a:	e9c2 3406 	strd	r3, r4, [r2, #24]
	pendulum_pid.p_min = -4095;
 800165e:	4a8d      	ldr	r2, [pc, #564]	; (8001894 <main+0x33c>)
 8001660:	a477      	add	r4, pc, #476	; (adr r4, 8001840 <main+0x2e8>)
 8001662:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001666:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	pendulum_pid.i_max = 4095;
 800166a:	4a8a      	ldr	r2, [pc, #552]	; (8001894 <main+0x33c>)
 800166c:	a472      	add	r4, pc, #456	; (adr r4, 8001838 <main+0x2e0>)
 800166e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001672:	e9c2 3408 	strd	r3, r4, [r2, #32]
	pendulum_pid.i_min = -4095;
 8001676:	4a87      	ldr	r2, [pc, #540]	; (8001894 <main+0x33c>)
 8001678:	a471      	add	r4, pc, #452	; (adr r4, 8001840 <main+0x2e8>)
 800167a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800167e:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	pendulum_pid.d_max = 4095;
 8001682:	4a84      	ldr	r2, [pc, #528]	; (8001894 <main+0x33c>)
 8001684:	a46c      	add	r4, pc, #432	; (adr r4, 8001838 <main+0x2e0>)
 8001686:	e9d4 3400 	ldrd	r3, r4, [r4]
 800168a:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	pendulum_pid.d_min = -4095;
 800168e:	4a81      	ldr	r2, [pc, #516]	; (8001894 <main+0x33c>)
 8001690:	a46b      	add	r4, pc, #428	; (adr r4, 8001840 <main+0x2e8>)
 8001692:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001696:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	pendulum_pid.total_max = 100;
 800169a:	4a7e      	ldr	r2, [pc, #504]	; (8001894 <main+0x33c>)
 800169c:	f04f 0300 	mov.w	r3, #0
 80016a0:	4c78      	ldr	r4, [pc, #480]	; (8001884 <main+0x32c>)
 80016a2:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	pendulum_pid.total_min = -100;
 80016a6:	4a7b      	ldr	r2, [pc, #492]	; (8001894 <main+0x33c>)
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	4c76      	ldr	r4, [pc, #472]	; (8001888 <main+0x330>)
 80016ae:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70

	HAL_UART_Receive_IT(&huart2, buf, 37);
 80016b2:	2225      	movs	r2, #37	; 0x25
 80016b4:	4978      	ldr	r1, [pc, #480]	; (8001898 <main+0x340>)
 80016b6:	4879      	ldr	r0, [pc, #484]	; (800189c <main+0x344>)
 80016b8:	f003 ff3c 	bl	8005534 <HAL_UART_Receive_IT>
	 // if(HAL_GetTick()<1000) cycle++;
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  pendulum_pulse_count = TIM3->CNT;
 80016bc:	4b78      	ldr	r3, [pc, #480]	; (80018a0 <main+0x348>)
 80016be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c0:	b21a      	sxth	r2, r3
 80016c2:	4b78      	ldr	r3, [pc, #480]	; (80018a4 <main+0x34c>)
 80016c4:	801a      	strh	r2, [r3, #0]
	  alpha = 180-pendulum_pulse_count*360.0/1600.0;
 80016c6:	4b77      	ldr	r3, [pc, #476]	; (80018a4 <main+0x34c>)
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	b21b      	sxth	r3, r3
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7fe ff39 	bl	8000544 <__aeabi_i2d>
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	4b74      	ldr	r3, [pc, #464]	; (80018a8 <main+0x350>)
 80016d8:	f7fe ff9e 	bl	8000618 <__aeabi_dmul>
 80016dc:	4603      	mov	r3, r0
 80016de:	460c      	mov	r4, r1
 80016e0:	4618      	mov	r0, r3
 80016e2:	4621      	mov	r1, r4
 80016e4:	f04f 0200 	mov.w	r2, #0
 80016e8:	4b70      	ldr	r3, [pc, #448]	; (80018ac <main+0x354>)
 80016ea:	f7ff f8bf 	bl	800086c <__aeabi_ddiv>
 80016ee:	4603      	mov	r3, r0
 80016f0:	460c      	mov	r4, r1
 80016f2:	461a      	mov	r2, r3
 80016f4:	4623      	mov	r3, r4
 80016f6:	f04f 0000 	mov.w	r0, #0
 80016fa:	496d      	ldr	r1, [pc, #436]	; (80018b0 <main+0x358>)
 80016fc:	f7fe fdd4 	bl	80002a8 <__aeabi_dsub>
 8001700:	4603      	mov	r3, r0
 8001702:	460c      	mov	r4, r1
 8001704:	4a6b      	ldr	r2, [pc, #428]	; (80018b4 <main+0x35c>)
 8001706:	e9c2 3400 	strd	r3, r4, [r2]

	  motor_pulse_count = TIM1->CNT;
 800170a:	4b6b      	ldr	r3, [pc, #428]	; (80018b8 <main+0x360>)
 800170c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170e:	b21a      	sxth	r2, r3
 8001710:	4b6a      	ldr	r3, [pc, #424]	; (80018bc <main+0x364>)
 8001712:	801a      	strh	r2, [r3, #0]
	  cart_position = -motor_pulse_count/64.0/19.0*25.7*PI;
 8001714:	4b69      	ldr	r3, [pc, #420]	; (80018bc <main+0x364>)
 8001716:	881b      	ldrh	r3, [r3, #0]
 8001718:	b21b      	sxth	r3, r3
 800171a:	425b      	negs	r3, r3
 800171c:	4618      	mov	r0, r3
 800171e:	f7fe ff11 	bl	8000544 <__aeabi_i2d>
 8001722:	f04f 0200 	mov.w	r2, #0
 8001726:	4b66      	ldr	r3, [pc, #408]	; (80018c0 <main+0x368>)
 8001728:	f7ff f8a0 	bl	800086c <__aeabi_ddiv>
 800172c:	4603      	mov	r3, r0
 800172e:	460c      	mov	r4, r1
 8001730:	4618      	mov	r0, r3
 8001732:	4621      	mov	r1, r4
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	4b62      	ldr	r3, [pc, #392]	; (80018c4 <main+0x36c>)
 800173a:	f7ff f897 	bl	800086c <__aeabi_ddiv>
 800173e:	4603      	mov	r3, r0
 8001740:	460c      	mov	r4, r1
 8001742:	4618      	mov	r0, r3
 8001744:	4621      	mov	r1, r4
 8001746:	a340      	add	r3, pc, #256	; (adr r3, 8001848 <main+0x2f0>)
 8001748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174c:	f7fe ff64 	bl	8000618 <__aeabi_dmul>
 8001750:	4603      	mov	r3, r0
 8001752:	460c      	mov	r4, r1
 8001754:	4618      	mov	r0, r3
 8001756:	4621      	mov	r1, r4
 8001758:	a33d      	add	r3, pc, #244	; (adr r3, 8001850 <main+0x2f8>)
 800175a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175e:	f7fe ff5b 	bl	8000618 <__aeabi_dmul>
 8001762:	4603      	mov	r3, r0
 8001764:	460c      	mov	r4, r1
 8001766:	4618      	mov	r0, r3
 8001768:	4621      	mov	r1, r4
 800176a:	f7ff fa05 	bl	8000b78 <__aeabi_d2iz>
 800176e:	4603      	mov	r3, r0
 8001770:	b21a      	sxth	r2, r3
 8001772:	4b55      	ldr	r3, [pc, #340]	; (80018c8 <main+0x370>)
 8001774:	801a      	strh	r2, [r3, #0]

	  if(LED_FLAG && !ERROR_FLAG){
 8001776:	4b55      	ldr	r3, [pc, #340]	; (80018cc <main+0x374>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d00b      	beq.n	8001796 <main+0x23e>
 800177e:	4b54      	ldr	r3, [pc, #336]	; (80018d0 <main+0x378>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d107      	bne.n	8001796 <main+0x23e>
		  HAL_GPIO_TogglePin(LED_B_GPIO_Port, LED_B_Pin);
 8001786:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800178a:	4852      	ldr	r0, [pc, #328]	; (80018d4 <main+0x37c>)
 800178c:	f002 f88d 	bl	80038aa <HAL_GPIO_TogglePin>
		  LED_FLAG = 0;
 8001790:	4b4e      	ldr	r3, [pc, #312]	; (80018cc <main+0x374>)
 8001792:	2200      	movs	r2, #0
 8001794:	701a      	strb	r2, [r3, #0]
	  }

	  if(LED_FLAG && ERROR_FLAG){
 8001796:	4b4d      	ldr	r3, [pc, #308]	; (80018cc <main+0x374>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d011      	beq.n	80017c2 <main+0x26a>
 800179e:	4b4c      	ldr	r3, [pc, #304]	; (80018d0 <main+0x378>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d00d      	beq.n	80017c2 <main+0x26a>
		  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 80017a6:	2200      	movs	r2, #0
 80017a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017ac:	4849      	ldr	r0, [pc, #292]	; (80018d4 <main+0x37c>)
 80017ae:	f002 f863 	bl	8003878 <HAL_GPIO_WritePin>
		  HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 80017b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017b6:	4847      	ldr	r0, [pc, #284]	; (80018d4 <main+0x37c>)
 80017b8:	f002 f877 	bl	80038aa <HAL_GPIO_TogglePin>
		  LED_FLAG = 0;
 80017bc:	4b43      	ldr	r3, [pc, #268]	; (80018cc <main+0x374>)
 80017be:	2200      	movs	r2, #0
 80017c0:	701a      	strb	r2, [r3, #0]
	  }

	  if(START_POSITION_FLAG && !FLAG_READY){
 80017c2:	4b45      	ldr	r3, [pc, #276]	; (80018d8 <main+0x380>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d00b      	beq.n	80017e2 <main+0x28a>
 80017ca:	4b44      	ldr	r3, [pc, #272]	; (80018dc <main+0x384>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d107      	bne.n	80017e2 <main+0x28a>
		  motor_stop();
 80017d2:	f7ff fe83 	bl	80014dc <motor_stop>
		  TIM1->CNT=0;
 80017d6:	4b38      	ldr	r3, [pc, #224]	; (80018b8 <main+0x360>)
 80017d8:	2200      	movs	r2, #0
 80017da:	625a      	str	r2, [r3, #36]	; 0x24
		  START_POSITION_FLAG=0;
 80017dc:	4b3e      	ldr	r3, [pc, #248]	; (80018d8 <main+0x380>)
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]
	  }

	  if(END_POSITION_FLAG && !FLAG_READY){
 80017e2:	4b3f      	ldr	r3, [pc, #252]	; (80018e0 <main+0x388>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d006      	beq.n	80017f8 <main+0x2a0>
 80017ea:	4b3c      	ldr	r3, [pc, #240]	; (80018dc <main+0x384>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d102      	bne.n	80017f8 <main+0x2a0>
		  END_POSITION_FLAG=0;
 80017f2:	4b3b      	ldr	r3, [pc, #236]	; (80018e0 <main+0x388>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	701a      	strb	r2, [r3, #0]
	  }

	  if((START_POSITION_FLAG || END_POSITION_FLAG) && FLAG_READY){
 80017f8:	4b37      	ldr	r3, [pc, #220]	; (80018d8 <main+0x380>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d103      	bne.n	8001808 <main+0x2b0>
 8001800:	4b37      	ldr	r3, [pc, #220]	; (80018e0 <main+0x388>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d00e      	beq.n	8001826 <main+0x2ce>
 8001808:	4b34      	ldr	r3, [pc, #208]	; (80018dc <main+0x384>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d00a      	beq.n	8001826 <main+0x2ce>
		  motor_stop();
 8001810:	f7ff fe64 	bl	80014dc <motor_stop>
		  ERROR_FLAG = 1;
 8001814:	4b2e      	ldr	r3, [pc, #184]	; (80018d0 <main+0x378>)
 8001816:	2201      	movs	r2, #1
 8001818:	701a      	strb	r2, [r3, #0]
		  START_POSITION_FLAG=0;
 800181a:	4b2f      	ldr	r3, [pc, #188]	; (80018d8 <main+0x380>)
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
		  END_POSITION_FLAG=0;
 8001820:	4b2f      	ldr	r3, [pc, #188]	; (80018e0 <main+0x388>)
 8001822:	2200      	movs	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]
	  }

	  if(FLAG_READY){
 8001826:	4b2d      	ldr	r3, [pc, #180]	; (80018dc <main+0x384>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	e05a      	b.n	80018e4 <main+0x38c>
 800182e:	bf00      	nop
 8001830:	00000000 	.word	0x00000000
 8001834:	3ff00000 	.word	0x3ff00000
 8001838:	00000000 	.word	0x00000000
 800183c:	40affe00 	.word	0x40affe00
 8001840:	00000000 	.word	0x00000000
 8001844:	c0affe00 	.word	0xc0affe00
 8001848:	33333333 	.word	0x33333333
 800184c:	4039b333 	.word	0x4039b333
 8001850:	54442d18 	.word	0x54442d18
 8001854:	400921fb 	.word	0x400921fb
 8001858:	200005d0 	.word	0x200005d0
 800185c:	20000470 	.word	0x20000470
 8001860:	200003a8 	.word	0x200003a8
 8001864:	20000550 	.word	0x20000550
 8001868:	20000510 	.word	0x20000510
 800186c:	20000590 	.word	0x20000590
 8001870:	2000021c 	.word	0x2000021c
 8001874:	20000368 	.word	0x20000368
 8001878:	00000000 	.word	0x00000000
 800187c:	41840000 	.word	0x41840000
 8001880:	200003e8 	.word	0x200003e8
 8001884:	40590000 	.word	0x40590000
 8001888:	c0590000 	.word	0xc0590000
 800188c:	3f99999a 	.word	0x3f99999a
 8001890:	42300000 	.word	0x42300000
 8001894:	20000280 	.word	0x20000280
 8001898:	20000228 	.word	0x20000228
 800189c:	200006d0 	.word	0x200006d0
 80018a0:	40000400 	.word	0x40000400
 80018a4:	2000020e 	.word	0x2000020e
 80018a8:	40768000 	.word	0x40768000
 80018ac:	40990000 	.word	0x40990000
 80018b0:	40668000 	.word	0x40668000
 80018b4:	20000210 	.word	0x20000210
 80018b8:	40010000 	.word	0x40010000
 80018bc:	20000218 	.word	0x20000218
 80018c0:	40500000 	.word	0x40500000
 80018c4:	40330000 	.word	0x40330000
 80018c8:	2000021a 	.word	0x2000021a
 80018cc:	20000207 	.word	0x20000207
 80018d0:	2000020b 	.word	0x2000020b
 80018d4:	40020c00 	.word	0x40020c00
 80018d8:	20000204 	.word	0x20000204
 80018dc:	20000208 	.word	0x20000208
 80018e0:	20000205 	.word	0x20000205
 80018e4:	d076      	beq.n	80019d4 <main+0x47c>
		  if(PWM_FLAG){
 80018e6:	4b4c      	ldr	r3, [pc, #304]	; (8001a18 <main+0x4c0>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d02f      	beq.n	800194e <main+0x3f6>
			  PWM_FLAG=0;
 80018ee:	4b4a      	ldr	r3, [pc, #296]	; (8001a18 <main+0x4c0>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	701a      	strb	r2, [r3, #0]
			  pid_controll = pendulum_pid_controll-wsp1*motor_pid_controll;
 80018f4:	4b49      	ldr	r3, [pc, #292]	; (8001a1c <main+0x4c4>)
 80018f6:	881b      	ldrh	r3, [r3, #0]
 80018f8:	b21b      	sxth	r3, r3
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fe22 	bl	8000544 <__aeabi_i2d>
 8001900:	4680      	mov	r8, r0
 8001902:	4689      	mov	r9, r1
 8001904:	4b46      	ldr	r3, [pc, #280]	; (8001a20 <main+0x4c8>)
 8001906:	881b      	ldrh	r3, [r3, #0]
 8001908:	b21b      	sxth	r3, r3
 800190a:	4618      	mov	r0, r3
 800190c:	f7fe fe1a 	bl	8000544 <__aeabi_i2d>
 8001910:	4b44      	ldr	r3, [pc, #272]	; (8001a24 <main+0x4cc>)
 8001912:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001916:	461a      	mov	r2, r3
 8001918:	4623      	mov	r3, r4
 800191a:	f7fe fe7d 	bl	8000618 <__aeabi_dmul>
 800191e:	4603      	mov	r3, r0
 8001920:	460c      	mov	r4, r1
 8001922:	461a      	mov	r2, r3
 8001924:	4623      	mov	r3, r4
 8001926:	4640      	mov	r0, r8
 8001928:	4649      	mov	r1, r9
 800192a:	f7fe fcbd 	bl	80002a8 <__aeabi_dsub>
 800192e:	4603      	mov	r3, r0
 8001930:	460c      	mov	r4, r1
 8001932:	4618      	mov	r0, r3
 8001934:	4621      	mov	r1, r4
 8001936:	f7ff f91f 	bl	8000b78 <__aeabi_d2iz>
 800193a:	4603      	mov	r3, r0
 800193c:	b21a      	sxth	r2, r3
 800193e:	4b3a      	ldr	r3, [pc, #232]	; (8001a28 <main+0x4d0>)
 8001940:	801a      	strh	r2, [r3, #0]
			  motor_speed(pid_controll);
 8001942:	4b39      	ldr	r3, [pc, #228]	; (8001a28 <main+0x4d0>)
 8001944:	881b      	ldrh	r3, [r3, #0]
 8001946:	b21b      	sxth	r3, r3
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff fd1d 	bl	8001388 <motor_speed>
		  }
		  if(PENDULUM_PID_FLAG){
 800194e:	4b37      	ldr	r3, [pc, #220]	; (8001a2c <main+0x4d4>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d01e      	beq.n	8001994 <main+0x43c>
			  PENDULUM_PID_FLAG=0;
 8001956:	4b35      	ldr	r3, [pc, #212]	; (8001a2c <main+0x4d4>)
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
			  pendulum_pid_controll = -pid_calc(&pendulum_pid, pendulum_pulse_count, 800);
 800195c:	4b34      	ldr	r3, [pc, #208]	; (8001a30 <main+0x4d8>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	b21b      	sxth	r3, r3
 8001962:	4618      	mov	r0, r3
 8001964:	f7fe fdee 	bl	8000544 <__aeabi_i2d>
 8001968:	4603      	mov	r3, r0
 800196a:	460c      	mov	r4, r1
 800196c:	ed9f 1b26 	vldr	d1, [pc, #152]	; 8001a08 <main+0x4b0>
 8001970:	ec44 3b10 	vmov	d0, r3, r4
 8001974:	482f      	ldr	r0, [pc, #188]	; (8001a34 <main+0x4dc>)
 8001976:	f000 fc1b 	bl	80021b0 <pid_calc>
 800197a:	ec54 3b10 	vmov	r3, r4, d0
 800197e:	461d      	mov	r5, r3
 8001980:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 8001984:	4628      	mov	r0, r5
 8001986:	4631      	mov	r1, r6
 8001988:	f7ff f8f6 	bl	8000b78 <__aeabi_d2iz>
 800198c:	4603      	mov	r3, r0
 800198e:	b21a      	sxth	r2, r3
 8001990:	4b22      	ldr	r3, [pc, #136]	; (8001a1c <main+0x4c4>)
 8001992:	801a      	strh	r2, [r3, #0]
		  }
		  if(MOTOR_PID_FLAG){
 8001994:	4b28      	ldr	r3, [pc, #160]	; (8001a38 <main+0x4e0>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d01b      	beq.n	80019d4 <main+0x47c>
			  motor_pid_controll = pid_calc(&motor_pid, cart_position, 215);
 800199c:	4b27      	ldr	r3, [pc, #156]	; (8001a3c <main+0x4e4>)
 800199e:	881b      	ldrh	r3, [r3, #0]
 80019a0:	b21b      	sxth	r3, r3
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7fe fdce 	bl	8000544 <__aeabi_i2d>
 80019a8:	4603      	mov	r3, r0
 80019aa:	460c      	mov	r4, r1
 80019ac:	ed9f 1b18 	vldr	d1, [pc, #96]	; 8001a10 <main+0x4b8>
 80019b0:	ec44 3b10 	vmov	d0, r3, r4
 80019b4:	4822      	ldr	r0, [pc, #136]	; (8001a40 <main+0x4e8>)
 80019b6:	f000 fbfb 	bl	80021b0 <pid_calc>
 80019ba:	ec54 3b10 	vmov	r3, r4, d0
 80019be:	4618      	mov	r0, r3
 80019c0:	4621      	mov	r1, r4
 80019c2:	f7ff f8d9 	bl	8000b78 <__aeabi_d2iz>
 80019c6:	4603      	mov	r3, r0
 80019c8:	b21a      	sxth	r2, r3
 80019ca:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <main+0x4c8>)
 80019cc:	801a      	strh	r2, [r3, #0]
			  MOTOR_PID_FLAG=0;
 80019ce:	4b1a      	ldr	r3, [pc, #104]	; (8001a38 <main+0x4e0>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  if(START_BALANCING){
 80019d4:	4b1b      	ldr	r3, [pc, #108]	; (8001a44 <main+0x4ec>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	f43f ae6f 	beq.w	80016bc <main+0x164>

		  HAL_Delay(50);
 80019de:	2032      	movs	r0, #50	; 0x32
 80019e0:	f001 f8ec 	bl	8002bbc <HAL_Delay>
		  if(!FLAG_READY){
 80019e4:	4b18      	ldr	r3, [pc, #96]	; (8001a48 <main+0x4f0>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d103      	bne.n	80019f4 <main+0x49c>
			  FLAG_READY=1;
 80019ec:	4b16      	ldr	r3, [pc, #88]	; (8001a48 <main+0x4f0>)
 80019ee:	2201      	movs	r2, #1
 80019f0:	701a      	strb	r2, [r3, #0]
 80019f2:	e004      	b.n	80019fe <main+0x4a6>
		  }
		  else{
			  FLAG_READY=0;
 80019f4:	4b14      	ldr	r3, [pc, #80]	; (8001a48 <main+0x4f0>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	701a      	strb	r2, [r3, #0]
			  motor_stop();
 80019fa:	f7ff fd6f 	bl	80014dc <motor_stop>
		  }
		  START_BALANCING=0;
 80019fe:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <main+0x4ec>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	701a      	strb	r2, [r3, #0]
	  pendulum_pulse_count = TIM3->CNT;
 8001a04:	e65a      	b.n	80016bc <main+0x164>
 8001a06:	bf00      	nop
 8001a08:	00000000 	.word	0x00000000
 8001a0c:	40890000 	.word	0x40890000
 8001a10:	00000000 	.word	0x00000000
 8001a14:	406ae000 	.word	0x406ae000
 8001a18:	2000020a 	.word	0x2000020a
 8001a1c:	20000220 	.word	0x20000220
 8001a20:	2000021e 	.word	0x2000021e
 8001a24:	20000000 	.word	0x20000000
 8001a28:	20000222 	.word	0x20000222
 8001a2c:	2000020c 	.word	0x2000020c
 8001a30:	2000020e 	.word	0x2000020e
 8001a34:	20000280 	.word	0x20000280
 8001a38:	20000209 	.word	0x20000209
 8001a3c:	2000021a 	.word	0x2000021a
 8001a40:	200003e8 	.word	0x200003e8
 8001a44:	20000206 	.word	0x20000206
 8001a48:	20000208 	.word	0x20000208

08001a4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b094      	sub	sp, #80	; 0x50
 8001a50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a52:	f107 0320 	add.w	r3, r7, #32
 8001a56:	2230      	movs	r2, #48	; 0x30
 8001a58:	2100      	movs	r1, #0
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f004 fb9c 	bl	8006198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a60:	f107 030c 	add.w	r3, r7, #12
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	609a      	str	r2, [r3, #8]
 8001a6c:	60da      	str	r2, [r3, #12]
 8001a6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a70:	2300      	movs	r3, #0
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	4b28      	ldr	r3, [pc, #160]	; (8001b18 <SystemClock_Config+0xcc>)
 8001a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a78:	4a27      	ldr	r2, [pc, #156]	; (8001b18 <SystemClock_Config+0xcc>)
 8001a7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a7e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a80:	4b25      	ldr	r3, [pc, #148]	; (8001b18 <SystemClock_Config+0xcc>)
 8001a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	4b22      	ldr	r3, [pc, #136]	; (8001b1c <SystemClock_Config+0xd0>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a21      	ldr	r2, [pc, #132]	; (8001b1c <SystemClock_Config+0xd0>)
 8001a96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a9a:	6013      	str	r3, [r2, #0]
 8001a9c:	4b1f      	ldr	r3, [pc, #124]	; (8001b1c <SystemClock_Config+0xd0>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aa4:	607b      	str	r3, [r7, #4]
 8001aa6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aac:	2301      	movs	r3, #1
 8001aae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ab0:	2310      	movs	r3, #16
 8001ab2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001abc:	2308      	movs	r3, #8
 8001abe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001ac0:	2364      	movs	r3, #100	; 0x64
 8001ac2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ac8:	2304      	movs	r3, #4
 8001aca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001acc:	f107 0320 	add.w	r3, r7, #32
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f001 ff1d 	bl	8003910 <HAL_RCC_OscConfig>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001adc:	f000 fb08 	bl	80020f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ae0:	230f      	movs	r3, #15
 8001ae2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001aec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001af0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001af2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001af6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001af8:	f107 030c 	add.w	r3, r7, #12
 8001afc:	2103      	movs	r1, #3
 8001afe:	4618      	mov	r0, r3
 8001b00:	f002 f976 	bl	8003df0 <HAL_RCC_ClockConfig>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b0a:	f000 faf1 	bl	80020f0 <Error_Handler>
  }
}
 8001b0e:	bf00      	nop
 8001b10:	3750      	adds	r7, #80	; 0x50
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40023800 	.word	0x40023800
 8001b1c:	40007000 	.word	0x40007000

08001b20 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08c      	sub	sp, #48	; 0x30
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b26:	f107 030c 	add.w	r3, r7, #12
 8001b2a:	2224      	movs	r2, #36	; 0x24
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f004 fb32 	bl	8006198 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b34:	1d3b      	adds	r3, r7, #4
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b3c:	4b22      	ldr	r3, [pc, #136]	; (8001bc8 <MX_TIM1_Init+0xa8>)
 8001b3e:	4a23      	ldr	r2, [pc, #140]	; (8001bcc <MX_TIM1_Init+0xac>)
 8001b40:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b42:	4b21      	ldr	r3, [pc, #132]	; (8001bc8 <MX_TIM1_Init+0xa8>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b48:	4b1f      	ldr	r3, [pc, #124]	; (8001bc8 <MX_TIM1_Init+0xa8>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b4e:	4b1e      	ldr	r3, [pc, #120]	; (8001bc8 <MX_TIM1_Init+0xa8>)
 8001b50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b54:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b56:	4b1c      	ldr	r3, [pc, #112]	; (8001bc8 <MX_TIM1_Init+0xa8>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b5c:	4b1a      	ldr	r3, [pc, #104]	; (8001bc8 <MX_TIM1_Init+0xa8>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b62:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <MX_TIM1_Init+0xa8>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b70:	2301      	movs	r3, #1
 8001b72:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b80:	2301      	movs	r3, #1
 8001b82:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b84:	2300      	movs	r3, #0
 8001b86:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001b8c:	f107 030c 	add.w	r3, r7, #12
 8001b90:	4619      	mov	r1, r3
 8001b92:	480d      	ldr	r0, [pc, #52]	; (8001bc8 <MX_TIM1_Init+0xa8>)
 8001b94:	f002 fc8e 	bl	80044b4 <HAL_TIM_Encoder_Init>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001b9e:	f000 faa7 	bl	80020f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001baa:	1d3b      	adds	r3, r7, #4
 8001bac:	4619      	mov	r1, r3
 8001bae:	4806      	ldr	r0, [pc, #24]	; (8001bc8 <MX_TIM1_Init+0xa8>)
 8001bb0:	f003 fb9e 	bl	80052f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001bba:	f000 fa99 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001bbe:	bf00      	nop
 8001bc0:	3730      	adds	r7, #48	; 0x30
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	200005d0 	.word	0x200005d0
 8001bcc:	40010000 	.word	0x40010000

08001bd0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08c      	sub	sp, #48	; 0x30
 8001bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bd6:	f107 030c 	add.w	r3, r7, #12
 8001bda:	2224      	movs	r2, #36	; 0x24
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4618      	mov	r0, r3
 8001be0:	f004 fada 	bl	8006198 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bec:	4b20      	ldr	r3, [pc, #128]	; (8001c70 <MX_TIM3_Init+0xa0>)
 8001bee:	4a21      	ldr	r2, [pc, #132]	; (8001c74 <MX_TIM3_Init+0xa4>)
 8001bf0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001bf2:	4b1f      	ldr	r3, [pc, #124]	; (8001c70 <MX_TIM3_Init+0xa0>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <MX_TIM3_Init+0xa0>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001bfe:	4b1c      	ldr	r3, [pc, #112]	; (8001c70 <MX_TIM3_Init+0xa0>)
 8001c00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c06:	4b1a      	ldr	r3, [pc, #104]	; (8001c70 <MX_TIM3_Init+0xa0>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c0c:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <MX_TIM3_Init+0xa0>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c12:	2303      	movs	r3, #3
 8001c14:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c16:	2300      	movs	r3, #0
 8001c18:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001c22:	230f      	movs	r3, #15
 8001c24:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c26:	2300      	movs	r3, #0
 8001c28:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001c32:	230f      	movs	r3, #15
 8001c34:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001c36:	f107 030c 	add.w	r3, r7, #12
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	480c      	ldr	r0, [pc, #48]	; (8001c70 <MX_TIM3_Init+0xa0>)
 8001c3e:	f002 fc39 	bl	80044b4 <HAL_TIM_Encoder_Init>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001c48:	f000 fa52 	bl	80020f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c50:	2300      	movs	r3, #0
 8001c52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c54:	1d3b      	adds	r3, r7, #4
 8001c56:	4619      	mov	r1, r3
 8001c58:	4805      	ldr	r0, [pc, #20]	; (8001c70 <MX_TIM3_Init+0xa0>)
 8001c5a:	f003 fb49 	bl	80052f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001c64:	f000 fa44 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c68:	bf00      	nop
 8001c6a:	3730      	adds	r7, #48	; 0x30
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20000470 	.word	0x20000470
 8001c74:	40000400 	.word	0x40000400

08001c78 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08e      	sub	sp, #56	; 0x38
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c8c:	f107 0320 	add.w	r3, r7, #32
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
 8001ca4:	615a      	str	r2, [r3, #20]
 8001ca6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ca8:	4b2c      	ldr	r3, [pc, #176]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001caa:	4a2d      	ldr	r2, [pc, #180]	; (8001d60 <MX_TIM4_Init+0xe8>)
 8001cac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 249;
 8001cae:	4b2b      	ldr	r3, [pc, #172]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001cb0:	22f9      	movs	r2, #249	; 0xf9
 8001cb2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb4:	4b29      	ldr	r3, [pc, #164]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8001cba:	4b28      	ldr	r3, [pc, #160]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001cbc:	2263      	movs	r2, #99	; 0x63
 8001cbe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc0:	4b26      	ldr	r3, [pc, #152]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc6:	4b25      	ldr	r3, [pc, #148]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ccc:	4823      	ldr	r0, [pc, #140]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001cce:	f002 fa5b 	bl	8004188 <HAL_TIM_Base_Init>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8001cd8:	f000 fa0a 	bl	80020f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ce2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	481c      	ldr	r0, [pc, #112]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001cea:	f002 fe7b 	bl	80049e4 <HAL_TIM_ConfigClockSource>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8001cf4:	f000 f9fc 	bl	80020f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001cf8:	4818      	ldr	r0, [pc, #96]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001cfa:	f002 fa94 	bl	8004226 <HAL_TIM_PWM_Init>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8001d04:	f000 f9f4 	bl	80020f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d10:	f107 0320 	add.w	r3, r7, #32
 8001d14:	4619      	mov	r1, r3
 8001d16:	4811      	ldr	r0, [pc, #68]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001d18:	f003 faea 	bl	80052f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8001d22:	f000 f9e5 	bl	80020f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d26:	2360      	movs	r3, #96	; 0x60
 8001d28:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d36:	1d3b      	adds	r3, r7, #4
 8001d38:	2200      	movs	r2, #0
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4807      	ldr	r0, [pc, #28]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001d3e:	f002 fd8b 	bl	8004858 <HAL_TIM_PWM_ConfigChannel>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8001d48:	f000 f9d2 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001d4c:	4803      	ldr	r0, [pc, #12]	; (8001d5c <MX_TIM4_Init+0xe4>)
 8001d4e:	f000 fcaf 	bl	80026b0 <HAL_TIM_MspPostInit>

}
 8001d52:	bf00      	nop
 8001d54:	3738      	adds	r7, #56	; 0x38
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20000368 	.word	0x20000368
 8001d60:	40000800 	.word	0x40000800

08001d64 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d6a:	463b      	mov	r3, r7
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001d72:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <MX_TIM6_Init+0x64>)
 8001d74:	4a15      	ldr	r2, [pc, #84]	; (8001dcc <MX_TIM6_Init+0x68>)
 8001d76:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 999;
 8001d78:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <MX_TIM6_Init+0x64>)
 8001d7a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d7e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d80:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <MX_TIM6_Init+0x64>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1999;
 8001d86:	4b10      	ldr	r3, [pc, #64]	; (8001dc8 <MX_TIM6_Init+0x64>)
 8001d88:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001d8c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <MX_TIM6_Init+0x64>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001d94:	480c      	ldr	r0, [pc, #48]	; (8001dc8 <MX_TIM6_Init+0x64>)
 8001d96:	f002 f9f7 	bl	8004188 <HAL_TIM_Base_Init>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001da0:	f000 f9a6 	bl	80020f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da4:	2300      	movs	r3, #0
 8001da6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001da8:	2300      	movs	r3, #0
 8001daa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001dac:	463b      	mov	r3, r7
 8001dae:	4619      	mov	r1, r3
 8001db0:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <MX_TIM6_Init+0x64>)
 8001db2:	f003 fa9d 	bl	80052f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001dbc:	f000 f998 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001dc0:	bf00      	nop
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000590 	.word	0x20000590
 8001dcc:	40001000 	.word	0x40001000

08001dd0 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001dd4:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <MX_TIM10_Init+0x40>)
 8001dd6:	4a0f      	ldr	r2, [pc, #60]	; (8001e14 <MX_TIM10_Init+0x44>)
 8001dd8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9999;
 8001dda:	4b0d      	ldr	r3, [pc, #52]	; (8001e10 <MX_TIM10_Init+0x40>)
 8001ddc:	f242 720f 	movw	r2, #9999	; 0x270f
 8001de0:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001de2:	4b0b      	ldr	r3, [pc, #44]	; (8001e10 <MX_TIM10_Init+0x40>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 4999;
 8001de8:	4b09      	ldr	r3, [pc, #36]	; (8001e10 <MX_TIM10_Init+0x40>)
 8001dea:	f241 3287 	movw	r2, #4999	; 0x1387
 8001dee:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df0:	4b07      	ldr	r3, [pc, #28]	; (8001e10 <MX_TIM10_Init+0x40>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001df6:	4b06      	ldr	r3, [pc, #24]	; (8001e10 <MX_TIM10_Init+0x40>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001dfc:	4804      	ldr	r0, [pc, #16]	; (8001e10 <MX_TIM10_Init+0x40>)
 8001dfe:	f002 f9c3 	bl	8004188 <HAL_TIM_Base_Init>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8001e08:	f000 f972 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001e0c:	bf00      	nop
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	200003a8 	.word	0x200003a8
 8001e14:	40014400 	.word	0x40014400

08001e18 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001e1c:	4b0e      	ldr	r3, [pc, #56]	; (8001e58 <MX_TIM11_Init+0x40>)
 8001e1e:	4a0f      	ldr	r2, [pc, #60]	; (8001e5c <MX_TIM11_Init+0x44>)
 8001e20:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 999;
 8001e22:	4b0d      	ldr	r3, [pc, #52]	; (8001e58 <MX_TIM11_Init+0x40>)
 8001e24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e28:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2a:	4b0b      	ldr	r3, [pc, #44]	; (8001e58 <MX_TIM11_Init+0x40>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 4999;
 8001e30:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <MX_TIM11_Init+0x40>)
 8001e32:	f241 3287 	movw	r2, #4999	; 0x1387
 8001e36:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e38:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <MX_TIM11_Init+0x40>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e3e:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <MX_TIM11_Init+0x40>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001e44:	4804      	ldr	r0, [pc, #16]	; (8001e58 <MX_TIM11_Init+0x40>)
 8001e46:	f002 f99f 	bl	8004188 <HAL_TIM_Base_Init>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 8001e50:	f000 f94e 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000550 	.word	0x20000550
 8001e5c:	40014800 	.word	0x40014800

08001e60 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001e64:	4b0e      	ldr	r3, [pc, #56]	; (8001ea0 <MX_TIM13_Init+0x40>)
 8001e66:	4a0f      	ldr	r2, [pc, #60]	; (8001ea4 <MX_TIM13_Init+0x44>)
 8001e68:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 999;
 8001e6a:	4b0d      	ldr	r3, [pc, #52]	; (8001ea0 <MX_TIM13_Init+0x40>)
 8001e6c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e70:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e72:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <MX_TIM13_Init+0x40>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 49;
 8001e78:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <MX_TIM13_Init+0x40>)
 8001e7a:	2231      	movs	r2, #49	; 0x31
 8001e7c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e7e:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <MX_TIM13_Init+0x40>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e84:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <MX_TIM13_Init+0x40>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001e8a:	4805      	ldr	r0, [pc, #20]	; (8001ea0 <MX_TIM13_Init+0x40>)
 8001e8c:	f002 f97c 	bl	8004188 <HAL_TIM_Base_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8001e96:	f000 f92b 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20000510 	.word	0x20000510
 8001ea4:	40001c00 	.word	0x40001c00

08001ea8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001eac:	4b11      	ldr	r3, [pc, #68]	; (8001ef4 <MX_USART2_UART_Init+0x4c>)
 8001eae:	4a12      	ldr	r2, [pc, #72]	; (8001ef8 <MX_USART2_UART_Init+0x50>)
 8001eb0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001eb2:	4b10      	ldr	r3, [pc, #64]	; (8001ef4 <MX_USART2_UART_Init+0x4c>)
 8001eb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001eb8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001eba:	4b0e      	ldr	r3, [pc, #56]	; (8001ef4 <MX_USART2_UART_Init+0x4c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	; (8001ef4 <MX_USART2_UART_Init+0x4c>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ec6:	4b0b      	ldr	r3, [pc, #44]	; (8001ef4 <MX_USART2_UART_Init+0x4c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ecc:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <MX_USART2_UART_Init+0x4c>)
 8001ece:	220c      	movs	r2, #12
 8001ed0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ed2:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <MX_USART2_UART_Init+0x4c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ed8:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <MX_USART2_UART_Init+0x4c>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ede:	4805      	ldr	r0, [pc, #20]	; (8001ef4 <MX_USART2_UART_Init+0x4c>)
 8001ee0:	f003 fa96 	bl	8005410 <HAL_UART_Init>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001eea:	f000 f901 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	200006d0 	.word	0x200006d0
 8001ef8:	40004400 	.word	0x40004400

08001efc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	607b      	str	r3, [r7, #4]
 8001f06:	4b18      	ldr	r3, [pc, #96]	; (8001f68 <MX_DMA_Init+0x6c>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	4a17      	ldr	r2, [pc, #92]	; (8001f68 <MX_DMA_Init+0x6c>)
 8001f0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f10:	6313      	str	r3, [r2, #48]	; 0x30
 8001f12:	4b15      	ldr	r3, [pc, #84]	; (8001f68 <MX_DMA_Init+0x6c>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f1a:	607b      	str	r3, [r7, #4]
 8001f1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2100      	movs	r1, #0
 8001f22:	200b      	movs	r0, #11
 8001f24:	f000 ff47 	bl	8002db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001f28:	200b      	movs	r0, #11
 8001f2a:	f000 ff60 	bl	8002dee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2100      	movs	r1, #0
 8001f32:	200d      	movs	r0, #13
 8001f34:	f000 ff3f 	bl	8002db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001f38:	200d      	movs	r0, #13
 8001f3a:	f000 ff58 	bl	8002dee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2100      	movs	r1, #0
 8001f42:	2010      	movs	r0, #16
 8001f44:	f000 ff37 	bl	8002db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001f48:	2010      	movs	r0, #16
 8001f4a:	f000 ff50 	bl	8002dee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	2100      	movs	r1, #0
 8001f52:	2011      	movs	r0, #17
 8001f54:	f000 ff2f 	bl	8002db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001f58:	2011      	movs	r0, #17
 8001f5a:	f000 ff48 	bl	8002dee <HAL_NVIC_EnableIRQ>

}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40023800 	.word	0x40023800

08001f6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08c      	sub	sp, #48	; 0x30
 8001f70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f72:	f107 031c 	add.w	r3, r7, #28
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	609a      	str	r2, [r3, #8]
 8001f7e:	60da      	str	r2, [r3, #12]
 8001f80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	61bb      	str	r3, [r7, #24]
 8001f86:	4b53      	ldr	r3, [pc, #332]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	4a52      	ldr	r2, [pc, #328]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001f8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f90:	6313      	str	r3, [r2, #48]	; 0x30
 8001f92:	4b50      	ldr	r3, [pc, #320]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f9a:	61bb      	str	r3, [r7, #24]
 8001f9c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	4b4c      	ldr	r3, [pc, #304]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	4a4b      	ldr	r2, [pc, #300]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6313      	str	r3, [r2, #48]	; 0x30
 8001fae:	4b49      	ldr	r3, [pc, #292]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	613b      	str	r3, [r7, #16]
 8001fbe:	4b45      	ldr	r3, [pc, #276]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	4a44      	ldr	r2, [pc, #272]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001fc4:	f043 0310 	orr.w	r3, r3, #16
 8001fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fca:	4b42      	ldr	r3, [pc, #264]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	f003 0310 	and.w	r3, r3, #16
 8001fd2:	613b      	str	r3, [r7, #16]
 8001fd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60fb      	str	r3, [r7, #12]
 8001fda:	4b3e      	ldr	r3, [pc, #248]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	4a3d      	ldr	r2, [pc, #244]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001fe0:	f043 0308 	orr.w	r3, r3, #8
 8001fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe6:	4b3b      	ldr	r3, [pc, #236]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	f003 0308 	and.w	r3, r3, #8
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60bb      	str	r3, [r7, #8]
 8001ff6:	4b37      	ldr	r3, [pc, #220]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	4a36      	ldr	r2, [pc, #216]	; (80020d4 <MX_GPIO_Init+0x168>)
 8001ffc:	f043 0304 	orr.w	r3, r3, #4
 8002000:	6313      	str	r3, [r2, #48]	; 0x30
 8002002:	4b34      	ldr	r3, [pc, #208]	; (80020d4 <MX_GPIO_Init+0x168>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	f003 0304 	and.w	r3, r3, #4
 800200a:	60bb      	str	r3, [r7, #8]
 800200c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	4b30      	ldr	r3, [pc, #192]	; (80020d4 <MX_GPIO_Init+0x168>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002016:	4a2f      	ldr	r2, [pc, #188]	; (80020d4 <MX_GPIO_Init+0x168>)
 8002018:	f043 0302 	orr.w	r3, r3, #2
 800201c:	6313      	str	r3, [r2, #48]	; 0x30
 800201e:	4b2d      	ldr	r3, [pc, #180]	; (80020d4 <MX_GPIO_Init+0x168>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	607b      	str	r3, [r7, #4]
 8002028:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_G_Pin|LED_O_Pin|LED_R_Pin|LED_B_Pin, GPIO_PIN_RESET);
 800202a:	2200      	movs	r2, #0
 800202c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002030:	4829      	ldr	r0, [pc, #164]	; (80020d8 <MX_GPIO_Init+0x16c>)
 8002032:	f001 fc21 	bl	8003878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_IN2_Pin|MOTOR_IN1_Pin, GPIO_PIN_RESET);
 8002036:	2200      	movs	r2, #0
 8002038:	2130      	movs	r1, #48	; 0x30
 800203a:	4828      	ldr	r0, [pc, #160]	; (80020dc <MX_GPIO_Init+0x170>)
 800203c:	f001 fc1c 	bl	8003878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8002040:	2301      	movs	r3, #1
 8002042:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002044:	4b26      	ldr	r3, [pc, #152]	; (80020e0 <MX_GPIO_Init+0x174>)
 8002046:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800204c:	f107 031c 	add.w	r3, r7, #28
 8002050:	4619      	mov	r1, r3
 8002052:	4824      	ldr	r0, [pc, #144]	; (80020e4 <MX_GPIO_Init+0x178>)
 8002054:	f001 fa76 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_G_Pin LED_O_Pin LED_R_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = LED_G_Pin|LED_O_Pin|LED_R_Pin|LED_B_Pin;
 8002058:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800205c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800205e:	2301      	movs	r3, #1
 8002060:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002066:	2300      	movs	r3, #0
 8002068:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800206a:	f107 031c 	add.w	r3, r7, #28
 800206e:	4619      	mov	r1, r3
 8002070:	4819      	ldr	r0, [pc, #100]	; (80020d8 <MX_GPIO_Init+0x16c>)
 8002072:	f001 fa67 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : START_POS_Pin END_POS_Pin */
  GPIO_InitStruct.Pin = START_POS_Pin|END_POS_Pin;
 8002076:	f44f 7320 	mov.w	r3, #640	; 0x280
 800207a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800207c:	4b1a      	ldr	r3, [pc, #104]	; (80020e8 <MX_GPIO_Init+0x17c>)
 800207e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002080:	2300      	movs	r3, #0
 8002082:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002084:	f107 031c 	add.w	r3, r7, #28
 8002088:	4619      	mov	r1, r3
 800208a:	4818      	ldr	r0, [pc, #96]	; (80020ec <MX_GPIO_Init+0x180>)
 800208c:	f001 fa5a 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_IN2_Pin MOTOR_IN1_Pin */
  GPIO_InitStruct.Pin = MOTOR_IN2_Pin|MOTOR_IN1_Pin;
 8002090:	2330      	movs	r3, #48	; 0x30
 8002092:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002094:	2301      	movs	r3, #1
 8002096:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	2300      	movs	r3, #0
 800209a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209c:	2300      	movs	r3, #0
 800209e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020a0:	f107 031c 	add.w	r3, r7, #28
 80020a4:	4619      	mov	r1, r3
 80020a6:	480d      	ldr	r0, [pc, #52]	; (80020dc <MX_GPIO_Init+0x170>)
 80020a8:	f001 fa4c 	bl	8003544 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80020ac:	2200      	movs	r2, #0
 80020ae:	2100      	movs	r1, #0
 80020b0:	2006      	movs	r0, #6
 80020b2:	f000 fe80 	bl	8002db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80020b6:	2006      	movs	r0, #6
 80020b8:	f000 fe99 	bl	8002dee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80020bc:	2200      	movs	r2, #0
 80020be:	2100      	movs	r1, #0
 80020c0:	2017      	movs	r0, #23
 80020c2:	f000 fe78 	bl	8002db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80020c6:	2017      	movs	r0, #23
 80020c8:	f000 fe91 	bl	8002dee <HAL_NVIC_EnableIRQ>

}
 80020cc:	bf00      	nop
 80020ce:	3730      	adds	r7, #48	; 0x30
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40023800 	.word	0x40023800
 80020d8:	40020c00 	.word	0x40020c00
 80020dc:	40020400 	.word	0x40020400
 80020e0:	10210000 	.word	0x10210000
 80020e4:	40020000 	.word	0x40020000
 80020e8:	10110000 	.word	0x10110000
 80020ec:	40020800 	.word	0x40020800

080020f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80020f4:	bf00      	nop
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
	...

08002100 <pid_init>:
 *  Created on: May 17, 2020
 *      Author: Mike
 */
#include "pid.h"

void pid_init(cpid_t *pid, float p, float i, float d, double dt_ms) {
 8002100:	b590      	push	{r4, r7, lr}
 8002102:	b087      	sub	sp, #28
 8002104:	af00      	add	r7, sp, #0
 8002106:	6178      	str	r0, [r7, #20]
 8002108:	ed87 0a04 	vstr	s0, [r7, #16]
 800210c:	edc7 0a03 	vstr	s1, [r7, #12]
 8002110:	ed87 1a02 	vstr	s2, [r7, #8]
 8002114:	ed87 2b00 	vstr	d2, [r7]
	pid->p = p;
 8002118:	6938      	ldr	r0, [r7, #16]
 800211a:	f7fe fa25 	bl	8000568 <__aeabi_f2d>
 800211e:	4603      	mov	r3, r0
 8002120:	460c      	mov	r4, r1
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	e9c2 3400 	strd	r3, r4, [r2]
	pid->i = i;
 8002128:	68f8      	ldr	r0, [r7, #12]
 800212a:	f7fe fa1d 	bl	8000568 <__aeabi_f2d>
 800212e:	4603      	mov	r3, r0
 8002130:	460c      	mov	r4, r1
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	e9c2 3402 	strd	r3, r4, [r2, #8]
	pid->d = d;
 8002138:	68b8      	ldr	r0, [r7, #8]
 800213a:	f7fe fa15 	bl	8000568 <__aeabi_f2d>
 800213e:	4603      	mov	r3, r0
 8002140:	460c      	mov	r4, r1
 8002142:	697a      	ldr	r2, [r7, #20]
 8002144:	e9c2 3404 	strd	r3, r4, [r2, #16]

	pid->e_last = 0;
 8002148:	697a      	ldr	r2, [r7, #20]
 800214a:	f04f 0300 	mov.w	r3, #0
 800214e:	f04f 0400 	mov.w	r4, #0
 8002152:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	pid->e_sum = 0;
 8002156:	697a      	ldr	r2, [r7, #20]
 8002158:	f04f 0300 	mov.w	r3, #0
 800215c:	f04f 0400 	mov.w	r4, #0
 8002160:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

	pid->total_max = INT32_MAX;
 8002164:	697a      	ldr	r2, [r7, #20]
 8002166:	a410      	add	r4, pc, #64	; (adr r4, 80021a8 <pid_init+0xa8>)
 8002168:	e9d4 3400 	ldrd	r3, r4, [r4]
 800216c:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	pid->total_min = INT32_MIN;
 8002170:	697a      	ldr	r2, [r7, #20]
 8002172:	f04f 0300 	mov.w	r3, #0
 8002176:	4c0a      	ldr	r4, [pc, #40]	; (80021a0 <pid_init+0xa0>)
 8002178:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70

	pid->dt_ms = dt_ms/1000;
 800217c:	f04f 0200 	mov.w	r2, #0
 8002180:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <pid_init+0xa4>)
 8002182:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002186:	f7fe fb71 	bl	800086c <__aeabi_ddiv>
 800218a:	4603      	mov	r3, r0
 800218c:	460c      	mov	r4, r1
 800218e:	697a      	ldr	r2, [r7, #20]
 8002190:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
}
 8002194:	bf00      	nop
 8002196:	371c      	adds	r7, #28
 8002198:	46bd      	mov	sp, r7
 800219a:	bd90      	pop	{r4, r7, pc}
 800219c:	f3af 8000 	nop.w
 80021a0:	c1e00000 	.word	0xc1e00000
 80021a4:	408f4000 	.word	0x408f4000
 80021a8:	ffc00000 	.word	0xffc00000
 80021ac:	41dfffff 	.word	0x41dfffff

080021b0 <pid_calc>:

double pid_calc(cpid_t *pid, double mv, double dv) {
 80021b0:	b5b0      	push	{r4, r5, r7, lr}
 80021b2:	b090      	sub	sp, #64	; 0x40
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6178      	str	r0, [r7, #20]
 80021b8:	ed87 0b02 	vstr	d0, [r7, #8]
 80021bc:	ed87 1b00 	vstr	d1, [r7]

	double p, i, d, e, total;

//WYLICZANIE BLEDU
	e = dv - mv;
 80021c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80021c8:	f7fe f86e 	bl	80002a8 <__aeabi_dsub>
 80021cc:	4603      	mov	r3, r0
 80021ce:	460c      	mov	r4, r1
 80021d0:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

//CZLON PROPORCJONALNY
	p = pid->p * e;
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80021da:	461a      	mov	r2, r3
 80021dc:	4623      	mov	r3, r4
 80021de:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80021e2:	f7fe fa19 	bl	8000618 <__aeabi_dmul>
 80021e6:	4603      	mov	r3, r0
 80021e8:	460c      	mov	r4, r1
 80021ea:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28

//CZLON CALKUJACY
	i = pid->e_sum;
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 80021f4:	e9c7 3408 	strd	r3, r4, [r7, #32]
	i += (pid->i * pid->dt_ms * e);
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	e9d3 3420 	ldrd	r3, r4, [r3, #128]	; 0x80
 8002204:	461a      	mov	r2, r3
 8002206:	4623      	mov	r3, r4
 8002208:	f7fe fa06 	bl	8000618 <__aeabi_dmul>
 800220c:	4603      	mov	r3, r0
 800220e:	460c      	mov	r4, r1
 8002210:	4618      	mov	r0, r3
 8002212:	4621      	mov	r1, r4
 8002214:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002218:	f7fe f9fe 	bl	8000618 <__aeabi_dmul>
 800221c:	4603      	mov	r3, r0
 800221e:	460c      	mov	r4, r1
 8002220:	461a      	mov	r2, r3
 8002222:	4623      	mov	r3, r4
 8002224:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002228:	f7fe f840 	bl	80002ac <__adddf3>
 800222c:	4603      	mov	r3, r0
 800222e:	460c      	mov	r4, r1
 8002230:	e9c7 3408 	strd	r3, r4, [r7, #32]

//CZLON ROZNICZKUJACEGO
	d = pid->d * (e - pid->e_last) / pid->dt_ms;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8002240:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002244:	f7fe f830 	bl	80002a8 <__aeabi_dsub>
 8002248:	4602      	mov	r2, r0
 800224a:	460b      	mov	r3, r1
 800224c:	4620      	mov	r0, r4
 800224e:	4629      	mov	r1, r5
 8002250:	f7fe f9e2 	bl	8000618 <__aeabi_dmul>
 8002254:	4603      	mov	r3, r0
 8002256:	460c      	mov	r4, r1
 8002258:	4618      	mov	r0, r3
 800225a:	4621      	mov	r1, r4
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	e9d3 3420 	ldrd	r3, r4, [r3, #128]	; 0x80
 8002262:	461a      	mov	r2, r3
 8002264:	4623      	mov	r3, r4
 8002266:	f7fe fb01 	bl	800086c <__aeabi_ddiv>
 800226a:	4603      	mov	r3, r0
 800226c:	460c      	mov	r4, r1
 800226e:	e9c7 3406 	strd	r3, r4, [r7, #24]

//SUMOWANIE
	total = p + i + d;
 8002272:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002276:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800227a:	f7fe f817 	bl	80002ac <__adddf3>
 800227e:	4603      	mov	r3, r0
 8002280:	460c      	mov	r4, r1
 8002282:	461a      	mov	r2, r3
 8002284:	4623      	mov	r3, r4
 8002286:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800228a:	f7fe f80f 	bl	80002ac <__adddf3>
 800228e:	4603      	mov	r3, r0
 8002290:	460c      	mov	r4, r1
 8002292:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	if (total > pid->total_max)
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	e9d3 341a 	ldrd	r3, r4, [r3, #104]	; 0x68
 800229c:	461a      	mov	r2, r3
 800229e:	4623      	mov	r3, r4
 80022a0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80022a4:	f7fe fc48 	bl	8000b38 <__aeabi_dcmpgt>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d005      	beq.n	80022ba <pid_calc+0x10a>
		total = pid->total_max;
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	e9d3 341a 	ldrd	r3, r4, [r3, #104]	; 0x68
 80022b4:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
 80022b8:	e010      	b.n	80022dc <pid_calc+0x12c>
	else if (total < pid->total_min)
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 80022c0:	461a      	mov	r2, r3
 80022c2:	4623      	mov	r3, r4
 80022c4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80022c8:	f7fe fc18 	bl	8000afc <__aeabi_dcmplt>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d004      	beq.n	80022dc <pid_calc+0x12c>
		total = pid->total_min;
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 80022d8:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38

	pid->control = total;
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80022e2:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	pid->e_last = e;
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80022ec:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	pid->e_sum = i;
 80022f0:	697a      	ldr	r2, [r7, #20]
 80022f2:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80022f6:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	return pid->control;
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	e9d3 341e 	ldrd	r3, r4, [r3, #120]	; 0x78
 8002300:	ec44 3b17 	vmov	d7, r3, r4
}
 8002304:	eeb0 0a47 	vmov.f32	s0, s14
 8002308:	eef0 0a67 	vmov.f32	s1, s15
 800230c:	3740      	adds	r7, #64	; 0x40
 800230e:	46bd      	mov	sp, r7
 8002310:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002314 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	607b      	str	r3, [r7, #4]
 800231e:	4b10      	ldr	r3, [pc, #64]	; (8002360 <HAL_MspInit+0x4c>)
 8002320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002322:	4a0f      	ldr	r2, [pc, #60]	; (8002360 <HAL_MspInit+0x4c>)
 8002324:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002328:	6453      	str	r3, [r2, #68]	; 0x44
 800232a:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <HAL_MspInit+0x4c>)
 800232c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800232e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002332:	607b      	str	r3, [r7, #4]
 8002334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	603b      	str	r3, [r7, #0]
 800233a:	4b09      	ldr	r3, [pc, #36]	; (8002360 <HAL_MspInit+0x4c>)
 800233c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233e:	4a08      	ldr	r2, [pc, #32]	; (8002360 <HAL_MspInit+0x4c>)
 8002340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002344:	6413      	str	r3, [r2, #64]	; 0x40
 8002346:	4b06      	ldr	r3, [pc, #24]	; (8002360 <HAL_MspInit+0x4c>)
 8002348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800234e:	603b      	str	r3, [r7, #0]
 8002350:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002352:	bf00      	nop
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	40023800 	.word	0x40023800

08002364 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08c      	sub	sp, #48	; 0x30
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236c:	f107 031c 	add.w	r3, r7, #28
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	605a      	str	r2, [r3, #4]
 8002376:	609a      	str	r2, [r3, #8]
 8002378:	60da      	str	r2, [r3, #12]
 800237a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a5a      	ldr	r2, [pc, #360]	; (80024ec <HAL_TIM_Encoder_MspInit+0x188>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d145      	bne.n	8002412 <HAL_TIM_Encoder_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	61bb      	str	r3, [r7, #24]
 800238a:	4b59      	ldr	r3, [pc, #356]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 800238c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238e:	4a58      	ldr	r2, [pc, #352]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 8002390:	f043 0301 	orr.w	r3, r3, #1
 8002394:	6453      	str	r3, [r2, #68]	; 0x44
 8002396:	4b56      	ldr	r3, [pc, #344]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 8002398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	61bb      	str	r3, [r7, #24]
 80023a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]
 80023a6:	4b52      	ldr	r3, [pc, #328]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	4a51      	ldr	r2, [pc, #324]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 80023ac:	f043 0310 	orr.w	r3, r3, #16
 80023b0:	6313      	str	r3, [r2, #48]	; 0x30
 80023b2:	4b4f      	ldr	r3, [pc, #316]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	f003 0310 	and.w	r3, r3, #16
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80023be:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80023c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c4:	2302      	movs	r3, #2
 80023c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023cc:	2300      	movs	r3, #0
 80023ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023d0:	2301      	movs	r3, #1
 80023d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023d4:	f107 031c 	add.w	r3, r7, #28
 80023d8:	4619      	mov	r1, r3
 80023da:	4846      	ldr	r0, [pc, #280]	; (80024f4 <HAL_TIM_Encoder_MspInit+0x190>)
 80023dc:	f001 f8b2 	bl	8003544 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80023e0:	2200      	movs	r2, #0
 80023e2:	2100      	movs	r1, #0
 80023e4:	2018      	movs	r0, #24
 80023e6:	f000 fce6 	bl	8002db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80023ea:	2018      	movs	r0, #24
 80023ec:	f000 fcff 	bl	8002dee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80023f0:	2200      	movs	r2, #0
 80023f2:	2100      	movs	r1, #0
 80023f4:	2019      	movs	r0, #25
 80023f6:	f000 fcde 	bl	8002db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80023fa:	2019      	movs	r0, #25
 80023fc:	f000 fcf7 	bl	8002dee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002400:	2200      	movs	r2, #0
 8002402:	2100      	movs	r1, #0
 8002404:	201a      	movs	r0, #26
 8002406:	f000 fcd6 	bl	8002db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800240a:	201a      	movs	r0, #26
 800240c:	f000 fcef 	bl	8002dee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002410:	e068      	b.n	80024e4 <HAL_TIM_Encoder_MspInit+0x180>
  else if(htim_encoder->Instance==TIM3)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a38      	ldr	r2, [pc, #224]	; (80024f8 <HAL_TIM_Encoder_MspInit+0x194>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d163      	bne.n	80024e4 <HAL_TIM_Encoder_MspInit+0x180>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800241c:	2300      	movs	r3, #0
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	4b33      	ldr	r3, [pc, #204]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	4a32      	ldr	r2, [pc, #200]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 8002426:	f043 0302 	orr.w	r3, r3, #2
 800242a:	6413      	str	r3, [r2, #64]	; 0x40
 800242c:	4b30      	ldr	r3, [pc, #192]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 800242e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002430:	f003 0302 	and.w	r3, r3, #2
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	4b2c      	ldr	r3, [pc, #176]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 800243e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002440:	4a2b      	ldr	r2, [pc, #172]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 8002442:	f043 0301 	orr.w	r3, r3, #1
 8002446:	6313      	str	r3, [r2, #48]	; 0x30
 8002448:	4b29      	ldr	r3, [pc, #164]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x18c>)
 800244a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002454:	23c0      	movs	r3, #192	; 0xc0
 8002456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002458:	2302      	movs	r3, #2
 800245a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800245c:	2301      	movs	r3, #1
 800245e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002460:	2300      	movs	r3, #0
 8002462:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002464:	2302      	movs	r3, #2
 8002466:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002468:	f107 031c 	add.w	r3, r7, #28
 800246c:	4619      	mov	r1, r3
 800246e:	4823      	ldr	r0, [pc, #140]	; (80024fc <HAL_TIM_Encoder_MspInit+0x198>)
 8002470:	f001 f868 	bl	8003544 <HAL_GPIO_Init>
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 8002474:	4b22      	ldr	r3, [pc, #136]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 8002476:	4a23      	ldr	r2, [pc, #140]	; (8002504 <HAL_TIM_Encoder_MspInit+0x1a0>)
 8002478:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 800247a:	4b21      	ldr	r3, [pc, #132]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 800247c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002480:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002482:	4b1f      	ldr	r3, [pc, #124]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 8002484:	2200      	movs	r2, #0
 8002486:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002488:	4b1d      	ldr	r3, [pc, #116]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 800248a:	2200      	movs	r2, #0
 800248c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 800248e:	4b1c      	ldr	r3, [pc, #112]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 8002490:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002494:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002496:	4b1a      	ldr	r3, [pc, #104]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 8002498:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800249c:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800249e:	4b18      	ldr	r3, [pc, #96]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 80024a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024a4:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 80024a6:	4b16      	ldr	r3, [pc, #88]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 80024a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024ac:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80024ae:	4b14      	ldr	r3, [pc, #80]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 80024b0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80024b4:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024b6:	4b12      	ldr	r3, [pc, #72]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 80024bc:	4810      	ldr	r0, [pc, #64]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 80024be:	f000 fcb1 	bl	8002e24 <HAL_DMA_Init>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <HAL_TIM_Encoder_MspInit+0x168>
      Error_Handler();
 80024c8:	f7ff fe12 	bl	80020f0 <Error_Handler>
    __HAL_LINKDMA(htim_encoder,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a0c      	ldr	r2, [pc, #48]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 80024d0:	631a      	str	r2, [r3, #48]	; 0x30
 80024d2:	4a0b      	ldr	r2, [pc, #44]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_encoder,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a09      	ldr	r2, [pc, #36]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 80024dc:	621a      	str	r2, [r3, #32]
 80024de:	4a08      	ldr	r2, [pc, #32]	; (8002500 <HAL_TIM_Encoder_MspInit+0x19c>)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80024e4:	bf00      	nop
 80024e6:	3730      	adds	r7, #48	; 0x30
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	40010000 	.word	0x40010000
 80024f0:	40023800 	.word	0x40023800
 80024f4:	40021000 	.word	0x40021000
 80024f8:	40000400 	.word	0x40000400
 80024fc:	40020000 	.word	0x40020000
 8002500:	20000610 	.word	0x20000610
 8002504:	40026040 	.word	0x40026040

08002508 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a5e      	ldr	r2, [pc, #376]	; (8002690 <HAL_TIM_Base_MspInit+0x188>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d147      	bne.n	80025aa <HAL_TIM_Base_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	61fb      	str	r3, [r7, #28]
 800251e:	4b5d      	ldr	r3, [pc, #372]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	4a5c      	ldr	r2, [pc, #368]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 8002524:	f043 0304 	orr.w	r3, r3, #4
 8002528:	6413      	str	r3, [r2, #64]	; 0x40
 800252a:	4b5a      	ldr	r3, [pc, #360]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252e:	f003 0304 	and.w	r3, r3, #4
 8002532:	61fb      	str	r3, [r7, #28]
 8002534:	69fb      	ldr	r3, [r7, #28]

    /* TIM4 DMA Init */
    /* TIM4_CH1 Init */
    hdma_tim4_ch1.Instance = DMA1_Stream0;
 8002536:	4b58      	ldr	r3, [pc, #352]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 8002538:	4a58      	ldr	r2, [pc, #352]	; (800269c <HAL_TIM_Base_MspInit+0x194>)
 800253a:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Channel = DMA_CHANNEL_2;
 800253c:	4b56      	ldr	r3, [pc, #344]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 800253e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002542:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002544:	4b54      	ldr	r3, [pc, #336]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 8002546:	2240      	movs	r2, #64	; 0x40
 8002548:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800254a:	4b53      	ldr	r3, [pc, #332]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 800254c:	2200      	movs	r2, #0
 800254e:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002550:	4b51      	ldr	r3, [pc, #324]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 8002552:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002556:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002558:	4b4f      	ldr	r3, [pc, #316]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 800255a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800255e:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002560:	4b4d      	ldr	r3, [pc, #308]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 8002562:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002566:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_CIRCULAR;
 8002568:	4b4b      	ldr	r3, [pc, #300]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 800256a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800256e:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002570:	4b49      	ldr	r3, [pc, #292]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 8002572:	2200      	movs	r2, #0
 8002574:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002576:	4b48      	ldr	r3, [pc, #288]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 8002578:	2200      	movs	r2, #0
 800257a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 800257c:	4846      	ldr	r0, [pc, #280]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 800257e:	f000 fc51 	bl	8002e24 <HAL_DMA_Init>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8002588:	f7ff fdb2 	bl	80020f0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a42      	ldr	r2, [pc, #264]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 8002590:	625a      	str	r2, [r3, #36]	; 0x24
 8002592:	4a41      	ldr	r2, [pc, #260]	; (8002698 <HAL_TIM_Base_MspInit+0x190>)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002598:	2200      	movs	r2, #0
 800259a:	2100      	movs	r1, #0
 800259c:	201e      	movs	r0, #30
 800259e:	f000 fc0a 	bl	8002db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80025a2:	201e      	movs	r0, #30
 80025a4:	f000 fc23 	bl	8002dee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80025a8:	e06e      	b.n	8002688 <HAL_TIM_Base_MspInit+0x180>
  else if(htim_base->Instance==TIM6)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a3c      	ldr	r2, [pc, #240]	; (80026a0 <HAL_TIM_Base_MspInit+0x198>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d116      	bne.n	80025e2 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80025b4:	2300      	movs	r3, #0
 80025b6:	61bb      	str	r3, [r7, #24]
 80025b8:	4b36      	ldr	r3, [pc, #216]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 80025ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025bc:	4a35      	ldr	r2, [pc, #212]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 80025be:	f043 0310 	orr.w	r3, r3, #16
 80025c2:	6413      	str	r3, [r2, #64]	; 0x40
 80025c4:	4b33      	ldr	r3, [pc, #204]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	f003 0310 	and.w	r3, r3, #16
 80025cc:	61bb      	str	r3, [r7, #24]
 80025ce:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80025d0:	2200      	movs	r2, #0
 80025d2:	2100      	movs	r1, #0
 80025d4:	2036      	movs	r0, #54	; 0x36
 80025d6:	f000 fbee 	bl	8002db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80025da:	2036      	movs	r0, #54	; 0x36
 80025dc:	f000 fc07 	bl	8002dee <HAL_NVIC_EnableIRQ>
}
 80025e0:	e052      	b.n	8002688 <HAL_TIM_Base_MspInit+0x180>
  else if(htim_base->Instance==TIM10)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a2f      	ldr	r2, [pc, #188]	; (80026a4 <HAL_TIM_Base_MspInit+0x19c>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d116      	bne.n	800261a <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]
 80025f0:	4b28      	ldr	r3, [pc, #160]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 80025f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f4:	4a27      	ldr	r2, [pc, #156]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 80025f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025fa:	6453      	str	r3, [r2, #68]	; 0x44
 80025fc:	4b25      	ldr	r3, [pc, #148]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 80025fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002608:	2200      	movs	r2, #0
 800260a:	2100      	movs	r1, #0
 800260c:	2019      	movs	r0, #25
 800260e:	f000 fbd2 	bl	8002db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002612:	2019      	movs	r0, #25
 8002614:	f000 fbeb 	bl	8002dee <HAL_NVIC_EnableIRQ>
}
 8002618:	e036      	b.n	8002688 <HAL_TIM_Base_MspInit+0x180>
  else if(htim_base->Instance==TIM11)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a22      	ldr	r2, [pc, #136]	; (80026a8 <HAL_TIM_Base_MspInit+0x1a0>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d116      	bne.n	8002652 <HAL_TIM_Base_MspInit+0x14a>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002624:	2300      	movs	r3, #0
 8002626:	613b      	str	r3, [r7, #16]
 8002628:	4b1a      	ldr	r3, [pc, #104]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 800262a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800262c:	4a19      	ldr	r2, [pc, #100]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 800262e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002632:	6453      	str	r3, [r2, #68]	; 0x44
 8002634:	4b17      	ldr	r3, [pc, #92]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 8002636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002638:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002640:	2200      	movs	r2, #0
 8002642:	2100      	movs	r1, #0
 8002644:	201a      	movs	r0, #26
 8002646:	f000 fbb6 	bl	8002db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800264a:	201a      	movs	r0, #26
 800264c:	f000 fbcf 	bl	8002dee <HAL_NVIC_EnableIRQ>
}
 8002650:	e01a      	b.n	8002688 <HAL_TIM_Base_MspInit+0x180>
  else if(htim_base->Instance==TIM13)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a15      	ldr	r2, [pc, #84]	; (80026ac <HAL_TIM_Base_MspInit+0x1a4>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d115      	bne.n	8002688 <HAL_TIM_Base_MspInit+0x180>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800265c:	2300      	movs	r3, #0
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	4b0c      	ldr	r3, [pc, #48]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 8002662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002664:	4a0b      	ldr	r2, [pc, #44]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 8002666:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800266a:	6413      	str	r3, [r2, #64]	; 0x40
 800266c:	4b09      	ldr	r3, [pc, #36]	; (8002694 <HAL_TIM_Base_MspInit+0x18c>)
 800266e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002670:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002678:	2200      	movs	r2, #0
 800267a:	2100      	movs	r1, #0
 800267c:	202c      	movs	r0, #44	; 0x2c
 800267e:	f000 fb9a 	bl	8002db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002682:	202c      	movs	r0, #44	; 0x2c
 8002684:	f000 fbb3 	bl	8002dee <HAL_NVIC_EnableIRQ>
}
 8002688:	bf00      	nop
 800268a:	3720      	adds	r7, #32
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	40000800 	.word	0x40000800
 8002694:	40023800 	.word	0x40023800
 8002698:	20000670 	.word	0x20000670
 800269c:	40026010 	.word	0x40026010
 80026a0:	40001000 	.word	0x40001000
 80026a4:	40014400 	.word	0x40014400
 80026a8:	40014800 	.word	0x40014800
 80026ac:	40001c00 	.word	0x40001c00

080026b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b088      	sub	sp, #32
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b8:	f107 030c 	add.w	r3, r7, #12
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	605a      	str	r2, [r3, #4]
 80026c2:	609a      	str	r2, [r3, #8]
 80026c4:	60da      	str	r2, [r3, #12]
 80026c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a12      	ldr	r2, [pc, #72]	; (8002718 <HAL_TIM_MspPostInit+0x68>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d11d      	bne.n	800270e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	4b11      	ldr	r3, [pc, #68]	; (800271c <HAL_TIM_MspPostInit+0x6c>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026da:	4a10      	ldr	r2, [pc, #64]	; (800271c <HAL_TIM_MspPostInit+0x6c>)
 80026dc:	f043 0302 	orr.w	r3, r3, #2
 80026e0:	6313      	str	r3, [r2, #48]	; 0x30
 80026e2:	4b0e      	ldr	r3, [pc, #56]	; (800271c <HAL_TIM_MspPostInit+0x6c>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	60bb      	str	r3, [r7, #8]
 80026ec:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = MOTOR_PWM_Pin;
 80026ee:	2340      	movs	r3, #64	; 0x40
 80026f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f2:	2302      	movs	r3, #2
 80026f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f6:	2300      	movs	r3, #0
 80026f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fa:	2300      	movs	r3, #0
 80026fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80026fe:	2302      	movs	r3, #2
 8002700:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MOTOR_PWM_GPIO_Port, &GPIO_InitStruct);
 8002702:	f107 030c 	add.w	r3, r7, #12
 8002706:	4619      	mov	r1, r3
 8002708:	4805      	ldr	r0, [pc, #20]	; (8002720 <HAL_TIM_MspPostInit+0x70>)
 800270a:	f000 ff1b 	bl	8003544 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800270e:	bf00      	nop
 8002710:	3720      	adds	r7, #32
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	40000800 	.word	0x40000800
 800271c:	40023800 	.word	0x40023800
 8002720:	40020400 	.word	0x40020400

08002724 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b08a      	sub	sp, #40	; 0x28
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272c:	f107 0314 	add.w	r3, r7, #20
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	605a      	str	r2, [r3, #4]
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	60da      	str	r2, [r3, #12]
 800273a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a4c      	ldr	r2, [pc, #304]	; (8002874 <HAL_UART_MspInit+0x150>)
 8002742:	4293      	cmp	r3, r2
 8002744:	f040 8092 	bne.w	800286c <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002748:	2300      	movs	r3, #0
 800274a:	613b      	str	r3, [r7, #16]
 800274c:	4b4a      	ldr	r3, [pc, #296]	; (8002878 <HAL_UART_MspInit+0x154>)
 800274e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002750:	4a49      	ldr	r2, [pc, #292]	; (8002878 <HAL_UART_MspInit+0x154>)
 8002752:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002756:	6413      	str	r3, [r2, #64]	; 0x40
 8002758:	4b47      	ldr	r3, [pc, #284]	; (8002878 <HAL_UART_MspInit+0x154>)
 800275a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002760:	613b      	str	r3, [r7, #16]
 8002762:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002764:	2300      	movs	r3, #0
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	4b43      	ldr	r3, [pc, #268]	; (8002878 <HAL_UART_MspInit+0x154>)
 800276a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276c:	4a42      	ldr	r2, [pc, #264]	; (8002878 <HAL_UART_MspInit+0x154>)
 800276e:	f043 0301 	orr.w	r3, r3, #1
 8002772:	6313      	str	r3, [r2, #48]	; 0x30
 8002774:	4b40      	ldr	r3, [pc, #256]	; (8002878 <HAL_UART_MspInit+0x154>)
 8002776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	60fb      	str	r3, [r7, #12]
 800277e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002780:	230c      	movs	r3, #12
 8002782:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002784:	2302      	movs	r3, #2
 8002786:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002788:	2300      	movs	r3, #0
 800278a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800278c:	2303      	movs	r3, #3
 800278e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002790:	2307      	movs	r3, #7
 8002792:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002794:	f107 0314 	add.w	r3, r7, #20
 8002798:	4619      	mov	r1, r3
 800279a:	4838      	ldr	r0, [pc, #224]	; (800287c <HAL_UART_MspInit+0x158>)
 800279c:	f000 fed2 	bl	8003544 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80027a0:	4b37      	ldr	r3, [pc, #220]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027a2:	4a38      	ldr	r2, [pc, #224]	; (8002884 <HAL_UART_MspInit+0x160>)
 80027a4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80027a6:	4b36      	ldr	r3, [pc, #216]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027a8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027ac:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027ae:	4b34      	ldr	r3, [pc, #208]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027b4:	4b32      	ldr	r3, [pc, #200]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027ba:	4b31      	ldr	r3, [pc, #196]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027c0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027c2:	4b2f      	ldr	r3, [pc, #188]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027c8:	4b2d      	ldr	r3, [pc, #180]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80027ce:	4b2c      	ldr	r3, [pc, #176]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027d4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027d6:	4b2a      	ldr	r3, [pc, #168]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027d8:	2200      	movs	r2, #0
 80027da:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027dc:	4b28      	ldr	r3, [pc, #160]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027de:	2200      	movs	r2, #0
 80027e0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80027e2:	4827      	ldr	r0, [pc, #156]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027e4:	f000 fb1e 	bl	8002e24 <HAL_DMA_Init>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80027ee:	f7ff fc7f 	bl	80020f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a22      	ldr	r2, [pc, #136]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027f6:	635a      	str	r2, [r3, #52]	; 0x34
 80027f8:	4a21      	ldr	r2, [pc, #132]	; (8002880 <HAL_UART_MspInit+0x15c>)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80027fe:	4b22      	ldr	r3, [pc, #136]	; (8002888 <HAL_UART_MspInit+0x164>)
 8002800:	4a22      	ldr	r2, [pc, #136]	; (800288c <HAL_UART_MspInit+0x168>)
 8002802:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002804:	4b20      	ldr	r3, [pc, #128]	; (8002888 <HAL_UART_MspInit+0x164>)
 8002806:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800280a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800280c:	4b1e      	ldr	r3, [pc, #120]	; (8002888 <HAL_UART_MspInit+0x164>)
 800280e:	2240      	movs	r2, #64	; 0x40
 8002810:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002812:	4b1d      	ldr	r3, [pc, #116]	; (8002888 <HAL_UART_MspInit+0x164>)
 8002814:	2200      	movs	r2, #0
 8002816:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002818:	4b1b      	ldr	r3, [pc, #108]	; (8002888 <HAL_UART_MspInit+0x164>)
 800281a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800281e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002820:	4b19      	ldr	r3, [pc, #100]	; (8002888 <HAL_UART_MspInit+0x164>)
 8002822:	2200      	movs	r2, #0
 8002824:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002826:	4b18      	ldr	r3, [pc, #96]	; (8002888 <HAL_UART_MspInit+0x164>)
 8002828:	2200      	movs	r2, #0
 800282a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 800282c:	4b16      	ldr	r3, [pc, #88]	; (8002888 <HAL_UART_MspInit+0x164>)
 800282e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002832:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002834:	4b14      	ldr	r3, [pc, #80]	; (8002888 <HAL_UART_MspInit+0x164>)
 8002836:	2200      	movs	r2, #0
 8002838:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800283a:	4b13      	ldr	r3, [pc, #76]	; (8002888 <HAL_UART_MspInit+0x164>)
 800283c:	2200      	movs	r2, #0
 800283e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002840:	4811      	ldr	r0, [pc, #68]	; (8002888 <HAL_UART_MspInit+0x164>)
 8002842:	f000 faef 	bl	8002e24 <HAL_DMA_Init>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 800284c:	f7ff fc50 	bl	80020f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a0d      	ldr	r2, [pc, #52]	; (8002888 <HAL_UART_MspInit+0x164>)
 8002854:	631a      	str	r2, [r3, #48]	; 0x30
 8002856:	4a0c      	ldr	r2, [pc, #48]	; (8002888 <HAL_UART_MspInit+0x164>)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800285c:	2200      	movs	r2, #0
 800285e:	2100      	movs	r1, #0
 8002860:	2026      	movs	r0, #38	; 0x26
 8002862:	f000 faa8 	bl	8002db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002866:	2026      	movs	r0, #38	; 0x26
 8002868:	f000 fac1 	bl	8002dee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800286c:	bf00      	nop
 800286e:	3728      	adds	r7, #40	; 0x28
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	40004400 	.word	0x40004400
 8002878:	40023800 	.word	0x40023800
 800287c:	40020000 	.word	0x40020000
 8002880:	20000308 	.word	0x20000308
 8002884:	40026088 	.word	0x40026088
 8002888:	200004b0 	.word	0x200004b0
 800288c:	400260a0 	.word	0x400260a0

08002890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002894:	bf00      	nop
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800289e:	b480      	push	{r7}
 80028a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028a2:	e7fe      	b.n	80028a2 <HardFault_Handler+0x4>

080028a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028a8:	e7fe      	b.n	80028a8 <MemManage_Handler+0x4>

080028aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028aa:	b480      	push	{r7}
 80028ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028ae:	e7fe      	b.n	80028ae <BusFault_Handler+0x4>

080028b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028b4:	e7fe      	b.n	80028b4 <UsageFault_Handler+0x4>

080028b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028b6:	b480      	push	{r7}
 80028b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028ba:	bf00      	nop
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028c8:	bf00      	nop
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028d2:	b480      	push	{r7}
 80028d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028d6:	bf00      	nop
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028e4:	f000 f94a 	bl	8002b7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028e8:	bf00      	nop
 80028ea:	bd80      	pop	{r7, pc}

080028ec <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80028f0:	2001      	movs	r0, #1
 80028f2:	f000 fff5 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80028f6:	bf00      	nop
 80028f8:	bd80      	pop	{r7, pc}
	...

080028fc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 8002900:	4802      	ldr	r0, [pc, #8]	; (800290c <DMA1_Stream0_IRQHandler+0x10>)
 8002902:	f000 fbb7 	bl	8003074 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002906:	bf00      	nop
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20000670 	.word	0x20000670

08002910 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8002914:	4802      	ldr	r0, [pc, #8]	; (8002920 <DMA1_Stream2_IRQHandler+0x10>)
 8002916:	f000 fbad 	bl	8003074 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800291a:	bf00      	nop
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	20000610 	.word	0x20000610

08002924 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002928:	4802      	ldr	r0, [pc, #8]	; (8002934 <DMA1_Stream5_IRQHandler+0x10>)
 800292a:	f000 fba3 	bl	8003074 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	20000308 	.word	0x20000308

08002938 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800293c:	4802      	ldr	r0, [pc, #8]	; (8002948 <DMA1_Stream6_IRQHandler+0x10>)
 800293e:	f000 fb99 	bl	8003074 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002942:	bf00      	nop
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	200004b0 	.word	0x200004b0

0800294c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002950:	2080      	movs	r0, #128	; 0x80
 8002952:	f000 ffc5 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002956:	f44f 7000 	mov.w	r0, #512	; 0x200
 800295a:	f000 ffc1 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
	...

08002964 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002968:	4802      	ldr	r0, [pc, #8]	; (8002974 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800296a:	f001 fe6c 	bl	8004646 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800296e:	bf00      	nop
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	200005d0 	.word	0x200005d0

08002978 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800297c:	4803      	ldr	r0, [pc, #12]	; (800298c <TIM1_UP_TIM10_IRQHandler+0x14>)
 800297e:	f001 fe62 	bl	8004646 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002982:	4803      	ldr	r0, [pc, #12]	; (8002990 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002984:	f001 fe5f 	bl	8004646 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002988:	bf00      	nop
 800298a:	bd80      	pop	{r7, pc}
 800298c:	200005d0 	.word	0x200005d0
 8002990:	200003a8 	.word	0x200003a8

08002994 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002998:	4803      	ldr	r0, [pc, #12]	; (80029a8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800299a:	f001 fe54 	bl	8004646 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 800299e:	4803      	ldr	r0, [pc, #12]	; (80029ac <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80029a0:	f001 fe51 	bl	8004646 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80029a4:	bf00      	nop
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	200005d0 	.word	0x200005d0
 80029ac:	20000550 	.word	0x20000550

080029b0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80029b4:	4802      	ldr	r0, [pc, #8]	; (80029c0 <TIM4_IRQHandler+0x10>)
 80029b6:	f001 fe46 	bl	8004646 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	20000368 	.word	0x20000368

080029c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80029c8:	4802      	ldr	r0, [pc, #8]	; (80029d4 <USART2_IRQHandler+0x10>)
 80029ca:	f002 fe09 	bl	80055e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	200006d0 	.word	0x200006d0

080029d8 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 80029dc:	4802      	ldr	r0, [pc, #8]	; (80029e8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 80029de:	f001 fe32 	bl	8004646 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000510 	.word	0x20000510

080029ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80029f0:	4802      	ldr	r0, [pc, #8]	; (80029fc <TIM6_DAC_IRQHandler+0x10>)
 80029f2:	f001 fe28 	bl	8004646 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20000590 	.word	0x20000590

08002a00 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002a08:	4b11      	ldr	r3, [pc, #68]	; (8002a50 <_sbrk+0x50>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d102      	bne.n	8002a16 <_sbrk+0x16>
		heap_end = &end;
 8002a10:	4b0f      	ldr	r3, [pc, #60]	; (8002a50 <_sbrk+0x50>)
 8002a12:	4a10      	ldr	r2, [pc, #64]	; (8002a54 <_sbrk+0x54>)
 8002a14:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002a16:	4b0e      	ldr	r3, [pc, #56]	; (8002a50 <_sbrk+0x50>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002a1c:	4b0c      	ldr	r3, [pc, #48]	; (8002a50 <_sbrk+0x50>)
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4413      	add	r3, r2
 8002a24:	466a      	mov	r2, sp
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d907      	bls.n	8002a3a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002a2a:	f003 fb8b 	bl	8006144 <__errno>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	230c      	movs	r3, #12
 8002a32:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002a34:	f04f 33ff 	mov.w	r3, #4294967295
 8002a38:	e006      	b.n	8002a48 <_sbrk+0x48>
	}

	heap_end += incr;
 8002a3a:	4b05      	ldr	r3, [pc, #20]	; (8002a50 <_sbrk+0x50>)
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4413      	add	r3, r2
 8002a42:	4a03      	ldr	r2, [pc, #12]	; (8002a50 <_sbrk+0x50>)
 8002a44:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002a46:	68fb      	ldr	r3, [r7, #12]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3710      	adds	r7, #16
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	20000270 	.word	0x20000270
 8002a54:	20000718 	.word	0x20000718

08002a58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a5c:	4b08      	ldr	r3, [pc, #32]	; (8002a80 <SystemInit+0x28>)
 8002a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a62:	4a07      	ldr	r2, [pc, #28]	; (8002a80 <SystemInit+0x28>)
 8002a64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002a6c:	4b04      	ldr	r3, [pc, #16]	; (8002a80 <SystemInit+0x28>)
 8002a6e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a72:	609a      	str	r2, [r3, #8]
#endif
}
 8002a74:	bf00      	nop
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	e000ed00 	.word	0xe000ed00

08002a84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002abc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002a88:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002a8a:	e003      	b.n	8002a94 <LoopCopyDataInit>

08002a8c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002a8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002a8e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002a90:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002a92:	3104      	adds	r1, #4

08002a94 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002a94:	480b      	ldr	r0, [pc, #44]	; (8002ac4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002a96:	4b0c      	ldr	r3, [pc, #48]	; (8002ac8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002a98:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002a9a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002a9c:	d3f6      	bcc.n	8002a8c <CopyDataInit>
  ldr  r2, =_sbss
 8002a9e:	4a0b      	ldr	r2, [pc, #44]	; (8002acc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002aa0:	e002      	b.n	8002aa8 <LoopFillZerobss>

08002aa2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002aa2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002aa4:	f842 3b04 	str.w	r3, [r2], #4

08002aa8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002aa8:	4b09      	ldr	r3, [pc, #36]	; (8002ad0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002aaa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002aac:	d3f9      	bcc.n	8002aa2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002aae:	f7ff ffd3 	bl	8002a58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ab2:	f003 fb4d 	bl	8006150 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ab6:	f7fe fd4f 	bl	8001558 <main>
  bx  lr    
 8002aba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002abc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002ac0:	0800a864 	.word	0x0800a864
  ldr  r0, =_sdata
 8002ac4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002ac8:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8002acc:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 8002ad0:	20000718 	.word	0x20000718

08002ad4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ad4:	e7fe      	b.n	8002ad4 <ADC_IRQHandler>
	...

08002ad8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002adc:	4b0e      	ldr	r3, [pc, #56]	; (8002b18 <HAL_Init+0x40>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a0d      	ldr	r2, [pc, #52]	; (8002b18 <HAL_Init+0x40>)
 8002ae2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ae6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ae8:	4b0b      	ldr	r3, [pc, #44]	; (8002b18 <HAL_Init+0x40>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a0a      	ldr	r2, [pc, #40]	; (8002b18 <HAL_Init+0x40>)
 8002aee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002af2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002af4:	4b08      	ldr	r3, [pc, #32]	; (8002b18 <HAL_Init+0x40>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a07      	ldr	r2, [pc, #28]	; (8002b18 <HAL_Init+0x40>)
 8002afa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002afe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b00:	2003      	movs	r0, #3
 8002b02:	f000 f94d 	bl	8002da0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b06:	2000      	movs	r0, #0
 8002b08:	f000 f808 	bl	8002b1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b0c:	f7ff fc02 	bl	8002314 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	40023c00 	.word	0x40023c00

08002b1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b24:	4b12      	ldr	r3, [pc, #72]	; (8002b70 <HAL_InitTick+0x54>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	4b12      	ldr	r3, [pc, #72]	; (8002b74 <HAL_InitTick+0x58>)
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b32:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f000 f965 	bl	8002e0a <HAL_SYSTICK_Config>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e00e      	b.n	8002b68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2b0f      	cmp	r3, #15
 8002b4e:	d80a      	bhi.n	8002b66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b50:	2200      	movs	r2, #0
 8002b52:	6879      	ldr	r1, [r7, #4]
 8002b54:	f04f 30ff 	mov.w	r0, #4294967295
 8002b58:	f000 f92d 	bl	8002db6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b5c:	4a06      	ldr	r2, [pc, #24]	; (8002b78 <HAL_InitTick+0x5c>)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
 8002b64:	e000      	b.n	8002b68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3708      	adds	r7, #8
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	20000008 	.word	0x20000008
 8002b74:	20000010 	.word	0x20000010
 8002b78:	2000000c 	.word	0x2000000c

08002b7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b80:	4b06      	ldr	r3, [pc, #24]	; (8002b9c <HAL_IncTick+0x20>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	461a      	mov	r2, r3
 8002b86:	4b06      	ldr	r3, [pc, #24]	; (8002ba0 <HAL_IncTick+0x24>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	4a04      	ldr	r2, [pc, #16]	; (8002ba0 <HAL_IncTick+0x24>)
 8002b8e:	6013      	str	r3, [r2, #0]
}
 8002b90:	bf00      	nop
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	20000010 	.word	0x20000010
 8002ba0:	20000710 	.word	0x20000710

08002ba4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ba8:	4b03      	ldr	r3, [pc, #12]	; (8002bb8 <HAL_GetTick+0x14>)
 8002baa:	681b      	ldr	r3, [r3, #0]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	20000710 	.word	0x20000710

08002bbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bc4:	f7ff ffee 	bl	8002ba4 <HAL_GetTick>
 8002bc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd4:	d005      	beq.n	8002be2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bd6:	4b09      	ldr	r3, [pc, #36]	; (8002bfc <HAL_Delay+0x40>)
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	461a      	mov	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	4413      	add	r3, r2
 8002be0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002be2:	bf00      	nop
 8002be4:	f7ff ffde 	bl	8002ba4 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d8f7      	bhi.n	8002be4 <HAL_Delay+0x28>
  {
  }
}
 8002bf4:	bf00      	nop
 8002bf6:	3710      	adds	r7, #16
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	20000010 	.word	0x20000010

08002c00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c10:	4b0c      	ldr	r3, [pc, #48]	; (8002c44 <__NVIC_SetPriorityGrouping+0x44>)
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c32:	4a04      	ldr	r2, [pc, #16]	; (8002c44 <__NVIC_SetPriorityGrouping+0x44>)
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	60d3      	str	r3, [r2, #12]
}
 8002c38:	bf00      	nop
 8002c3a:	3714      	adds	r7, #20
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	e000ed00 	.word	0xe000ed00

08002c48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c4c:	4b04      	ldr	r3, [pc, #16]	; (8002c60 <__NVIC_GetPriorityGrouping+0x18>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	0a1b      	lsrs	r3, r3, #8
 8002c52:	f003 0307 	and.w	r3, r3, #7
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	e000ed00 	.word	0xe000ed00

08002c64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	db0b      	blt.n	8002c8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c76:	79fb      	ldrb	r3, [r7, #7]
 8002c78:	f003 021f 	and.w	r2, r3, #31
 8002c7c:	4907      	ldr	r1, [pc, #28]	; (8002c9c <__NVIC_EnableIRQ+0x38>)
 8002c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c82:	095b      	lsrs	r3, r3, #5
 8002c84:	2001      	movs	r0, #1
 8002c86:	fa00 f202 	lsl.w	r2, r0, r2
 8002c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	e000e100 	.word	0xe000e100

08002ca0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	6039      	str	r1, [r7, #0]
 8002caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	db0a      	blt.n	8002cca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	490c      	ldr	r1, [pc, #48]	; (8002cec <__NVIC_SetPriority+0x4c>)
 8002cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cbe:	0112      	lsls	r2, r2, #4
 8002cc0:	b2d2      	uxtb	r2, r2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cc8:	e00a      	b.n	8002ce0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	b2da      	uxtb	r2, r3
 8002cce:	4908      	ldr	r1, [pc, #32]	; (8002cf0 <__NVIC_SetPriority+0x50>)
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	3b04      	subs	r3, #4
 8002cd8:	0112      	lsls	r2, r2, #4
 8002cda:	b2d2      	uxtb	r2, r2
 8002cdc:	440b      	add	r3, r1
 8002cde:	761a      	strb	r2, [r3, #24]
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	e000e100 	.word	0xe000e100
 8002cf0:	e000ed00 	.word	0xe000ed00

08002cf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b089      	sub	sp, #36	; 0x24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	f1c3 0307 	rsb	r3, r3, #7
 8002d0e:	2b04      	cmp	r3, #4
 8002d10:	bf28      	it	cs
 8002d12:	2304      	movcs	r3, #4
 8002d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	3304      	adds	r3, #4
 8002d1a:	2b06      	cmp	r3, #6
 8002d1c:	d902      	bls.n	8002d24 <NVIC_EncodePriority+0x30>
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	3b03      	subs	r3, #3
 8002d22:	e000      	b.n	8002d26 <NVIC_EncodePriority+0x32>
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d28:	f04f 32ff 	mov.w	r2, #4294967295
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d32:	43da      	mvns	r2, r3
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	401a      	ands	r2, r3
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	fa01 f303 	lsl.w	r3, r1, r3
 8002d46:	43d9      	mvns	r1, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d4c:	4313      	orrs	r3, r2
         );
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3724      	adds	r7, #36	; 0x24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
	...

08002d5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3b01      	subs	r3, #1
 8002d68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d6c:	d301      	bcc.n	8002d72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e00f      	b.n	8002d92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d72:	4a0a      	ldr	r2, [pc, #40]	; (8002d9c <SysTick_Config+0x40>)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	3b01      	subs	r3, #1
 8002d78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d7a:	210f      	movs	r1, #15
 8002d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d80:	f7ff ff8e 	bl	8002ca0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d84:	4b05      	ldr	r3, [pc, #20]	; (8002d9c <SysTick_Config+0x40>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d8a:	4b04      	ldr	r3, [pc, #16]	; (8002d9c <SysTick_Config+0x40>)
 8002d8c:	2207      	movs	r2, #7
 8002d8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	e000e010 	.word	0xe000e010

08002da0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7ff ff29 	bl	8002c00 <__NVIC_SetPriorityGrouping>
}
 8002dae:	bf00      	nop
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}

08002db6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002db6:	b580      	push	{r7, lr}
 8002db8:	b086      	sub	sp, #24
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	60b9      	str	r1, [r7, #8]
 8002dc0:	607a      	str	r2, [r7, #4]
 8002dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dc8:	f7ff ff3e 	bl	8002c48 <__NVIC_GetPriorityGrouping>
 8002dcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	68b9      	ldr	r1, [r7, #8]
 8002dd2:	6978      	ldr	r0, [r7, #20]
 8002dd4:	f7ff ff8e 	bl	8002cf4 <NVIC_EncodePriority>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dde:	4611      	mov	r1, r2
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff ff5d 	bl	8002ca0 <__NVIC_SetPriority>
}
 8002de6:	bf00      	nop
 8002de8:	3718      	adds	r7, #24
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b082      	sub	sp, #8
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	4603      	mov	r3, r0
 8002df6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff ff31 	bl	8002c64 <__NVIC_EnableIRQ>
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b082      	sub	sp, #8
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f7ff ffa2 	bl	8002d5c <SysTick_Config>
 8002e18:	4603      	mov	r3, r0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
	...

08002e24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e30:	f7ff feb8 	bl	8002ba4 <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e099      	b.n	8002f74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2202      	movs	r2, #2
 8002e4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 0201 	bic.w	r2, r2, #1
 8002e5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e60:	e00f      	b.n	8002e82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e62:	f7ff fe9f 	bl	8002ba4 <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b05      	cmp	r3, #5
 8002e6e:	d908      	bls.n	8002e82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2220      	movs	r2, #32
 8002e74:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2203      	movs	r2, #3
 8002e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e078      	b.n	8002f74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1e8      	bne.n	8002e62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	4b38      	ldr	r3, [pc, #224]	; (8002f7c <HAL_DMA_Init+0x158>)
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ec6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed8:	2b04      	cmp	r3, #4
 8002eda:	d107      	bne.n	8002eec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	f023 0307 	bic.w	r3, r3, #7
 8002f02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f08:	697a      	ldr	r2, [r7, #20]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f12:	2b04      	cmp	r3, #4
 8002f14:	d117      	bne.n	8002f46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f1a:	697a      	ldr	r2, [r7, #20]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00e      	beq.n	8002f46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 fa91 	bl	8003450 <DMA_CheckFifoParam>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d008      	beq.n	8002f46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2240      	movs	r2, #64	; 0x40
 8002f38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f42:	2301      	movs	r3, #1
 8002f44:	e016      	b.n	8002f74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 fa48 	bl	80033e4 <DMA_CalcBaseAndBitshift>
 8002f54:	4603      	mov	r3, r0
 8002f56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f5c:	223f      	movs	r2, #63	; 0x3f
 8002f5e:	409a      	lsls	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3718      	adds	r7, #24
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	f010803f 	.word	0xf010803f

08002f80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
 8002f8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d101      	bne.n	8002fa6 <HAL_DMA_Start_IT+0x26>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e040      	b.n	8003028 <HAL_DMA_Start_IT+0xa8>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d12f      	bne.n	800301a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2202      	movs	r2, #2
 8002fbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	68b9      	ldr	r1, [r7, #8]
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f000 f9da 	bl	8003388 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd8:	223f      	movs	r2, #63	; 0x3f
 8002fda:	409a      	lsls	r2, r3
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f042 0216 	orr.w	r2, r2, #22
 8002fee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d007      	beq.n	8003008 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f042 0208 	orr.w	r2, r2, #8
 8003006:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f042 0201 	orr.w	r2, r2, #1
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	e005      	b.n	8003026 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003022:	2302      	movs	r3, #2
 8003024:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003026:	7dfb      	ldrb	r3, [r7, #23]
}
 8003028:	4618      	mov	r0, r3
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2b02      	cmp	r3, #2
 8003042:	d004      	beq.n	800304e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2280      	movs	r2, #128	; 0x80
 8003048:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e00c      	b.n	8003068 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2205      	movs	r2, #5
 8003052:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 0201 	bic.w	r2, r2, #1
 8003064:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800307c:	2300      	movs	r3, #0
 800307e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003080:	4b92      	ldr	r3, [pc, #584]	; (80032cc <HAL_DMA_IRQHandler+0x258>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a92      	ldr	r2, [pc, #584]	; (80032d0 <HAL_DMA_IRQHandler+0x25c>)
 8003086:	fba2 2303 	umull	r2, r3, r2, r3
 800308a:	0a9b      	lsrs	r3, r3, #10
 800308c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003092:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800309e:	2208      	movs	r2, #8
 80030a0:	409a      	lsls	r2, r3
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	4013      	ands	r3, r2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d01a      	beq.n	80030e0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d013      	beq.n	80030e0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f022 0204 	bic.w	r2, r2, #4
 80030c6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030cc:	2208      	movs	r2, #8
 80030ce:	409a      	lsls	r2, r3
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d8:	f043 0201 	orr.w	r2, r3, #1
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e4:	2201      	movs	r2, #1
 80030e6:	409a      	lsls	r2, r3
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d012      	beq.n	8003116 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00b      	beq.n	8003116 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003102:	2201      	movs	r2, #1
 8003104:	409a      	lsls	r2, r3
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310e:	f043 0202 	orr.w	r2, r3, #2
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800311a:	2204      	movs	r2, #4
 800311c:	409a      	lsls	r2, r3
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	4013      	ands	r3, r2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d012      	beq.n	800314c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00b      	beq.n	800314c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003138:	2204      	movs	r2, #4
 800313a:	409a      	lsls	r2, r3
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003144:	f043 0204 	orr.w	r2, r3, #4
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003150:	2210      	movs	r2, #16
 8003152:	409a      	lsls	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	4013      	ands	r3, r2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d043      	beq.n	80031e4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0308 	and.w	r3, r3, #8
 8003166:	2b00      	cmp	r3, #0
 8003168:	d03c      	beq.n	80031e4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316e:	2210      	movs	r2, #16
 8003170:	409a      	lsls	r2, r3
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d018      	beq.n	80031b6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d108      	bne.n	80031a4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	2b00      	cmp	r3, #0
 8003198:	d024      	beq.n	80031e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	4798      	blx	r3
 80031a2:	e01f      	b.n	80031e4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d01b      	beq.n	80031e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	4798      	blx	r3
 80031b4:	e016      	b.n	80031e4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d107      	bne.n	80031d4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f022 0208 	bic.w	r2, r2, #8
 80031d2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d003      	beq.n	80031e4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e8:	2220      	movs	r2, #32
 80031ea:	409a      	lsls	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	4013      	ands	r3, r2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f000 808e 	beq.w	8003312 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0310 	and.w	r3, r3, #16
 8003200:	2b00      	cmp	r3, #0
 8003202:	f000 8086 	beq.w	8003312 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800320a:	2220      	movs	r2, #32
 800320c:	409a      	lsls	r2, r3
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b05      	cmp	r3, #5
 800321c:	d136      	bne.n	800328c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 0216 	bic.w	r2, r2, #22
 800322c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	695a      	ldr	r2, [r3, #20]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800323c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	2b00      	cmp	r3, #0
 8003244:	d103      	bne.n	800324e <HAL_DMA_IRQHandler+0x1da>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800324a:	2b00      	cmp	r3, #0
 800324c:	d007      	beq.n	800325e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0208 	bic.w	r2, r2, #8
 800325c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003262:	223f      	movs	r2, #63	; 0x3f
 8003264:	409a      	lsls	r2, r3
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2201      	movs	r2, #1
 8003276:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800327e:	2b00      	cmp	r3, #0
 8003280:	d07d      	beq.n	800337e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	4798      	blx	r3
        }
        return;
 800328a:	e078      	b.n	800337e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d01c      	beq.n	80032d4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d108      	bne.n	80032ba <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d030      	beq.n	8003312 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	4798      	blx	r3
 80032b8:	e02b      	b.n	8003312 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d027      	beq.n	8003312 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	4798      	blx	r3
 80032ca:	e022      	b.n	8003312 <HAL_DMA_IRQHandler+0x29e>
 80032cc:	20000008 	.word	0x20000008
 80032d0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10f      	bne.n	8003302 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f022 0210 	bic.w	r2, r2, #16
 80032f0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003306:	2b00      	cmp	r3, #0
 8003308:	d003      	beq.n	8003312 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003316:	2b00      	cmp	r3, #0
 8003318:	d032      	beq.n	8003380 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	d022      	beq.n	800336c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2205      	movs	r2, #5
 800332a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 0201 	bic.w	r2, r2, #1
 800333c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	3301      	adds	r3, #1
 8003342:	60bb      	str	r3, [r7, #8]
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	429a      	cmp	r2, r3
 8003348:	d307      	bcc.n	800335a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0301 	and.w	r3, r3, #1
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1f2      	bne.n	800333e <HAL_DMA_IRQHandler+0x2ca>
 8003358:	e000      	b.n	800335c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800335a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003370:	2b00      	cmp	r3, #0
 8003372:	d005      	beq.n	8003380 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	4798      	blx	r3
 800337c:	e000      	b.n	8003380 <HAL_DMA_IRQHandler+0x30c>
        return;
 800337e:	bf00      	nop
    }
  }
}
 8003380:	3718      	adds	r7, #24
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop

08003388 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003388:	b480      	push	{r7}
 800338a:	b085      	sub	sp, #20
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
 8003394:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80033a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	2b40      	cmp	r3, #64	; 0x40
 80033b4:	d108      	bne.n	80033c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80033c6:	e007      	b.n	80033d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	68ba      	ldr	r2, [r7, #8]
 80033ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	60da      	str	r2, [r3, #12]
}
 80033d8:	bf00      	nop
 80033da:	3714      	adds	r7, #20
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b085      	sub	sp, #20
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	3b10      	subs	r3, #16
 80033f4:	4a14      	ldr	r2, [pc, #80]	; (8003448 <DMA_CalcBaseAndBitshift+0x64>)
 80033f6:	fba2 2303 	umull	r2, r3, r2, r3
 80033fa:	091b      	lsrs	r3, r3, #4
 80033fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033fe:	4a13      	ldr	r2, [pc, #76]	; (800344c <DMA_CalcBaseAndBitshift+0x68>)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4413      	add	r3, r2
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	461a      	mov	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2b03      	cmp	r3, #3
 8003410:	d909      	bls.n	8003426 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800341a:	f023 0303 	bic.w	r3, r3, #3
 800341e:	1d1a      	adds	r2, r3, #4
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	659a      	str	r2, [r3, #88]	; 0x58
 8003424:	e007      	b.n	8003436 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800342e:	f023 0303 	bic.w	r3, r3, #3
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800343a:	4618      	mov	r0, r3
 800343c:	3714      	adds	r7, #20
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	aaaaaaab 	.word	0xaaaaaaab
 800344c:	0800a520 	.word	0x0800a520

08003450 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003450:	b480      	push	{r7}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003458:	2300      	movs	r3, #0
 800345a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003460:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d11f      	bne.n	80034aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	2b03      	cmp	r3, #3
 800346e:	d855      	bhi.n	800351c <DMA_CheckFifoParam+0xcc>
 8003470:	a201      	add	r2, pc, #4	; (adr r2, 8003478 <DMA_CheckFifoParam+0x28>)
 8003472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003476:	bf00      	nop
 8003478:	08003489 	.word	0x08003489
 800347c:	0800349b 	.word	0x0800349b
 8003480:	08003489 	.word	0x08003489
 8003484:	0800351d 	.word	0x0800351d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d045      	beq.n	8003520 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003498:	e042      	b.n	8003520 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800349e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034a2:	d13f      	bne.n	8003524 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034a8:	e03c      	b.n	8003524 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034b2:	d121      	bne.n	80034f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	2b03      	cmp	r3, #3
 80034b8:	d836      	bhi.n	8003528 <DMA_CheckFifoParam+0xd8>
 80034ba:	a201      	add	r2, pc, #4	; (adr r2, 80034c0 <DMA_CheckFifoParam+0x70>)
 80034bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c0:	080034d1 	.word	0x080034d1
 80034c4:	080034d7 	.word	0x080034d7
 80034c8:	080034d1 	.word	0x080034d1
 80034cc:	080034e9 	.word	0x080034e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	73fb      	strb	r3, [r7, #15]
      break;
 80034d4:	e02f      	b.n	8003536 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d024      	beq.n	800352c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034e6:	e021      	b.n	800352c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ec:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034f0:	d11e      	bne.n	8003530 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034f6:	e01b      	b.n	8003530 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d902      	bls.n	8003504 <DMA_CheckFifoParam+0xb4>
 80034fe:	2b03      	cmp	r3, #3
 8003500:	d003      	beq.n	800350a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003502:	e018      	b.n	8003536 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	73fb      	strb	r3, [r7, #15]
      break;
 8003508:	e015      	b.n	8003536 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d00e      	beq.n	8003534 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	73fb      	strb	r3, [r7, #15]
      break;
 800351a:	e00b      	b.n	8003534 <DMA_CheckFifoParam+0xe4>
      break;
 800351c:	bf00      	nop
 800351e:	e00a      	b.n	8003536 <DMA_CheckFifoParam+0xe6>
      break;
 8003520:	bf00      	nop
 8003522:	e008      	b.n	8003536 <DMA_CheckFifoParam+0xe6>
      break;
 8003524:	bf00      	nop
 8003526:	e006      	b.n	8003536 <DMA_CheckFifoParam+0xe6>
      break;
 8003528:	bf00      	nop
 800352a:	e004      	b.n	8003536 <DMA_CheckFifoParam+0xe6>
      break;
 800352c:	bf00      	nop
 800352e:	e002      	b.n	8003536 <DMA_CheckFifoParam+0xe6>
      break;   
 8003530:	bf00      	nop
 8003532:	e000      	b.n	8003536 <DMA_CheckFifoParam+0xe6>
      break;
 8003534:	bf00      	nop
    }
  } 
  
  return status; 
 8003536:	7bfb      	ldrb	r3, [r7, #15]
}
 8003538:	4618      	mov	r0, r3
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003544:	b480      	push	{r7}
 8003546:	b089      	sub	sp, #36	; 0x24
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800354e:	2300      	movs	r3, #0
 8003550:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003552:	2300      	movs	r3, #0
 8003554:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003556:	2300      	movs	r3, #0
 8003558:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800355a:	2300      	movs	r3, #0
 800355c:	61fb      	str	r3, [r7, #28]
 800355e:	e16b      	b.n	8003838 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003560:	2201      	movs	r2, #1
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	4013      	ands	r3, r2
 8003572:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	429a      	cmp	r2, r3
 800357a:	f040 815a 	bne.w	8003832 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d00b      	beq.n	800359e <HAL_GPIO_Init+0x5a>
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	2b02      	cmp	r3, #2
 800358c:	d007      	beq.n	800359e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003592:	2b11      	cmp	r3, #17
 8003594:	d003      	beq.n	800359e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	2b12      	cmp	r3, #18
 800359c:	d130      	bne.n	8003600 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	005b      	lsls	r3, r3, #1
 80035a8:	2203      	movs	r2, #3
 80035aa:	fa02 f303 	lsl.w	r3, r2, r3
 80035ae:	43db      	mvns	r3, r3
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	4013      	ands	r3, r2
 80035b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	68da      	ldr	r2, [r3, #12]
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035d4:	2201      	movs	r2, #1
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	43db      	mvns	r3, r3
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4013      	ands	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	091b      	lsrs	r3, r3, #4
 80035ea:	f003 0201 	and.w	r2, r3, #1
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	2203      	movs	r2, #3
 800360c:	fa02 f303 	lsl.w	r3, r2, r3
 8003610:	43db      	mvns	r3, r3
 8003612:	69ba      	ldr	r2, [r7, #24]
 8003614:	4013      	ands	r3, r2
 8003616:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	689a      	ldr	r2, [r3, #8]
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	fa02 f303 	lsl.w	r3, r2, r3
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	4313      	orrs	r3, r2
 8003628:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	2b02      	cmp	r3, #2
 8003636:	d003      	beq.n	8003640 <HAL_GPIO_Init+0xfc>
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	2b12      	cmp	r3, #18
 800363e:	d123      	bne.n	8003688 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	08da      	lsrs	r2, r3, #3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3208      	adds	r2, #8
 8003648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800364c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	f003 0307 	and.w	r3, r3, #7
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	220f      	movs	r2, #15
 8003658:	fa02 f303 	lsl.w	r3, r2, r3
 800365c:	43db      	mvns	r3, r3
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4013      	ands	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	691a      	ldr	r2, [r3, #16]
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4313      	orrs	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	08da      	lsrs	r2, r3, #3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	3208      	adds	r2, #8
 8003682:	69b9      	ldr	r1, [r7, #24]
 8003684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	005b      	lsls	r3, r3, #1
 8003692:	2203      	movs	r2, #3
 8003694:	fa02 f303 	lsl.w	r3, r2, r3
 8003698:	43db      	mvns	r3, r3
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	4013      	ands	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f003 0203 	and.w	r2, r3, #3
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	f000 80b4 	beq.w	8003832 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ca:	2300      	movs	r3, #0
 80036cc:	60fb      	str	r3, [r7, #12]
 80036ce:	4b5f      	ldr	r3, [pc, #380]	; (800384c <HAL_GPIO_Init+0x308>)
 80036d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d2:	4a5e      	ldr	r2, [pc, #376]	; (800384c <HAL_GPIO_Init+0x308>)
 80036d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036d8:	6453      	str	r3, [r2, #68]	; 0x44
 80036da:	4b5c      	ldr	r3, [pc, #368]	; (800384c <HAL_GPIO_Init+0x308>)
 80036dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036e6:	4a5a      	ldr	r2, [pc, #360]	; (8003850 <HAL_GPIO_Init+0x30c>)
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	089b      	lsrs	r3, r3, #2
 80036ec:	3302      	adds	r3, #2
 80036ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	f003 0303 	and.w	r3, r3, #3
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	220f      	movs	r2, #15
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	43db      	mvns	r3, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4013      	ands	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a51      	ldr	r2, [pc, #324]	; (8003854 <HAL_GPIO_Init+0x310>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d02b      	beq.n	800376a <HAL_GPIO_Init+0x226>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a50      	ldr	r2, [pc, #320]	; (8003858 <HAL_GPIO_Init+0x314>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d025      	beq.n	8003766 <HAL_GPIO_Init+0x222>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a4f      	ldr	r2, [pc, #316]	; (800385c <HAL_GPIO_Init+0x318>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d01f      	beq.n	8003762 <HAL_GPIO_Init+0x21e>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a4e      	ldr	r2, [pc, #312]	; (8003860 <HAL_GPIO_Init+0x31c>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d019      	beq.n	800375e <HAL_GPIO_Init+0x21a>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a4d      	ldr	r2, [pc, #308]	; (8003864 <HAL_GPIO_Init+0x320>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d013      	beq.n	800375a <HAL_GPIO_Init+0x216>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a4c      	ldr	r2, [pc, #304]	; (8003868 <HAL_GPIO_Init+0x324>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d00d      	beq.n	8003756 <HAL_GPIO_Init+0x212>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a4b      	ldr	r2, [pc, #300]	; (800386c <HAL_GPIO_Init+0x328>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d007      	beq.n	8003752 <HAL_GPIO_Init+0x20e>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a4a      	ldr	r2, [pc, #296]	; (8003870 <HAL_GPIO_Init+0x32c>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d101      	bne.n	800374e <HAL_GPIO_Init+0x20a>
 800374a:	2307      	movs	r3, #7
 800374c:	e00e      	b.n	800376c <HAL_GPIO_Init+0x228>
 800374e:	2308      	movs	r3, #8
 8003750:	e00c      	b.n	800376c <HAL_GPIO_Init+0x228>
 8003752:	2306      	movs	r3, #6
 8003754:	e00a      	b.n	800376c <HAL_GPIO_Init+0x228>
 8003756:	2305      	movs	r3, #5
 8003758:	e008      	b.n	800376c <HAL_GPIO_Init+0x228>
 800375a:	2304      	movs	r3, #4
 800375c:	e006      	b.n	800376c <HAL_GPIO_Init+0x228>
 800375e:	2303      	movs	r3, #3
 8003760:	e004      	b.n	800376c <HAL_GPIO_Init+0x228>
 8003762:	2302      	movs	r3, #2
 8003764:	e002      	b.n	800376c <HAL_GPIO_Init+0x228>
 8003766:	2301      	movs	r3, #1
 8003768:	e000      	b.n	800376c <HAL_GPIO_Init+0x228>
 800376a:	2300      	movs	r3, #0
 800376c:	69fa      	ldr	r2, [r7, #28]
 800376e:	f002 0203 	and.w	r2, r2, #3
 8003772:	0092      	lsls	r2, r2, #2
 8003774:	4093      	lsls	r3, r2
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4313      	orrs	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800377c:	4934      	ldr	r1, [pc, #208]	; (8003850 <HAL_GPIO_Init+0x30c>)
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	089b      	lsrs	r3, r3, #2
 8003782:	3302      	adds	r3, #2
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800378a:	4b3a      	ldr	r3, [pc, #232]	; (8003874 <HAL_GPIO_Init+0x330>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	43db      	mvns	r3, r3
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	4013      	ands	r3, r2
 8003798:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d003      	beq.n	80037ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80037a6:	69ba      	ldr	r2, [r7, #24]
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037ae:	4a31      	ldr	r2, [pc, #196]	; (8003874 <HAL_GPIO_Init+0x330>)
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80037b4:	4b2f      	ldr	r3, [pc, #188]	; (8003874 <HAL_GPIO_Init+0x330>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	43db      	mvns	r3, r3
 80037be:	69ba      	ldr	r2, [r7, #24]
 80037c0:	4013      	ands	r3, r2
 80037c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d003      	beq.n	80037d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037d8:	4a26      	ldr	r2, [pc, #152]	; (8003874 <HAL_GPIO_Init+0x330>)
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037de:	4b25      	ldr	r3, [pc, #148]	; (8003874 <HAL_GPIO_Init+0x330>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	43db      	mvns	r3, r3
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	4013      	ands	r3, r2
 80037ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d003      	beq.n	8003802 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80037fa:	69ba      	ldr	r2, [r7, #24]
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	4313      	orrs	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003802:	4a1c      	ldr	r2, [pc, #112]	; (8003874 <HAL_GPIO_Init+0x330>)
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003808:	4b1a      	ldr	r3, [pc, #104]	; (8003874 <HAL_GPIO_Init+0x330>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	43db      	mvns	r3, r3
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4013      	ands	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d003      	beq.n	800382c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	4313      	orrs	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800382c:	4a11      	ldr	r2, [pc, #68]	; (8003874 <HAL_GPIO_Init+0x330>)
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	3301      	adds	r3, #1
 8003836:	61fb      	str	r3, [r7, #28]
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	2b0f      	cmp	r3, #15
 800383c:	f67f ae90 	bls.w	8003560 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003840:	bf00      	nop
 8003842:	3724      	adds	r7, #36	; 0x24
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr
 800384c:	40023800 	.word	0x40023800
 8003850:	40013800 	.word	0x40013800
 8003854:	40020000 	.word	0x40020000
 8003858:	40020400 	.word	0x40020400
 800385c:	40020800 	.word	0x40020800
 8003860:	40020c00 	.word	0x40020c00
 8003864:	40021000 	.word	0x40021000
 8003868:	40021400 	.word	0x40021400
 800386c:	40021800 	.word	0x40021800
 8003870:	40021c00 	.word	0x40021c00
 8003874:	40013c00 	.word	0x40013c00

08003878 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	460b      	mov	r3, r1
 8003882:	807b      	strh	r3, [r7, #2]
 8003884:	4613      	mov	r3, r2
 8003886:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003888:	787b      	ldrb	r3, [r7, #1]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d003      	beq.n	8003896 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800388e:	887a      	ldrh	r2, [r7, #2]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003894:	e003      	b.n	800389e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003896:	887b      	ldrh	r3, [r7, #2]
 8003898:	041a      	lsls	r2, r3, #16
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	619a      	str	r2, [r3, #24]
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr

080038aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b083      	sub	sp, #12
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
 80038b2:	460b      	mov	r3, r1
 80038b4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	695a      	ldr	r2, [r3, #20]
 80038ba:	887b      	ldrh	r3, [r7, #2]
 80038bc:	401a      	ands	r2, r3
 80038be:	887b      	ldrh	r3, [r7, #2]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d104      	bne.n	80038ce <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80038c4:	887b      	ldrh	r3, [r7, #2]
 80038c6:	041a      	lsls	r2, r3, #16
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80038cc:	e002      	b.n	80038d4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80038ce:	887a      	ldrh	r2, [r7, #2]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	619a      	str	r2, [r3, #24]
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	4603      	mov	r3, r0
 80038e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038ea:	4b08      	ldr	r3, [pc, #32]	; (800390c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038ec:	695a      	ldr	r2, [r3, #20]
 80038ee:	88fb      	ldrh	r3, [r7, #6]
 80038f0:	4013      	ands	r3, r2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d006      	beq.n	8003904 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038f6:	4a05      	ldr	r2, [pc, #20]	; (800390c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038f8:	88fb      	ldrh	r3, [r7, #6]
 80038fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038fc:	88fb      	ldrh	r3, [r7, #6]
 80038fe:	4618      	mov	r0, r3
 8003900:	f7fd fb52 	bl	8000fa8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003904:	bf00      	nop
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	40013c00 	.word	0x40013c00

08003910 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e25b      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	d075      	beq.n	8003a1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800392e:	4ba3      	ldr	r3, [pc, #652]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f003 030c 	and.w	r3, r3, #12
 8003936:	2b04      	cmp	r3, #4
 8003938:	d00c      	beq.n	8003954 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800393a:	4ba0      	ldr	r3, [pc, #640]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003942:	2b08      	cmp	r3, #8
 8003944:	d112      	bne.n	800396c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003946:	4b9d      	ldr	r3, [pc, #628]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800394e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003952:	d10b      	bne.n	800396c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003954:	4b99      	ldr	r3, [pc, #612]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d05b      	beq.n	8003a18 <HAL_RCC_OscConfig+0x108>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d157      	bne.n	8003a18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e236      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003974:	d106      	bne.n	8003984 <HAL_RCC_OscConfig+0x74>
 8003976:	4b91      	ldr	r3, [pc, #580]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a90      	ldr	r2, [pc, #576]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 800397c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003980:	6013      	str	r3, [r2, #0]
 8003982:	e01d      	b.n	80039c0 <HAL_RCC_OscConfig+0xb0>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800398c:	d10c      	bne.n	80039a8 <HAL_RCC_OscConfig+0x98>
 800398e:	4b8b      	ldr	r3, [pc, #556]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a8a      	ldr	r2, [pc, #552]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003994:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003998:	6013      	str	r3, [r2, #0]
 800399a:	4b88      	ldr	r3, [pc, #544]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a87      	ldr	r2, [pc, #540]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 80039a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039a4:	6013      	str	r3, [r2, #0]
 80039a6:	e00b      	b.n	80039c0 <HAL_RCC_OscConfig+0xb0>
 80039a8:	4b84      	ldr	r3, [pc, #528]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a83      	ldr	r2, [pc, #524]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 80039ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039b2:	6013      	str	r3, [r2, #0]
 80039b4:	4b81      	ldr	r3, [pc, #516]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a80      	ldr	r2, [pc, #512]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 80039ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d013      	beq.n	80039f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c8:	f7ff f8ec 	bl	8002ba4 <HAL_GetTick>
 80039cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039d0:	f7ff f8e8 	bl	8002ba4 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b64      	cmp	r3, #100	; 0x64
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e1fb      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039e2:	4b76      	ldr	r3, [pc, #472]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d0f0      	beq.n	80039d0 <HAL_RCC_OscConfig+0xc0>
 80039ee:	e014      	b.n	8003a1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f0:	f7ff f8d8 	bl	8002ba4 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039f8:	f7ff f8d4 	bl	8002ba4 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b64      	cmp	r3, #100	; 0x64
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e1e7      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a0a:	4b6c      	ldr	r3, [pc, #432]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1f0      	bne.n	80039f8 <HAL_RCC_OscConfig+0xe8>
 8003a16:	e000      	b.n	8003a1a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d063      	beq.n	8003aee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a26:	4b65      	ldr	r3, [pc, #404]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 030c 	and.w	r3, r3, #12
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00b      	beq.n	8003a4a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a32:	4b62      	ldr	r3, [pc, #392]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a3a:	2b08      	cmp	r3, #8
 8003a3c:	d11c      	bne.n	8003a78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a3e:	4b5f      	ldr	r3, [pc, #380]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d116      	bne.n	8003a78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a4a:	4b5c      	ldr	r3, [pc, #368]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d005      	beq.n	8003a62 <HAL_RCC_OscConfig+0x152>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d001      	beq.n	8003a62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e1bb      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a62:	4b56      	ldr	r3, [pc, #344]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	00db      	lsls	r3, r3, #3
 8003a70:	4952      	ldr	r1, [pc, #328]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a76:	e03a      	b.n	8003aee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d020      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a80:	4b4f      	ldr	r3, [pc, #316]	; (8003bc0 <HAL_RCC_OscConfig+0x2b0>)
 8003a82:	2201      	movs	r2, #1
 8003a84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a86:	f7ff f88d 	bl	8002ba4 <HAL_GetTick>
 8003a8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a8c:	e008      	b.n	8003aa0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a8e:	f7ff f889 	bl	8002ba4 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d901      	bls.n	8003aa0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e19c      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aa0:	4b46      	ldr	r3, [pc, #280]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d0f0      	beq.n	8003a8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aac:	4b43      	ldr	r3, [pc, #268]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	00db      	lsls	r3, r3, #3
 8003aba:	4940      	ldr	r1, [pc, #256]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	600b      	str	r3, [r1, #0]
 8003ac0:	e015      	b.n	8003aee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ac2:	4b3f      	ldr	r3, [pc, #252]	; (8003bc0 <HAL_RCC_OscConfig+0x2b0>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac8:	f7ff f86c 	bl	8002ba4 <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ad0:	f7ff f868 	bl	8002ba4 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e17b      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ae2:	4b36      	ldr	r3, [pc, #216]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1f0      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0308 	and.w	r3, r3, #8
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d030      	beq.n	8003b5c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d016      	beq.n	8003b30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b02:	4b30      	ldr	r3, [pc, #192]	; (8003bc4 <HAL_RCC_OscConfig+0x2b4>)
 8003b04:	2201      	movs	r2, #1
 8003b06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b08:	f7ff f84c 	bl	8002ba4 <HAL_GetTick>
 8003b0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b0e:	e008      	b.n	8003b22 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b10:	f7ff f848 	bl	8002ba4 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e15b      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b22:	4b26      	ldr	r3, [pc, #152]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003b24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d0f0      	beq.n	8003b10 <HAL_RCC_OscConfig+0x200>
 8003b2e:	e015      	b.n	8003b5c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b30:	4b24      	ldr	r3, [pc, #144]	; (8003bc4 <HAL_RCC_OscConfig+0x2b4>)
 8003b32:	2200      	movs	r2, #0
 8003b34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b36:	f7ff f835 	bl	8002ba4 <HAL_GetTick>
 8003b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b3c:	e008      	b.n	8003b50 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b3e:	f7ff f831 	bl	8002ba4 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d901      	bls.n	8003b50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e144      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b50:	4b1a      	ldr	r3, [pc, #104]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003b52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b54:	f003 0302 	and.w	r3, r3, #2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1f0      	bne.n	8003b3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0304 	and.w	r3, r3, #4
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 80a0 	beq.w	8003caa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b6e:	4b13      	ldr	r3, [pc, #76]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d10f      	bne.n	8003b9a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60bb      	str	r3, [r7, #8]
 8003b7e:	4b0f      	ldr	r3, [pc, #60]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b82:	4a0e      	ldr	r2, [pc, #56]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b88:	6413      	str	r3, [r2, #64]	; 0x40
 8003b8a:	4b0c      	ldr	r3, [pc, #48]	; (8003bbc <HAL_RCC_OscConfig+0x2ac>)
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b92:	60bb      	str	r3, [r7, #8]
 8003b94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b96:	2301      	movs	r3, #1
 8003b98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b9a:	4b0b      	ldr	r3, [pc, #44]	; (8003bc8 <HAL_RCC_OscConfig+0x2b8>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d121      	bne.n	8003bea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ba6:	4b08      	ldr	r3, [pc, #32]	; (8003bc8 <HAL_RCC_OscConfig+0x2b8>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a07      	ldr	r2, [pc, #28]	; (8003bc8 <HAL_RCC_OscConfig+0x2b8>)
 8003bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bb2:	f7fe fff7 	bl	8002ba4 <HAL_GetTick>
 8003bb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb8:	e011      	b.n	8003bde <HAL_RCC_OscConfig+0x2ce>
 8003bba:	bf00      	nop
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	42470000 	.word	0x42470000
 8003bc4:	42470e80 	.word	0x42470e80
 8003bc8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bcc:	f7fe ffea 	bl	8002ba4 <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d901      	bls.n	8003bde <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e0fd      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bde:	4b81      	ldr	r3, [pc, #516]	; (8003de4 <HAL_RCC_OscConfig+0x4d4>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d0f0      	beq.n	8003bcc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d106      	bne.n	8003c00 <HAL_RCC_OscConfig+0x2f0>
 8003bf2:	4b7d      	ldr	r3, [pc, #500]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf6:	4a7c      	ldr	r2, [pc, #496]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003bf8:	f043 0301 	orr.w	r3, r3, #1
 8003bfc:	6713      	str	r3, [r2, #112]	; 0x70
 8003bfe:	e01c      	b.n	8003c3a <HAL_RCC_OscConfig+0x32a>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	2b05      	cmp	r3, #5
 8003c06:	d10c      	bne.n	8003c22 <HAL_RCC_OscConfig+0x312>
 8003c08:	4b77      	ldr	r3, [pc, #476]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c0c:	4a76      	ldr	r2, [pc, #472]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003c0e:	f043 0304 	orr.w	r3, r3, #4
 8003c12:	6713      	str	r3, [r2, #112]	; 0x70
 8003c14:	4b74      	ldr	r3, [pc, #464]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c18:	4a73      	ldr	r2, [pc, #460]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003c1a:	f043 0301 	orr.w	r3, r3, #1
 8003c1e:	6713      	str	r3, [r2, #112]	; 0x70
 8003c20:	e00b      	b.n	8003c3a <HAL_RCC_OscConfig+0x32a>
 8003c22:	4b71      	ldr	r3, [pc, #452]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c26:	4a70      	ldr	r2, [pc, #448]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003c28:	f023 0301 	bic.w	r3, r3, #1
 8003c2c:	6713      	str	r3, [r2, #112]	; 0x70
 8003c2e:	4b6e      	ldr	r3, [pc, #440]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c32:	4a6d      	ldr	r2, [pc, #436]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003c34:	f023 0304 	bic.w	r3, r3, #4
 8003c38:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d015      	beq.n	8003c6e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c42:	f7fe ffaf 	bl	8002ba4 <HAL_GetTick>
 8003c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c48:	e00a      	b.n	8003c60 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c4a:	f7fe ffab 	bl	8002ba4 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e0bc      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c60:	4b61      	ldr	r3, [pc, #388]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003c62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d0ee      	beq.n	8003c4a <HAL_RCC_OscConfig+0x33a>
 8003c6c:	e014      	b.n	8003c98 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c6e:	f7fe ff99 	bl	8002ba4 <HAL_GetTick>
 8003c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c74:	e00a      	b.n	8003c8c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c76:	f7fe ff95 	bl	8002ba4 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e0a6      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c8c:	4b56      	ldr	r3, [pc, #344]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1ee      	bne.n	8003c76 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c98:	7dfb      	ldrb	r3, [r7, #23]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d105      	bne.n	8003caa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c9e:	4b52      	ldr	r3, [pc, #328]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	4a51      	ldr	r2, [pc, #324]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003ca4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ca8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f000 8092 	beq.w	8003dd8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cb4:	4b4c      	ldr	r3, [pc, #304]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f003 030c 	and.w	r3, r3, #12
 8003cbc:	2b08      	cmp	r3, #8
 8003cbe:	d05c      	beq.n	8003d7a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d141      	bne.n	8003d4c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cc8:	4b48      	ldr	r3, [pc, #288]	; (8003dec <HAL_RCC_OscConfig+0x4dc>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cce:	f7fe ff69 	bl	8002ba4 <HAL_GetTick>
 8003cd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cd4:	e008      	b.n	8003ce8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cd6:	f7fe ff65 	bl	8002ba4 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e078      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ce8:	4b3f      	ldr	r3, [pc, #252]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d1f0      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	69da      	ldr	r2, [r3, #28]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	431a      	orrs	r2, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d02:	019b      	lsls	r3, r3, #6
 8003d04:	431a      	orrs	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d0a:	085b      	lsrs	r3, r3, #1
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	041b      	lsls	r3, r3, #16
 8003d10:	431a      	orrs	r2, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d16:	061b      	lsls	r3, r3, #24
 8003d18:	4933      	ldr	r1, [pc, #204]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d1e:	4b33      	ldr	r3, [pc, #204]	; (8003dec <HAL_RCC_OscConfig+0x4dc>)
 8003d20:	2201      	movs	r2, #1
 8003d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d24:	f7fe ff3e 	bl	8002ba4 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d2c:	f7fe ff3a 	bl	8002ba4 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e04d      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d3e:	4b2a      	ldr	r3, [pc, #168]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d0f0      	beq.n	8003d2c <HAL_RCC_OscConfig+0x41c>
 8003d4a:	e045      	b.n	8003dd8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d4c:	4b27      	ldr	r3, [pc, #156]	; (8003dec <HAL_RCC_OscConfig+0x4dc>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d52:	f7fe ff27 	bl	8002ba4 <HAL_GetTick>
 8003d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d58:	e008      	b.n	8003d6c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d5a:	f7fe ff23 	bl	8002ba4 <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e036      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d6c:	4b1e      	ldr	r3, [pc, #120]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1f0      	bne.n	8003d5a <HAL_RCC_OscConfig+0x44a>
 8003d78:	e02e      	b.n	8003dd8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d101      	bne.n	8003d86 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e029      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d86:	4b18      	ldr	r3, [pc, #96]	; (8003de8 <HAL_RCC_OscConfig+0x4d8>)
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d11c      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d115      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003da8:	68fa      	ldr	r2, [r7, #12]
 8003daa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003dae:	4013      	ands	r3, r2
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d10d      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d106      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d001      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e000      	b.n	8003dda <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40007000 	.word	0x40007000
 8003de8:	40023800 	.word	0x40023800
 8003dec:	42470060 	.word	0x42470060

08003df0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d101      	bne.n	8003e04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e0cc      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e04:	4b68      	ldr	r3, [pc, #416]	; (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 030f 	and.w	r3, r3, #15
 8003e0c:	683a      	ldr	r2, [r7, #0]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d90c      	bls.n	8003e2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e12:	4b65      	ldr	r3, [pc, #404]	; (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e14:	683a      	ldr	r2, [r7, #0]
 8003e16:	b2d2      	uxtb	r2, r2
 8003e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e1a:	4b63      	ldr	r3, [pc, #396]	; (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 030f 	and.w	r3, r3, #15
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d001      	beq.n	8003e2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e0b8      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0302 	and.w	r3, r3, #2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d020      	beq.n	8003e7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0304 	and.w	r3, r3, #4
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d005      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e44:	4b59      	ldr	r3, [pc, #356]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	4a58      	ldr	r2, [pc, #352]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0308 	and.w	r3, r3, #8
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d005      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e5c:	4b53      	ldr	r3, [pc, #332]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	4a52      	ldr	r2, [pc, #328]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e68:	4b50      	ldr	r3, [pc, #320]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	494d      	ldr	r1, [pc, #308]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d044      	beq.n	8003f10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d107      	bne.n	8003e9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e8e:	4b47      	ldr	r3, [pc, #284]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d119      	bne.n	8003ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e07f      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d003      	beq.n	8003eae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003eaa:	2b03      	cmp	r3, #3
 8003eac:	d107      	bne.n	8003ebe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eae:	4b3f      	ldr	r3, [pc, #252]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d109      	bne.n	8003ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e06f      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ebe:	4b3b      	ldr	r3, [pc, #236]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d101      	bne.n	8003ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e067      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ece:	4b37      	ldr	r3, [pc, #220]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f023 0203 	bic.w	r2, r3, #3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	4934      	ldr	r1, [pc, #208]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ee0:	f7fe fe60 	bl	8002ba4 <HAL_GetTick>
 8003ee4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ee6:	e00a      	b.n	8003efe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ee8:	f7fe fe5c 	bl	8002ba4 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e04f      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003efe:	4b2b      	ldr	r3, [pc, #172]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f003 020c 	and.w	r2, r3, #12
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d1eb      	bne.n	8003ee8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f10:	4b25      	ldr	r3, [pc, #148]	; (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 030f 	and.w	r3, r3, #15
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d20c      	bcs.n	8003f38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f1e:	4b22      	ldr	r3, [pc, #136]	; (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	b2d2      	uxtb	r2, r2
 8003f24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f26:	4b20      	ldr	r3, [pc, #128]	; (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 030f 	and.w	r3, r3, #15
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d001      	beq.n	8003f38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e032      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0304 	and.w	r3, r3, #4
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d008      	beq.n	8003f56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f44:	4b19      	ldr	r3, [pc, #100]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	4916      	ldr	r1, [pc, #88]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0308 	and.w	r3, r3, #8
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d009      	beq.n	8003f76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f62:	4b12      	ldr	r3, [pc, #72]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	490e      	ldr	r1, [pc, #56]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f76:	f000 f821 	bl	8003fbc <HAL_RCC_GetSysClockFreq>
 8003f7a:	4601      	mov	r1, r0
 8003f7c:	4b0b      	ldr	r3, [pc, #44]	; (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	091b      	lsrs	r3, r3, #4
 8003f82:	f003 030f 	and.w	r3, r3, #15
 8003f86:	4a0a      	ldr	r2, [pc, #40]	; (8003fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f88:	5cd3      	ldrb	r3, [r2, r3]
 8003f8a:	fa21 f303 	lsr.w	r3, r1, r3
 8003f8e:	4a09      	ldr	r2, [pc, #36]	; (8003fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f92:	4b09      	ldr	r3, [pc, #36]	; (8003fb8 <HAL_RCC_ClockConfig+0x1c8>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fe fdc0 	bl	8002b1c <HAL_InitTick>

  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	40023c00 	.word	0x40023c00
 8003fac:	40023800 	.word	0x40023800
 8003fb0:	0800a508 	.word	0x0800a508
 8003fb4:	20000008 	.word	0x20000008
 8003fb8:	2000000c 	.word	0x2000000c

08003fbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	607b      	str	r3, [r7, #4]
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	60fb      	str	r3, [r7, #12]
 8003fca:	2300      	movs	r3, #0
 8003fcc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fd2:	4b50      	ldr	r3, [pc, #320]	; (8004114 <HAL_RCC_GetSysClockFreq+0x158>)
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f003 030c 	and.w	r3, r3, #12
 8003fda:	2b04      	cmp	r3, #4
 8003fdc:	d007      	beq.n	8003fee <HAL_RCC_GetSysClockFreq+0x32>
 8003fde:	2b08      	cmp	r3, #8
 8003fe0:	d008      	beq.n	8003ff4 <HAL_RCC_GetSysClockFreq+0x38>
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f040 808d 	bne.w	8004102 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fe8:	4b4b      	ldr	r3, [pc, #300]	; (8004118 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003fea:	60bb      	str	r3, [r7, #8]
       break;
 8003fec:	e08c      	b.n	8004108 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fee:	4b4b      	ldr	r3, [pc, #300]	; (800411c <HAL_RCC_GetSysClockFreq+0x160>)
 8003ff0:	60bb      	str	r3, [r7, #8]
      break;
 8003ff2:	e089      	b.n	8004108 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ff4:	4b47      	ldr	r3, [pc, #284]	; (8004114 <HAL_RCC_GetSysClockFreq+0x158>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ffc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ffe:	4b45      	ldr	r3, [pc, #276]	; (8004114 <HAL_RCC_GetSysClockFreq+0x158>)
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d023      	beq.n	8004052 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800400a:	4b42      	ldr	r3, [pc, #264]	; (8004114 <HAL_RCC_GetSysClockFreq+0x158>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	099b      	lsrs	r3, r3, #6
 8004010:	f04f 0400 	mov.w	r4, #0
 8004014:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004018:	f04f 0200 	mov.w	r2, #0
 800401c:	ea03 0501 	and.w	r5, r3, r1
 8004020:	ea04 0602 	and.w	r6, r4, r2
 8004024:	4a3d      	ldr	r2, [pc, #244]	; (800411c <HAL_RCC_GetSysClockFreq+0x160>)
 8004026:	fb02 f106 	mul.w	r1, r2, r6
 800402a:	2200      	movs	r2, #0
 800402c:	fb02 f205 	mul.w	r2, r2, r5
 8004030:	440a      	add	r2, r1
 8004032:	493a      	ldr	r1, [pc, #232]	; (800411c <HAL_RCC_GetSysClockFreq+0x160>)
 8004034:	fba5 0101 	umull	r0, r1, r5, r1
 8004038:	1853      	adds	r3, r2, r1
 800403a:	4619      	mov	r1, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f04f 0400 	mov.w	r4, #0
 8004042:	461a      	mov	r2, r3
 8004044:	4623      	mov	r3, r4
 8004046:	f7fc fe2f 	bl	8000ca8 <__aeabi_uldivmod>
 800404a:	4603      	mov	r3, r0
 800404c:	460c      	mov	r4, r1
 800404e:	60fb      	str	r3, [r7, #12]
 8004050:	e049      	b.n	80040e6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004052:	4b30      	ldr	r3, [pc, #192]	; (8004114 <HAL_RCC_GetSysClockFreq+0x158>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	099b      	lsrs	r3, r3, #6
 8004058:	f04f 0400 	mov.w	r4, #0
 800405c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004060:	f04f 0200 	mov.w	r2, #0
 8004064:	ea03 0501 	and.w	r5, r3, r1
 8004068:	ea04 0602 	and.w	r6, r4, r2
 800406c:	4629      	mov	r1, r5
 800406e:	4632      	mov	r2, r6
 8004070:	f04f 0300 	mov.w	r3, #0
 8004074:	f04f 0400 	mov.w	r4, #0
 8004078:	0154      	lsls	r4, r2, #5
 800407a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800407e:	014b      	lsls	r3, r1, #5
 8004080:	4619      	mov	r1, r3
 8004082:	4622      	mov	r2, r4
 8004084:	1b49      	subs	r1, r1, r5
 8004086:	eb62 0206 	sbc.w	r2, r2, r6
 800408a:	f04f 0300 	mov.w	r3, #0
 800408e:	f04f 0400 	mov.w	r4, #0
 8004092:	0194      	lsls	r4, r2, #6
 8004094:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004098:	018b      	lsls	r3, r1, #6
 800409a:	1a5b      	subs	r3, r3, r1
 800409c:	eb64 0402 	sbc.w	r4, r4, r2
 80040a0:	f04f 0100 	mov.w	r1, #0
 80040a4:	f04f 0200 	mov.w	r2, #0
 80040a8:	00e2      	lsls	r2, r4, #3
 80040aa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80040ae:	00d9      	lsls	r1, r3, #3
 80040b0:	460b      	mov	r3, r1
 80040b2:	4614      	mov	r4, r2
 80040b4:	195b      	adds	r3, r3, r5
 80040b6:	eb44 0406 	adc.w	r4, r4, r6
 80040ba:	f04f 0100 	mov.w	r1, #0
 80040be:	f04f 0200 	mov.w	r2, #0
 80040c2:	02a2      	lsls	r2, r4, #10
 80040c4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80040c8:	0299      	lsls	r1, r3, #10
 80040ca:	460b      	mov	r3, r1
 80040cc:	4614      	mov	r4, r2
 80040ce:	4618      	mov	r0, r3
 80040d0:	4621      	mov	r1, r4
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f04f 0400 	mov.w	r4, #0
 80040d8:	461a      	mov	r2, r3
 80040da:	4623      	mov	r3, r4
 80040dc:	f7fc fde4 	bl	8000ca8 <__aeabi_uldivmod>
 80040e0:	4603      	mov	r3, r0
 80040e2:	460c      	mov	r4, r1
 80040e4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80040e6:	4b0b      	ldr	r3, [pc, #44]	; (8004114 <HAL_RCC_GetSysClockFreq+0x158>)
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	0c1b      	lsrs	r3, r3, #16
 80040ec:	f003 0303 	and.w	r3, r3, #3
 80040f0:	3301      	adds	r3, #1
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80040fe:	60bb      	str	r3, [r7, #8]
      break;
 8004100:	e002      	b.n	8004108 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004102:	4b05      	ldr	r3, [pc, #20]	; (8004118 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004104:	60bb      	str	r3, [r7, #8]
      break;
 8004106:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004108:	68bb      	ldr	r3, [r7, #8]
}
 800410a:	4618      	mov	r0, r3
 800410c:	3714      	adds	r7, #20
 800410e:	46bd      	mov	sp, r7
 8004110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004112:	bf00      	nop
 8004114:	40023800 	.word	0x40023800
 8004118:	00f42400 	.word	0x00f42400
 800411c:	017d7840 	.word	0x017d7840

08004120 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004120:	b480      	push	{r7}
 8004122:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004124:	4b03      	ldr	r3, [pc, #12]	; (8004134 <HAL_RCC_GetHCLKFreq+0x14>)
 8004126:	681b      	ldr	r3, [r3, #0]
}
 8004128:	4618      	mov	r0, r3
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	20000008 	.word	0x20000008

08004138 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800413c:	f7ff fff0 	bl	8004120 <HAL_RCC_GetHCLKFreq>
 8004140:	4601      	mov	r1, r0
 8004142:	4b05      	ldr	r3, [pc, #20]	; (8004158 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	0a9b      	lsrs	r3, r3, #10
 8004148:	f003 0307 	and.w	r3, r3, #7
 800414c:	4a03      	ldr	r2, [pc, #12]	; (800415c <HAL_RCC_GetPCLK1Freq+0x24>)
 800414e:	5cd3      	ldrb	r3, [r2, r3]
 8004150:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004154:	4618      	mov	r0, r3
 8004156:	bd80      	pop	{r7, pc}
 8004158:	40023800 	.word	0x40023800
 800415c:	0800a518 	.word	0x0800a518

08004160 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004164:	f7ff ffdc 	bl	8004120 <HAL_RCC_GetHCLKFreq>
 8004168:	4601      	mov	r1, r0
 800416a:	4b05      	ldr	r3, [pc, #20]	; (8004180 <HAL_RCC_GetPCLK2Freq+0x20>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	0b5b      	lsrs	r3, r3, #13
 8004170:	f003 0307 	and.w	r3, r3, #7
 8004174:	4a03      	ldr	r2, [pc, #12]	; (8004184 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004176:	5cd3      	ldrb	r3, [r2, r3]
 8004178:	fa21 f303 	lsr.w	r3, r1, r3
}
 800417c:	4618      	mov	r0, r3
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40023800 	.word	0x40023800
 8004184:	0800a518 	.word	0x0800a518

08004188 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d101      	bne.n	800419a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e01d      	b.n	80041d6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d106      	bne.n	80041b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f7fe f9aa 	bl	8002508 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2202      	movs	r2, #2
 80041b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	3304      	adds	r3, #4
 80041c4:	4619      	mov	r1, r3
 80041c6:	4610      	mov	r0, r2
 80041c8:	f000 fd82 	bl	8004cd0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041de:	b480      	push	{r7}
 80041e0:	b085      	sub	sp, #20
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68da      	ldr	r2, [r3, #12]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f042 0201 	orr.w	r2, r2, #1
 80041f4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f003 0307 	and.w	r3, r3, #7
 8004200:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2b06      	cmp	r3, #6
 8004206:	d007      	beq.n	8004218 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f042 0201 	orr.w	r2, r2, #1
 8004216:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3714      	adds	r7, #20
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr

08004226 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004226:	b580      	push	{r7, lr}
 8004228:	b082      	sub	sp, #8
 800422a:	af00      	add	r7, sp, #0
 800422c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d101      	bne.n	8004238 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e01d      	b.n	8004274 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800423e:	b2db      	uxtb	r3, r3
 8004240:	2b00      	cmp	r3, #0
 8004242:	d106      	bne.n	8004252 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f000 f815 	bl	800427c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2202      	movs	r2, #2
 8004256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	3304      	adds	r3, #4
 8004262:	4619      	mov	r1, r3
 8004264:	4610      	mov	r0, r2
 8004266:	f000 fd33 	bl	8004cd0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004272:	2300      	movs	r3, #0
}
 8004274:	4618      	mov	r0, r3
 8004276:	3708      	adds	r7, #8
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}

0800427c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b086      	sub	sp, #24
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	607a      	str	r2, [r7, #4]
 800429c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d101      	bne.n	80042ae <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 80042aa:	2302      	movs	r3, #2
 80042ac:	e0f3      	b.n	8004496 <HAL_TIM_PWM_Start_DMA+0x206>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d10b      	bne.n	80042d2 <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d104      	bne.n	80042ca <HAL_TIM_PWM_Start_DMA+0x3a>
 80042c0:	887b      	ldrh	r3, [r7, #2]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e0e5      	b.n	8004496 <HAL_TIM_PWM_Start_DMA+0x206>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2202      	movs	r2, #2
 80042ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	2b0c      	cmp	r3, #12
 80042d6:	f200 80ad 	bhi.w	8004434 <HAL_TIM_PWM_Start_DMA+0x1a4>
 80042da:	a201      	add	r2, pc, #4	; (adr r2, 80042e0 <HAL_TIM_PWM_Start_DMA+0x50>)
 80042dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e0:	08004315 	.word	0x08004315
 80042e4:	08004435 	.word	0x08004435
 80042e8:	08004435 	.word	0x08004435
 80042ec:	08004435 	.word	0x08004435
 80042f0:	0800435d 	.word	0x0800435d
 80042f4:	08004435 	.word	0x08004435
 80042f8:	08004435 	.word	0x08004435
 80042fc:	08004435 	.word	0x08004435
 8004300:	080043a5 	.word	0x080043a5
 8004304:	08004435 	.word	0x08004435
 8004308:	08004435 	.word	0x08004435
 800430c:	08004435 	.word	0x08004435
 8004310:	080043ed 	.word	0x080043ed
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004318:	4a61      	ldr	r2, [pc, #388]	; (80044a0 <HAL_TIM_PWM_Start_DMA+0x210>)
 800431a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004320:	4a60      	ldr	r2, [pc, #384]	; (80044a4 <HAL_TIM_PWM_Start_DMA+0x214>)
 8004322:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004328:	4a5f      	ldr	r2, [pc, #380]	; (80044a8 <HAL_TIM_PWM_Start_DMA+0x218>)
 800432a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004330:	6879      	ldr	r1, [r7, #4]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	3334      	adds	r3, #52	; 0x34
 8004338:	461a      	mov	r2, r3
 800433a:	887b      	ldrh	r3, [r7, #2]
 800433c:	f7fe fe20 	bl	8002f80 <HAL_DMA_Start_IT>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e0a5      	b.n	8004496 <HAL_TIM_PWM_Start_DMA+0x206>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68da      	ldr	r2, [r3, #12]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004358:	60da      	str	r2, [r3, #12]
      break;
 800435a:	e06c      	b.n	8004436 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004360:	4a4f      	ldr	r2, [pc, #316]	; (80044a0 <HAL_TIM_PWM_Start_DMA+0x210>)
 8004362:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004368:	4a4e      	ldr	r2, [pc, #312]	; (80044a4 <HAL_TIM_PWM_Start_DMA+0x214>)
 800436a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004370:	4a4d      	ldr	r2, [pc, #308]	; (80044a8 <HAL_TIM_PWM_Start_DMA+0x218>)
 8004372:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8004378:	6879      	ldr	r1, [r7, #4]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	3338      	adds	r3, #56	; 0x38
 8004380:	461a      	mov	r2, r3
 8004382:	887b      	ldrh	r3, [r7, #2]
 8004384:	f7fe fdfc 	bl	8002f80 <HAL_DMA_Start_IT>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e081      	b.n	8004496 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68da      	ldr	r2, [r3, #12]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043a0:	60da      	str	r2, [r3, #12]
      break;
 80043a2:	e048      	b.n	8004436 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a8:	4a3d      	ldr	r2, [pc, #244]	; (80044a0 <HAL_TIM_PWM_Start_DMA+0x210>)
 80043aa:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b0:	4a3c      	ldr	r2, [pc, #240]	; (80044a4 <HAL_TIM_PWM_Start_DMA+0x214>)
 80043b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b8:	4a3b      	ldr	r2, [pc, #236]	; (80044a8 <HAL_TIM_PWM_Start_DMA+0x218>)
 80043ba:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80043c0:	6879      	ldr	r1, [r7, #4]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	333c      	adds	r3, #60	; 0x3c
 80043c8:	461a      	mov	r2, r3
 80043ca:	887b      	ldrh	r3, [r7, #2]
 80043cc:	f7fe fdd8 	bl	8002f80 <HAL_DMA_Start_IT>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e05d      	b.n	8004496 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68da      	ldr	r2, [r3, #12]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043e8:	60da      	str	r2, [r3, #12]
      break;
 80043ea:	e024      	b.n	8004436 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f0:	4a2b      	ldr	r2, [pc, #172]	; (80044a0 <HAL_TIM_PWM_Start_DMA+0x210>)
 80043f2:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f8:	4a2a      	ldr	r2, [pc, #168]	; (80044a4 <HAL_TIM_PWM_Start_DMA+0x214>)
 80043fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004400:	4a29      	ldr	r2, [pc, #164]	; (80044a8 <HAL_TIM_PWM_Start_DMA+0x218>)
 8004402:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004408:	6879      	ldr	r1, [r7, #4]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	3340      	adds	r3, #64	; 0x40
 8004410:	461a      	mov	r2, r3
 8004412:	887b      	ldrh	r3, [r7, #2]
 8004414:	f7fe fdb4 	bl	8002f80 <HAL_DMA_Start_IT>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d001      	beq.n	8004422 <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e039      	b.n	8004496 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68da      	ldr	r2, [r3, #12]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004430:	60da      	str	r2, [r3, #12]
      break;
 8004432:	e000      	b.n	8004436 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 8004434:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2201      	movs	r2, #1
 800443c:	68b9      	ldr	r1, [r7, #8]
 800443e:	4618      	mov	r0, r3
 8004440:	f000 ff30 	bl	80052a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a18      	ldr	r2, [pc, #96]	; (80044ac <HAL_TIM_PWM_Start_DMA+0x21c>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d004      	beq.n	8004458 <HAL_TIM_PWM_Start_DMA+0x1c8>
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a17      	ldr	r2, [pc, #92]	; (80044b0 <HAL_TIM_PWM_Start_DMA+0x220>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d101      	bne.n	800445c <HAL_TIM_PWM_Start_DMA+0x1cc>
 8004458:	2301      	movs	r3, #1
 800445a:	e000      	b.n	800445e <HAL_TIM_PWM_Start_DMA+0x1ce>
 800445c:	2300      	movs	r3, #0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d007      	beq.n	8004472 <HAL_TIM_PWM_Start_DMA+0x1e2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004470:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f003 0307 	and.w	r3, r3, #7
 800447c:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	2b06      	cmp	r3, #6
 8004482:	d007      	beq.n	8004494 <HAL_TIM_PWM_Start_DMA+0x204>
  {
    __HAL_TIM_ENABLE(htim);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f042 0201 	orr.w	r2, r2, #1
 8004492:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3718      	adds	r7, #24
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	08004bef 	.word	0x08004bef
 80044a4:	08004c5f 	.word	0x08004c5f
 80044a8:	08004bcb 	.word	0x08004bcb
 80044ac:	40010000 	.word	0x40010000
 80044b0:	40010400 	.word	0x40010400

080044b4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e083      	b.n	80045d0 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d106      	bne.n	80044e2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f7fd ff41 	bl	8002364 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2202      	movs	r2, #2
 80044e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6812      	ldr	r2, [r2, #0]
 80044f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044f8:	f023 0307 	bic.w	r3, r3, #7
 80044fc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	3304      	adds	r3, #4
 8004506:	4619      	mov	r1, r3
 8004508:	4610      	mov	r0, r2
 800450a:	f000 fbe1 	bl	8004cd0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6a1b      	ldr	r3, [r3, #32]
 8004524:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	4313      	orrs	r3, r2
 800452e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004536:	f023 0303 	bic.w	r3, r3, #3
 800453a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	689a      	ldr	r2, [r3, #8]
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	021b      	lsls	r3, r3, #8
 8004546:	4313      	orrs	r3, r2
 8004548:	693a      	ldr	r2, [r7, #16]
 800454a:	4313      	orrs	r3, r2
 800454c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004554:	f023 030c 	bic.w	r3, r3, #12
 8004558:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004560:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004564:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	68da      	ldr	r2, [r3, #12]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	021b      	lsls	r3, r3, #8
 8004570:	4313      	orrs	r3, r2
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	4313      	orrs	r3, r2
 8004576:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	011a      	lsls	r2, r3, #4
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	6a1b      	ldr	r3, [r3, #32]
 8004582:	031b      	lsls	r3, r3, #12
 8004584:	4313      	orrs	r3, r2
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	4313      	orrs	r3, r2
 800458a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004592:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800459a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685a      	ldr	r2, [r3, #4]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	695b      	ldr	r3, [r3, #20]
 80045a4:	011b      	lsls	r3, r3, #4
 80045a6:	4313      	orrs	r3, r2
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3718      	adds	r7, #24
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d002      	beq.n	80045ee <HAL_TIM_Encoder_Start+0x16>
 80045e8:	2b04      	cmp	r3, #4
 80045ea:	d008      	beq.n	80045fe <HAL_TIM_Encoder_Start+0x26>
 80045ec:	e00f      	b.n	800460e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	2201      	movs	r2, #1
 80045f4:	2100      	movs	r1, #0
 80045f6:	4618      	mov	r0, r3
 80045f8:	f000 fe54 	bl	80052a4 <TIM_CCxChannelCmd>
      break;
 80045fc:	e016      	b.n	800462c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	2201      	movs	r2, #1
 8004604:	2104      	movs	r1, #4
 8004606:	4618      	mov	r0, r3
 8004608:	f000 fe4c 	bl	80052a4 <TIM_CCxChannelCmd>
      break;
 800460c:	e00e      	b.n	800462c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	2201      	movs	r2, #1
 8004614:	2100      	movs	r1, #0
 8004616:	4618      	mov	r0, r3
 8004618:	f000 fe44 	bl	80052a4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2201      	movs	r2, #1
 8004622:	2104      	movs	r1, #4
 8004624:	4618      	mov	r0, r3
 8004626:	f000 fe3d 	bl	80052a4 <TIM_CCxChannelCmd>
      break;
 800462a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f042 0201 	orr.w	r2, r2, #1
 800463a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b082      	sub	sp, #8
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	691b      	ldr	r3, [r3, #16]
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b02      	cmp	r3, #2
 800465a:	d122      	bne.n	80046a2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b02      	cmp	r3, #2
 8004668:	d11b      	bne.n	80046a2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f06f 0202 	mvn.w	r2, #2
 8004672:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	f003 0303 	and.w	r3, r3, #3
 8004684:	2b00      	cmp	r3, #0
 8004686:	d003      	beq.n	8004690 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 fa6c 	bl	8004b66 <HAL_TIM_IC_CaptureCallback>
 800468e:	e005      	b.n	800469c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 fa5e 	bl	8004b52 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fa6f 	bl	8004b7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	f003 0304 	and.w	r3, r3, #4
 80046ac:	2b04      	cmp	r3, #4
 80046ae:	d122      	bne.n	80046f6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f003 0304 	and.w	r3, r3, #4
 80046ba:	2b04      	cmp	r3, #4
 80046bc:	d11b      	bne.n	80046f6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f06f 0204 	mvn.w	r2, #4
 80046c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d003      	beq.n	80046e4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 fa42 	bl	8004b66 <HAL_TIM_IC_CaptureCallback>
 80046e2:	e005      	b.n	80046f0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 fa34 	bl	8004b52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 fa45 	bl	8004b7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	691b      	ldr	r3, [r3, #16]
 80046fc:	f003 0308 	and.w	r3, r3, #8
 8004700:	2b08      	cmp	r3, #8
 8004702:	d122      	bne.n	800474a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	f003 0308 	and.w	r3, r3, #8
 800470e:	2b08      	cmp	r3, #8
 8004710:	d11b      	bne.n	800474a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f06f 0208 	mvn.w	r2, #8
 800471a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2204      	movs	r2, #4
 8004720:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69db      	ldr	r3, [r3, #28]
 8004728:	f003 0303 	and.w	r3, r3, #3
 800472c:	2b00      	cmp	r3, #0
 800472e:	d003      	beq.n	8004738 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f000 fa18 	bl	8004b66 <HAL_TIM_IC_CaptureCallback>
 8004736:	e005      	b.n	8004744 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f000 fa0a 	bl	8004b52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 fa1b 	bl	8004b7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	f003 0310 	and.w	r3, r3, #16
 8004754:	2b10      	cmp	r3, #16
 8004756:	d122      	bne.n	800479e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	f003 0310 	and.w	r3, r3, #16
 8004762:	2b10      	cmp	r3, #16
 8004764:	d11b      	bne.n	800479e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f06f 0210 	mvn.w	r2, #16
 800476e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2208      	movs	r2, #8
 8004774:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	69db      	ldr	r3, [r3, #28]
 800477c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004780:	2b00      	cmp	r3, #0
 8004782:	d003      	beq.n	800478c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f000 f9ee 	bl	8004b66 <HAL_TIM_IC_CaptureCallback>
 800478a:	e005      	b.n	8004798 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f000 f9e0 	bl	8004b52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f000 f9f1 	bl	8004b7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	691b      	ldr	r3, [r3, #16]
 80047a4:	f003 0301 	and.w	r3, r3, #1
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d10e      	bne.n	80047ca <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	f003 0301 	and.w	r3, r3, #1
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d107      	bne.n	80047ca <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f06f 0201 	mvn.w	r2, #1
 80047c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f7fc fc15 	bl	8000ff4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	691b      	ldr	r3, [r3, #16]
 80047d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d4:	2b80      	cmp	r3, #128	; 0x80
 80047d6:	d10e      	bne.n	80047f6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047e2:	2b80      	cmp	r3, #128	; 0x80
 80047e4:	d107      	bne.n	80047f6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80047ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f000 fe03 	bl	80053fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004800:	2b40      	cmp	r3, #64	; 0x40
 8004802:	d10e      	bne.n	8004822 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800480e:	2b40      	cmp	r3, #64	; 0x40
 8004810:	d107      	bne.n	8004822 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800481a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 f9c0 	bl	8004ba2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	f003 0320 	and.w	r3, r3, #32
 800482c:	2b20      	cmp	r3, #32
 800482e:	d10e      	bne.n	800484e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	f003 0320 	and.w	r3, r3, #32
 800483a:	2b20      	cmp	r3, #32
 800483c:	d107      	bne.n	800484e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f06f 0220 	mvn.w	r2, #32
 8004846:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 fdcd 	bl	80053e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800484e:	bf00      	nop
 8004850:	3708      	adds	r7, #8
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
	...

08004858 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800486a:	2b01      	cmp	r3, #1
 800486c:	d101      	bne.n	8004872 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800486e:	2302      	movs	r3, #2
 8004870:	e0b4      	b.n	80049dc <HAL_TIM_PWM_ConfigChannel+0x184>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2202      	movs	r2, #2
 800487e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2b0c      	cmp	r3, #12
 8004886:	f200 809f 	bhi.w	80049c8 <HAL_TIM_PWM_ConfigChannel+0x170>
 800488a:	a201      	add	r2, pc, #4	; (adr r2, 8004890 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800488c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004890:	080048c5 	.word	0x080048c5
 8004894:	080049c9 	.word	0x080049c9
 8004898:	080049c9 	.word	0x080049c9
 800489c:	080049c9 	.word	0x080049c9
 80048a0:	08004905 	.word	0x08004905
 80048a4:	080049c9 	.word	0x080049c9
 80048a8:	080049c9 	.word	0x080049c9
 80048ac:	080049c9 	.word	0x080049c9
 80048b0:	08004947 	.word	0x08004947
 80048b4:	080049c9 	.word	0x080049c9
 80048b8:	080049c9 	.word	0x080049c9
 80048bc:	080049c9 	.word	0x080049c9
 80048c0:	08004987 	.word	0x08004987
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68b9      	ldr	r1, [r7, #8]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f000 faa0 	bl	8004e10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	699a      	ldr	r2, [r3, #24]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f042 0208 	orr.w	r2, r2, #8
 80048de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	699a      	ldr	r2, [r3, #24]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 0204 	bic.w	r2, r2, #4
 80048ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	6999      	ldr	r1, [r3, #24]
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	691a      	ldr	r2, [r3, #16]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	430a      	orrs	r2, r1
 8004900:	619a      	str	r2, [r3, #24]
      break;
 8004902:	e062      	b.n	80049ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68b9      	ldr	r1, [r7, #8]
 800490a:	4618      	mov	r0, r3
 800490c:	f000 faf0 	bl	8004ef0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	699a      	ldr	r2, [r3, #24]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800491e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	699a      	ldr	r2, [r3, #24]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800492e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6999      	ldr	r1, [r3, #24]
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	021a      	lsls	r2, r3, #8
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	430a      	orrs	r2, r1
 8004942:	619a      	str	r2, [r3, #24]
      break;
 8004944:	e041      	b.n	80049ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68b9      	ldr	r1, [r7, #8]
 800494c:	4618      	mov	r0, r3
 800494e:	f000 fb45 	bl	8004fdc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	69da      	ldr	r2, [r3, #28]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f042 0208 	orr.w	r2, r2, #8
 8004960:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	69da      	ldr	r2, [r3, #28]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 0204 	bic.w	r2, r2, #4
 8004970:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	69d9      	ldr	r1, [r3, #28]
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	691a      	ldr	r2, [r3, #16]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	61da      	str	r2, [r3, #28]
      break;
 8004984:	e021      	b.n	80049ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68b9      	ldr	r1, [r7, #8]
 800498c:	4618      	mov	r0, r3
 800498e:	f000 fb99 	bl	80050c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	69da      	ldr	r2, [r3, #28]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	69da      	ldr	r2, [r3, #28]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69d9      	ldr	r1, [r3, #28]
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	021a      	lsls	r2, r3, #8
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	61da      	str	r2, [r3, #28]
      break;
 80049c6:	e000      	b.n	80049ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80049c8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d101      	bne.n	80049fc <HAL_TIM_ConfigClockSource+0x18>
 80049f8:	2302      	movs	r3, #2
 80049fa:	e0a6      	b.n	8004b4a <HAL_TIM_ConfigClockSource+0x166>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2202      	movs	r2, #2
 8004a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a22:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2b40      	cmp	r3, #64	; 0x40
 8004a32:	d067      	beq.n	8004b04 <HAL_TIM_ConfigClockSource+0x120>
 8004a34:	2b40      	cmp	r3, #64	; 0x40
 8004a36:	d80b      	bhi.n	8004a50 <HAL_TIM_ConfigClockSource+0x6c>
 8004a38:	2b10      	cmp	r3, #16
 8004a3a:	d073      	beq.n	8004b24 <HAL_TIM_ConfigClockSource+0x140>
 8004a3c:	2b10      	cmp	r3, #16
 8004a3e:	d802      	bhi.n	8004a46 <HAL_TIM_ConfigClockSource+0x62>
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d06f      	beq.n	8004b24 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004a44:	e078      	b.n	8004b38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004a46:	2b20      	cmp	r3, #32
 8004a48:	d06c      	beq.n	8004b24 <HAL_TIM_ConfigClockSource+0x140>
 8004a4a:	2b30      	cmp	r3, #48	; 0x30
 8004a4c:	d06a      	beq.n	8004b24 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004a4e:	e073      	b.n	8004b38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004a50:	2b70      	cmp	r3, #112	; 0x70
 8004a52:	d00d      	beq.n	8004a70 <HAL_TIM_ConfigClockSource+0x8c>
 8004a54:	2b70      	cmp	r3, #112	; 0x70
 8004a56:	d804      	bhi.n	8004a62 <HAL_TIM_ConfigClockSource+0x7e>
 8004a58:	2b50      	cmp	r3, #80	; 0x50
 8004a5a:	d033      	beq.n	8004ac4 <HAL_TIM_ConfigClockSource+0xe0>
 8004a5c:	2b60      	cmp	r3, #96	; 0x60
 8004a5e:	d041      	beq.n	8004ae4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004a60:	e06a      	b.n	8004b38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a66:	d066      	beq.n	8004b36 <HAL_TIM_ConfigClockSource+0x152>
 8004a68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a6c:	d017      	beq.n	8004a9e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004a6e:	e063      	b.n	8004b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6818      	ldr	r0, [r3, #0]
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	6899      	ldr	r1, [r3, #8]
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	f000 fbf0 	bl	8005264 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a92:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	609a      	str	r2, [r3, #8]
      break;
 8004a9c:	e04c      	b.n	8004b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6818      	ldr	r0, [r3, #0]
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	6899      	ldr	r1, [r3, #8]
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	685a      	ldr	r2, [r3, #4]
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	f000 fbd9 	bl	8005264 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	689a      	ldr	r2, [r3, #8]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ac0:	609a      	str	r2, [r3, #8]
      break;
 8004ac2:	e039      	b.n	8004b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6818      	ldr	r0, [r3, #0]
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	6859      	ldr	r1, [r3, #4]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	f000 fb4d 	bl	8005170 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2150      	movs	r1, #80	; 0x50
 8004adc:	4618      	mov	r0, r3
 8004ade:	f000 fba6 	bl	800522e <TIM_ITRx_SetConfig>
      break;
 8004ae2:	e029      	b.n	8004b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6818      	ldr	r0, [r3, #0]
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	6859      	ldr	r1, [r3, #4]
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	461a      	mov	r2, r3
 8004af2:	f000 fb6c 	bl	80051ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2160      	movs	r1, #96	; 0x60
 8004afc:	4618      	mov	r0, r3
 8004afe:	f000 fb96 	bl	800522e <TIM_ITRx_SetConfig>
      break;
 8004b02:	e019      	b.n	8004b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6818      	ldr	r0, [r3, #0]
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	6859      	ldr	r1, [r3, #4]
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	461a      	mov	r2, r3
 8004b12:	f000 fb2d 	bl	8005170 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2140      	movs	r1, #64	; 0x40
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f000 fb86 	bl	800522e <TIM_ITRx_SetConfig>
      break;
 8004b22:	e009      	b.n	8004b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	4610      	mov	r0, r2
 8004b30:	f000 fb7d 	bl	800522e <TIM_ITRx_SetConfig>
      break;
 8004b34:	e000      	b.n	8004b38 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004b36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3710      	adds	r7, #16
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}

08004b52 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b52:	b480      	push	{r7}
 8004b54:	b083      	sub	sp, #12
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b5a:	bf00      	nop
 8004b5c:	370c      	adds	r7, #12
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr

08004b66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b083      	sub	sp, #12
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b6e:	bf00      	nop
 8004b70:	370c      	adds	r7, #12
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr

08004b7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b7a:	b480      	push	{r7}
 8004b7c:	b083      	sub	sp, #12
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b82:	bf00      	nop
 8004b84:	370c      	adds	r7, #12
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr

08004b8e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b083      	sub	sp, #12
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004b96:	bf00      	nop
 8004b98:	370c      	adds	r7, #12
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr

08004ba2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ba2:	b480      	push	{r7}
 8004ba4:	b083      	sub	sp, #12
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004baa:	bf00      	nop
 8004bac:	370c      	adds	r7, #12
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr

08004bb6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b083      	sub	sp, #12
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004bbe:	bf00      	nop
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr

08004bca <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b084      	sub	sp, #16
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bd6:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004be0:	68f8      	ldr	r0, [r7, #12]
 8004be2:	f7ff ffe8 	bl	8004bb6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8004be6:	bf00      	nop
 8004be8:	3710      	adds	r7, #16
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b084      	sub	sp, #16
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfa:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d103      	bne.n	8004c16 <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2201      	movs	r2, #1
 8004c12:	771a      	strb	r2, [r3, #28]
 8004c14:	e019      	b.n	8004c4a <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d103      	bne.n	8004c28 <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2202      	movs	r2, #2
 8004c24:	771a      	strb	r2, [r3, #28]
 8004c26:	e010      	b.n	8004c4a <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d103      	bne.n	8004c3a <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2204      	movs	r2, #4
 8004c36:	771a      	strb	r2, [r3, #28]
 8004c38:	e007      	b.n	8004c4a <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d102      	bne.n	8004c4a <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2208      	movs	r2, #8
 8004c48:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c4a:	68f8      	ldr	r0, [r7, #12]
 8004c4c:	f7ff ff95 	bl	8004b7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	771a      	strb	r2, [r3, #28]
}
 8004c56:	bf00      	nop
 8004c58:	3710      	adds	r7, #16
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}

08004c5e <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004c5e:	b580      	push	{r7, lr}
 8004c60:	b084      	sub	sp, #16
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c6a:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d103      	bne.n	8004c86 <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2201      	movs	r2, #1
 8004c82:	771a      	strb	r2, [r3, #28]
 8004c84:	e019      	b.n	8004cba <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d103      	bne.n	8004c98 <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2202      	movs	r2, #2
 8004c94:	771a      	strb	r2, [r3, #28]
 8004c96:	e010      	b.n	8004cba <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d103      	bne.n	8004caa <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2204      	movs	r2, #4
 8004ca6:	771a      	strb	r2, [r3, #28]
 8004ca8:	e007      	b.n	8004cba <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d102      	bne.n	8004cba <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2208      	movs	r2, #8
 8004cb8:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004cba:	68f8      	ldr	r0, [r7, #12]
 8004cbc:	f7ff ff67 	bl	8004b8e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	771a      	strb	r2, [r3, #28]
}
 8004cc6:	bf00      	nop
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
	...

08004cd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b085      	sub	sp, #20
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a40      	ldr	r2, [pc, #256]	; (8004de4 <TIM_Base_SetConfig+0x114>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d013      	beq.n	8004d10 <TIM_Base_SetConfig+0x40>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cee:	d00f      	beq.n	8004d10 <TIM_Base_SetConfig+0x40>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a3d      	ldr	r2, [pc, #244]	; (8004de8 <TIM_Base_SetConfig+0x118>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d00b      	beq.n	8004d10 <TIM_Base_SetConfig+0x40>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a3c      	ldr	r2, [pc, #240]	; (8004dec <TIM_Base_SetConfig+0x11c>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d007      	beq.n	8004d10 <TIM_Base_SetConfig+0x40>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a3b      	ldr	r2, [pc, #236]	; (8004df0 <TIM_Base_SetConfig+0x120>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d003      	beq.n	8004d10 <TIM_Base_SetConfig+0x40>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a3a      	ldr	r2, [pc, #232]	; (8004df4 <TIM_Base_SetConfig+0x124>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d108      	bne.n	8004d22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	68fa      	ldr	r2, [r7, #12]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a2f      	ldr	r2, [pc, #188]	; (8004de4 <TIM_Base_SetConfig+0x114>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d02b      	beq.n	8004d82 <TIM_Base_SetConfig+0xb2>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d30:	d027      	beq.n	8004d82 <TIM_Base_SetConfig+0xb2>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a2c      	ldr	r2, [pc, #176]	; (8004de8 <TIM_Base_SetConfig+0x118>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d023      	beq.n	8004d82 <TIM_Base_SetConfig+0xb2>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a2b      	ldr	r2, [pc, #172]	; (8004dec <TIM_Base_SetConfig+0x11c>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d01f      	beq.n	8004d82 <TIM_Base_SetConfig+0xb2>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a2a      	ldr	r2, [pc, #168]	; (8004df0 <TIM_Base_SetConfig+0x120>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d01b      	beq.n	8004d82 <TIM_Base_SetConfig+0xb2>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a29      	ldr	r2, [pc, #164]	; (8004df4 <TIM_Base_SetConfig+0x124>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d017      	beq.n	8004d82 <TIM_Base_SetConfig+0xb2>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a28      	ldr	r2, [pc, #160]	; (8004df8 <TIM_Base_SetConfig+0x128>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d013      	beq.n	8004d82 <TIM_Base_SetConfig+0xb2>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a27      	ldr	r2, [pc, #156]	; (8004dfc <TIM_Base_SetConfig+0x12c>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d00f      	beq.n	8004d82 <TIM_Base_SetConfig+0xb2>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a26      	ldr	r2, [pc, #152]	; (8004e00 <TIM_Base_SetConfig+0x130>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d00b      	beq.n	8004d82 <TIM_Base_SetConfig+0xb2>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a25      	ldr	r2, [pc, #148]	; (8004e04 <TIM_Base_SetConfig+0x134>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d007      	beq.n	8004d82 <TIM_Base_SetConfig+0xb2>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a24      	ldr	r2, [pc, #144]	; (8004e08 <TIM_Base_SetConfig+0x138>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d003      	beq.n	8004d82 <TIM_Base_SetConfig+0xb2>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a23      	ldr	r2, [pc, #140]	; (8004e0c <TIM_Base_SetConfig+0x13c>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d108      	bne.n	8004d94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	689a      	ldr	r2, [r3, #8]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a0a      	ldr	r2, [pc, #40]	; (8004de4 <TIM_Base_SetConfig+0x114>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d003      	beq.n	8004dc8 <TIM_Base_SetConfig+0xf8>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a0c      	ldr	r2, [pc, #48]	; (8004df4 <TIM_Base_SetConfig+0x124>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d103      	bne.n	8004dd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	691a      	ldr	r2, [r3, #16]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	615a      	str	r2, [r3, #20]
}
 8004dd6:	bf00      	nop
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	40010000 	.word	0x40010000
 8004de8:	40000400 	.word	0x40000400
 8004dec:	40000800 	.word	0x40000800
 8004df0:	40000c00 	.word	0x40000c00
 8004df4:	40010400 	.word	0x40010400
 8004df8:	40014000 	.word	0x40014000
 8004dfc:	40014400 	.word	0x40014400
 8004e00:	40014800 	.word	0x40014800
 8004e04:	40001800 	.word	0x40001800
 8004e08:	40001c00 	.word	0x40001c00
 8004e0c:	40002000 	.word	0x40002000

08004e10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b087      	sub	sp, #28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	f023 0201 	bic.w	r2, r3, #1
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a1b      	ldr	r3, [r3, #32]
 8004e2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f023 0303 	bic.w	r3, r3, #3
 8004e46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f023 0302 	bic.w	r3, r3, #2
 8004e58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4a20      	ldr	r2, [pc, #128]	; (8004ee8 <TIM_OC1_SetConfig+0xd8>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d003      	beq.n	8004e74 <TIM_OC1_SetConfig+0x64>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4a1f      	ldr	r2, [pc, #124]	; (8004eec <TIM_OC1_SetConfig+0xdc>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d10c      	bne.n	8004e8e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	f023 0308 	bic.w	r3, r3, #8
 8004e7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	697a      	ldr	r2, [r7, #20]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	f023 0304 	bic.w	r3, r3, #4
 8004e8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a15      	ldr	r2, [pc, #84]	; (8004ee8 <TIM_OC1_SetConfig+0xd8>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d003      	beq.n	8004e9e <TIM_OC1_SetConfig+0x8e>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a14      	ldr	r2, [pc, #80]	; (8004eec <TIM_OC1_SetConfig+0xdc>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d111      	bne.n	8004ec2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ea4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004eac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	693a      	ldr	r2, [r7, #16]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	699b      	ldr	r3, [r3, #24]
 8004ebc:	693a      	ldr	r2, [r7, #16]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	685a      	ldr	r2, [r3, #4]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	621a      	str	r2, [r3, #32]
}
 8004edc:	bf00      	nop
 8004ede:	371c      	adds	r7, #28
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr
 8004ee8:	40010000 	.word	0x40010000
 8004eec:	40010400 	.word	0x40010400

08004ef0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b087      	sub	sp, #28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	f023 0210 	bic.w	r2, r3, #16
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a1b      	ldr	r3, [r3, #32]
 8004f0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	021b      	lsls	r3, r3, #8
 8004f2e:	68fa      	ldr	r2, [r7, #12]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	f023 0320 	bic.w	r3, r3, #32
 8004f3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	011b      	lsls	r3, r3, #4
 8004f42:	697a      	ldr	r2, [r7, #20]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a22      	ldr	r2, [pc, #136]	; (8004fd4 <TIM_OC2_SetConfig+0xe4>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d003      	beq.n	8004f58 <TIM_OC2_SetConfig+0x68>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a21      	ldr	r2, [pc, #132]	; (8004fd8 <TIM_OC2_SetConfig+0xe8>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d10d      	bne.n	8004f74 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f72:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a17      	ldr	r2, [pc, #92]	; (8004fd4 <TIM_OC2_SetConfig+0xe4>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d003      	beq.n	8004f84 <TIM_OC2_SetConfig+0x94>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a16      	ldr	r2, [pc, #88]	; (8004fd8 <TIM_OC2_SetConfig+0xe8>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d113      	bne.n	8004fac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	693a      	ldr	r2, [r7, #16]
 8004fb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	697a      	ldr	r2, [r7, #20]
 8004fc4:	621a      	str	r2, [r3, #32]
}
 8004fc6:	bf00      	nop
 8004fc8:	371c      	adds	r7, #28
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	40010000 	.word	0x40010000
 8004fd8:	40010400 	.word	0x40010400

08004fdc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b087      	sub	sp, #28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a1b      	ldr	r3, [r3, #32]
 8004ff6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800500a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f023 0303 	bic.w	r3, r3, #3
 8005012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	4313      	orrs	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005024:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	021b      	lsls	r3, r3, #8
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	4313      	orrs	r3, r2
 8005030:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a21      	ldr	r2, [pc, #132]	; (80050bc <TIM_OC3_SetConfig+0xe0>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d003      	beq.n	8005042 <TIM_OC3_SetConfig+0x66>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a20      	ldr	r2, [pc, #128]	; (80050c0 <TIM_OC3_SetConfig+0xe4>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d10d      	bne.n	800505e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005048:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	021b      	lsls	r3, r3, #8
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	4313      	orrs	r3, r2
 8005054:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800505c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a16      	ldr	r2, [pc, #88]	; (80050bc <TIM_OC3_SetConfig+0xe0>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d003      	beq.n	800506e <TIM_OC3_SetConfig+0x92>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a15      	ldr	r2, [pc, #84]	; (80050c0 <TIM_OC3_SetConfig+0xe4>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d113      	bne.n	8005096 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005074:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800507c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	011b      	lsls	r3, r3, #4
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	4313      	orrs	r3, r2
 8005088:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	699b      	ldr	r3, [r3, #24]
 800508e:	011b      	lsls	r3, r3, #4
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	4313      	orrs	r3, r2
 8005094:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	685a      	ldr	r2, [r3, #4]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	621a      	str	r2, [r3, #32]
}
 80050b0:	bf00      	nop
 80050b2:	371c      	adds	r7, #28
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr
 80050bc:	40010000 	.word	0x40010000
 80050c0:	40010400 	.word	0x40010400

080050c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b087      	sub	sp, #28
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a1b      	ldr	r3, [r3, #32]
 80050de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	69db      	ldr	r3, [r3, #28]
 80050ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	021b      	lsls	r3, r3, #8
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	4313      	orrs	r3, r2
 8005106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800510e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	031b      	lsls	r3, r3, #12
 8005116:	693a      	ldr	r2, [r7, #16]
 8005118:	4313      	orrs	r3, r2
 800511a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a12      	ldr	r2, [pc, #72]	; (8005168 <TIM_OC4_SetConfig+0xa4>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d003      	beq.n	800512c <TIM_OC4_SetConfig+0x68>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a11      	ldr	r2, [pc, #68]	; (800516c <TIM_OC4_SetConfig+0xa8>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d109      	bne.n	8005140 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005132:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	695b      	ldr	r3, [r3, #20]
 8005138:	019b      	lsls	r3, r3, #6
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	4313      	orrs	r3, r2
 800513e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	697a      	ldr	r2, [r7, #20]
 8005144:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685a      	ldr	r2, [r3, #4]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	621a      	str	r2, [r3, #32]
}
 800515a:	bf00      	nop
 800515c:	371c      	adds	r7, #28
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	40010000 	.word	0x40010000
 800516c:	40010400 	.word	0x40010400

08005170 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005170:	b480      	push	{r7}
 8005172:	b087      	sub	sp, #28
 8005174:	af00      	add	r7, sp, #0
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6a1b      	ldr	r3, [r3, #32]
 8005180:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	f023 0201 	bic.w	r2, r3, #1
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800519a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	011b      	lsls	r3, r3, #4
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f023 030a 	bic.w	r3, r3, #10
 80051ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	621a      	str	r2, [r3, #32]
}
 80051c2:	bf00      	nop
 80051c4:	371c      	adds	r7, #28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr

080051ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051ce:	b480      	push	{r7}
 80051d0:	b087      	sub	sp, #28
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	60f8      	str	r0, [r7, #12]
 80051d6:	60b9      	str	r1, [r7, #8]
 80051d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6a1b      	ldr	r3, [r3, #32]
 80051de:	f023 0210 	bic.w	r2, r3, #16
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	031b      	lsls	r3, r3, #12
 80051fe:	697a      	ldr	r2, [r7, #20]
 8005200:	4313      	orrs	r3, r2
 8005202:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800520a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	011b      	lsls	r3, r3, #4
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	4313      	orrs	r3, r2
 8005214:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	697a      	ldr	r2, [r7, #20]
 800521a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	693a      	ldr	r2, [r7, #16]
 8005220:	621a      	str	r2, [r3, #32]
}
 8005222:	bf00      	nop
 8005224:	371c      	adds	r7, #28
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr

0800522e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800522e:	b480      	push	{r7}
 8005230:	b085      	sub	sp, #20
 8005232:	af00      	add	r7, sp, #0
 8005234:	6078      	str	r0, [r7, #4]
 8005236:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005244:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005246:	683a      	ldr	r2, [r7, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	4313      	orrs	r3, r2
 800524c:	f043 0307 	orr.w	r3, r3, #7
 8005250:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	609a      	str	r2, [r3, #8]
}
 8005258:	bf00      	nop
 800525a:	3714      	adds	r7, #20
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005264:	b480      	push	{r7}
 8005266:	b087      	sub	sp, #28
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
 8005270:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800527e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	021a      	lsls	r2, r3, #8
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	431a      	orrs	r2, r3
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	4313      	orrs	r3, r2
 800528c:	697a      	ldr	r2, [r7, #20]
 800528e:	4313      	orrs	r3, r2
 8005290:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	697a      	ldr	r2, [r7, #20]
 8005296:	609a      	str	r2, [r3, #8]
}
 8005298:	bf00      	nop
 800529a:	371c      	adds	r7, #28
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b087      	sub	sp, #28
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	f003 031f 	and.w	r3, r3, #31
 80052b6:	2201      	movs	r2, #1
 80052b8:	fa02 f303 	lsl.w	r3, r2, r3
 80052bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6a1a      	ldr	r2, [r3, #32]
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	43db      	mvns	r3, r3
 80052c6:	401a      	ands	r2, r3
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6a1a      	ldr	r2, [r3, #32]
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f003 031f 	and.w	r3, r3, #31
 80052d6:	6879      	ldr	r1, [r7, #4]
 80052d8:	fa01 f303 	lsl.w	r3, r1, r3
 80052dc:	431a      	orrs	r2, r3
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	621a      	str	r2, [r3, #32]
}
 80052e2:	bf00      	nop
 80052e4:	371c      	adds	r7, #28
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
	...

080052f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b085      	sub	sp, #20
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005300:	2b01      	cmp	r3, #1
 8005302:	d101      	bne.n	8005308 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005304:	2302      	movs	r3, #2
 8005306:	e05a      	b.n	80053be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2202      	movs	r2, #2
 8005314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800532e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	4313      	orrs	r3, r2
 8005338:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a21      	ldr	r2, [pc, #132]	; (80053cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d022      	beq.n	8005392 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005354:	d01d      	beq.n	8005392 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a1d      	ldr	r2, [pc, #116]	; (80053d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d018      	beq.n	8005392 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a1b      	ldr	r2, [pc, #108]	; (80053d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d013      	beq.n	8005392 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a1a      	ldr	r2, [pc, #104]	; (80053d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d00e      	beq.n	8005392 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a18      	ldr	r2, [pc, #96]	; (80053dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d009      	beq.n	8005392 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a17      	ldr	r2, [pc, #92]	; (80053e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d004      	beq.n	8005392 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a15      	ldr	r2, [pc, #84]	; (80053e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d10c      	bne.n	80053ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005398:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	68ba      	ldr	r2, [r7, #8]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	68ba      	ldr	r2, [r7, #8]
 80053aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3714      	adds	r7, #20
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	40010000 	.word	0x40010000
 80053d0:	40000400 	.word	0x40000400
 80053d4:	40000800 	.word	0x40000800
 80053d8:	40000c00 	.word	0x40000c00
 80053dc:	40010400 	.word	0x40010400
 80053e0:	40014000 	.word	0x40014000
 80053e4:	40001800 	.word	0x40001800

080053e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005404:	bf00      	nop
 8005406:	370c      	adds	r7, #12
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b082      	sub	sp, #8
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d101      	bne.n	8005422 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e03f      	b.n	80054a2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d106      	bne.n	800543c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f7fd f974 	bl	8002724 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2224      	movs	r2, #36	; 0x24
 8005440:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	68da      	ldr	r2, [r3, #12]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005452:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 faf9 	bl	8005a4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	691a      	ldr	r2, [r3, #16]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005468:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	695a      	ldr	r2, [r3, #20]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005478:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68da      	ldr	r2, [r3, #12]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005488:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2220      	movs	r2, #32
 8005494:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2220      	movs	r2, #32
 800549c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3708      	adds	r7, #8
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}

080054aa <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054aa:	b480      	push	{r7}
 80054ac:	b085      	sub	sp, #20
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	60f8      	str	r0, [r7, #12]
 80054b2:	60b9      	str	r1, [r7, #8]
 80054b4:	4613      	mov	r3, r2
 80054b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	2b20      	cmp	r3, #32
 80054c2:	d130      	bne.n	8005526 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d002      	beq.n	80054d0 <HAL_UART_Transmit_IT+0x26>
 80054ca:	88fb      	ldrh	r3, [r7, #6]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d101      	bne.n	80054d4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e029      	b.n	8005528 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d101      	bne.n	80054e2 <HAL_UART_Transmit_IT+0x38>
 80054de:	2302      	movs	r3, #2
 80054e0:	e022      	b.n	8005528 <HAL_UART_Transmit_IT+0x7e>
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	88fa      	ldrh	r2, [r7, #6]
 80054f4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	88fa      	ldrh	r2, [r7, #6]
 80054fa:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2200      	movs	r2, #0
 8005500:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2221      	movs	r2, #33	; 0x21
 8005506:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68da      	ldr	r2, [r3, #12]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005520:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005522:	2300      	movs	r3, #0
 8005524:	e000      	b.n	8005528 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005526:	2302      	movs	r3, #2
  }
}
 8005528:	4618      	mov	r0, r3
 800552a:	3714      	adds	r7, #20
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005534:	b480      	push	{r7}
 8005536:	b085      	sub	sp, #20
 8005538:	af00      	add	r7, sp, #0
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	4613      	mov	r3, r2
 8005540:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b20      	cmp	r3, #32
 800554c:	d140      	bne.n	80055d0 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d002      	beq.n	800555a <HAL_UART_Receive_IT+0x26>
 8005554:	88fb      	ldrh	r3, [r7, #6]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e039      	b.n	80055d2 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005564:	2b01      	cmp	r3, #1
 8005566:	d101      	bne.n	800556c <HAL_UART_Receive_IT+0x38>
 8005568:	2302      	movs	r3, #2
 800556a:	e032      	b.n	80055d2 <HAL_UART_Receive_IT+0x9e>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	68ba      	ldr	r2, [r7, #8]
 8005578:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	88fa      	ldrh	r2, [r7, #6]
 800557e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	88fa      	ldrh	r2, [r7, #6]
 8005584:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2222      	movs	r2, #34	; 0x22
 8005590:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68da      	ldr	r2, [r3, #12]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055aa:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	695a      	ldr	r2, [r3, #20]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0201 	orr.w	r2, r2, #1
 80055ba:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68da      	ldr	r2, [r3, #12]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f042 0220 	orr.w	r2, r2, #32
 80055ca:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80055cc:	2300      	movs	r3, #0
 80055ce:	e000      	b.n	80055d2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80055d0:	2302      	movs	r3, #2
  }
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3714      	adds	r7, #20
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
	...

080055e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b088      	sub	sp, #32
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005600:	2300      	movs	r3, #0
 8005602:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005604:	2300      	movs	r3, #0
 8005606:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	f003 030f 	and.w	r3, r3, #15
 800560e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10d      	bne.n	8005632 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	f003 0320 	and.w	r3, r3, #32
 800561c:	2b00      	cmp	r3, #0
 800561e:	d008      	beq.n	8005632 <HAL_UART_IRQHandler+0x52>
 8005620:	69bb      	ldr	r3, [r7, #24]
 8005622:	f003 0320 	and.w	r3, r3, #32
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f98c 	bl	8005948 <UART_Receive_IT>
      return;
 8005630:	e0d1      	b.n	80057d6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	2b00      	cmp	r3, #0
 8005636:	f000 80b0 	beq.w	800579a <HAL_UART_IRQHandler+0x1ba>
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	f003 0301 	and.w	r3, r3, #1
 8005640:	2b00      	cmp	r3, #0
 8005642:	d105      	bne.n	8005650 <HAL_UART_IRQHandler+0x70>
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800564a:	2b00      	cmp	r3, #0
 800564c:	f000 80a5 	beq.w	800579a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005650:	69fb      	ldr	r3, [r7, #28]
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00a      	beq.n	8005670 <HAL_UART_IRQHandler+0x90>
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005660:	2b00      	cmp	r3, #0
 8005662:	d005      	beq.n	8005670 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005668:	f043 0201 	orr.w	r2, r3, #1
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	f003 0304 	and.w	r3, r3, #4
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00a      	beq.n	8005690 <HAL_UART_IRQHandler+0xb0>
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f003 0301 	and.w	r3, r3, #1
 8005680:	2b00      	cmp	r3, #0
 8005682:	d005      	beq.n	8005690 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005688:	f043 0202 	orr.w	r2, r3, #2
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00a      	beq.n	80056b0 <HAL_UART_IRQHandler+0xd0>
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	f003 0301 	and.w	r3, r3, #1
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d005      	beq.n	80056b0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056a8:	f043 0204 	orr.w	r2, r3, #4
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80056b0:	69fb      	ldr	r3, [r7, #28]
 80056b2:	f003 0308 	and.w	r3, r3, #8
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00f      	beq.n	80056da <HAL_UART_IRQHandler+0xfa>
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	f003 0320 	and.w	r3, r3, #32
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d104      	bne.n	80056ce <HAL_UART_IRQHandler+0xee>
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	f003 0301 	and.w	r3, r3, #1
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d005      	beq.n	80056da <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056d2:	f043 0208 	orr.w	r2, r3, #8
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d078      	beq.n	80057d4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	f003 0320 	and.w	r3, r3, #32
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d007      	beq.n	80056fc <HAL_UART_IRQHandler+0x11c>
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	f003 0320 	and.w	r3, r3, #32
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d002      	beq.n	80056fc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f926 	bl	8005948 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005706:	2b40      	cmp	r3, #64	; 0x40
 8005708:	bf0c      	ite	eq
 800570a:	2301      	moveq	r3, #1
 800570c:	2300      	movne	r3, #0
 800570e:	b2db      	uxtb	r3, r3
 8005710:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005716:	f003 0308 	and.w	r3, r3, #8
 800571a:	2b00      	cmp	r3, #0
 800571c:	d102      	bne.n	8005724 <HAL_UART_IRQHandler+0x144>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d031      	beq.n	8005788 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f000 f86f 	bl	8005808 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005734:	2b40      	cmp	r3, #64	; 0x40
 8005736:	d123      	bne.n	8005780 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	695a      	ldr	r2, [r3, #20]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005746:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574c:	2b00      	cmp	r3, #0
 800574e:	d013      	beq.n	8005778 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005754:	4a21      	ldr	r2, [pc, #132]	; (80057dc <HAL_UART_IRQHandler+0x1fc>)
 8005756:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800575c:	4618      	mov	r0, r3
 800575e:	f7fd fc67 	bl	8003030 <HAL_DMA_Abort_IT>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d016      	beq.n	8005796 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800576c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005772:	4610      	mov	r0, r2
 8005774:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005776:	e00e      	b.n	8005796 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f83b 	bl	80057f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800577e:	e00a      	b.n	8005796 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f000 f837 	bl	80057f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005786:	e006      	b.n	8005796 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f000 f833 	bl	80057f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005794:	e01e      	b.n	80057d4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005796:	bf00      	nop
    return;
 8005798:	e01c      	b.n	80057d4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d008      	beq.n	80057b6 <HAL_UART_IRQHandler+0x1d6>
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d003      	beq.n	80057b6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 f85c 	bl	800586c <UART_Transmit_IT>
    return;
 80057b4:	e00f      	b.n	80057d6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d00a      	beq.n	80057d6 <HAL_UART_IRQHandler+0x1f6>
 80057c0:	69bb      	ldr	r3, [r7, #24]
 80057c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d005      	beq.n	80057d6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 f8a4 	bl	8005918 <UART_EndTransmit_IT>
    return;
 80057d0:	bf00      	nop
 80057d2:	e000      	b.n	80057d6 <HAL_UART_IRQHandler+0x1f6>
    return;
 80057d4:	bf00      	nop
  }
}
 80057d6:	3720      	adds	r7, #32
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	08005845 	.word	0x08005845

080057e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80057e8:	bf00      	nop
 80057ea:	370c      	adds	r7, #12
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b083      	sub	sp, #12
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68da      	ldr	r2, [r3, #12]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800581e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	695a      	ldr	r2, [r3, #20]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 0201 	bic.w	r2, r2, #1
 800582e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2220      	movs	r2, #32
 8005834:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005850:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800585e:	68f8      	ldr	r0, [r7, #12]
 8005860:	f7ff ffc8 	bl	80057f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005864:	bf00      	nop
 8005866:	3710      	adds	r7, #16
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800586c:	b480      	push	{r7}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800587a:	b2db      	uxtb	r3, r3
 800587c:	2b21      	cmp	r3, #33	; 0x21
 800587e:	d144      	bne.n	800590a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005888:	d11a      	bne.n	80058c0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	881b      	ldrh	r3, [r3, #0]
 8005894:	461a      	mov	r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800589e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	691b      	ldr	r3, [r3, #16]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d105      	bne.n	80058b4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6a1b      	ldr	r3, [r3, #32]
 80058ac:	1c9a      	adds	r2, r3, #2
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	621a      	str	r2, [r3, #32]
 80058b2:	e00e      	b.n	80058d2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a1b      	ldr	r3, [r3, #32]
 80058b8:	1c5a      	adds	r2, r3, #1
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	621a      	str	r2, [r3, #32]
 80058be:	e008      	b.n	80058d2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a1b      	ldr	r3, [r3, #32]
 80058c4:	1c59      	adds	r1, r3, #1
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	6211      	str	r1, [r2, #32]
 80058ca:	781a      	ldrb	r2, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	3b01      	subs	r3, #1
 80058da:	b29b      	uxth	r3, r3
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	4619      	mov	r1, r3
 80058e0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d10f      	bne.n	8005906 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68da      	ldr	r2, [r3, #12]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	68da      	ldr	r2, [r3, #12]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005904:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	e000      	b.n	800590c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800590a:	2302      	movs	r3, #2
  }
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68da      	ldr	r2, [r3, #12]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800592e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2220      	movs	r2, #32
 8005934:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f7ff ff51 	bl	80057e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800593e:	2300      	movs	r3, #0
}
 8005940:	4618      	mov	r0, r3
 8005942:	3708      	adds	r7, #8
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b084      	sub	sp, #16
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005956:	b2db      	uxtb	r3, r3
 8005958:	2b22      	cmp	r3, #34	; 0x22
 800595a:	d171      	bne.n	8005a40 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005964:	d123      	bne.n	80059ae <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800596a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d10e      	bne.n	8005992 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	b29b      	uxth	r3, r3
 800597c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005980:	b29a      	uxth	r2, r3
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800598a:	1c9a      	adds	r2, r3, #2
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	629a      	str	r2, [r3, #40]	; 0x28
 8005990:	e029      	b.n	80059e6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	b29b      	uxth	r3, r3
 800599a:	b2db      	uxtb	r3, r3
 800599c:	b29a      	uxth	r2, r3
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a6:	1c5a      	adds	r2, r3, #1
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	629a      	str	r2, [r3, #40]	; 0x28
 80059ac:	e01b      	b.n	80059e6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d10a      	bne.n	80059cc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	6858      	ldr	r0, [r3, #4]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c0:	1c59      	adds	r1, r3, #1
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	6291      	str	r1, [r2, #40]	; 0x28
 80059c6:	b2c2      	uxtb	r2, r0
 80059c8:	701a      	strb	r2, [r3, #0]
 80059ca:	e00c      	b.n	80059e6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	b2da      	uxtb	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d8:	1c58      	adds	r0, r3, #1
 80059da:	6879      	ldr	r1, [r7, #4]
 80059dc:	6288      	str	r0, [r1, #40]	; 0x28
 80059de:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80059e2:	b2d2      	uxtb	r2, r2
 80059e4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	3b01      	subs	r3, #1
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	4619      	mov	r1, r3
 80059f4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d120      	bne.n	8005a3c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68da      	ldr	r2, [r3, #12]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f022 0220 	bic.w	r2, r2, #32
 8005a08:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	68da      	ldr	r2, [r3, #12]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	695a      	ldr	r2, [r3, #20]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f022 0201 	bic.w	r2, r2, #1
 8005a28:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2220      	movs	r2, #32
 8005a2e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f7fb fc16 	bl	8001264 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	e002      	b.n	8005a42 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	e000      	b.n	8005a42 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005a40:	2302      	movs	r3, #2
  }
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3710      	adds	r7, #16
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
	...

08005a4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a50:	b085      	sub	sp, #20
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	68da      	ldr	r2, [r3, #12]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	431a      	orrs	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	431a      	orrs	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	69db      	ldr	r3, [r3, #28]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005a8e:	f023 030c 	bic.w	r3, r3, #12
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	6812      	ldr	r2, [r2, #0]
 8005a96:	68f9      	ldr	r1, [r7, #12]
 8005a98:	430b      	orrs	r3, r1
 8005a9a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	699a      	ldr	r2, [r3, #24]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	69db      	ldr	r3, [r3, #28]
 8005ab6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aba:	f040 818b 	bne.w	8005dd4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4ac1      	ldr	r2, [pc, #772]	; (8005dc8 <UART_SetConfig+0x37c>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d005      	beq.n	8005ad4 <UART_SetConfig+0x88>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4abf      	ldr	r2, [pc, #764]	; (8005dcc <UART_SetConfig+0x380>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	f040 80bd 	bne.w	8005c4e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ad4:	f7fe fb44 	bl	8004160 <HAL_RCC_GetPCLK2Freq>
 8005ad8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	461d      	mov	r5, r3
 8005ade:	f04f 0600 	mov.w	r6, #0
 8005ae2:	46a8      	mov	r8, r5
 8005ae4:	46b1      	mov	r9, r6
 8005ae6:	eb18 0308 	adds.w	r3, r8, r8
 8005aea:	eb49 0409 	adc.w	r4, r9, r9
 8005aee:	4698      	mov	r8, r3
 8005af0:	46a1      	mov	r9, r4
 8005af2:	eb18 0805 	adds.w	r8, r8, r5
 8005af6:	eb49 0906 	adc.w	r9, r9, r6
 8005afa:	f04f 0100 	mov.w	r1, #0
 8005afe:	f04f 0200 	mov.w	r2, #0
 8005b02:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005b06:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005b0a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005b0e:	4688      	mov	r8, r1
 8005b10:	4691      	mov	r9, r2
 8005b12:	eb18 0005 	adds.w	r0, r8, r5
 8005b16:	eb49 0106 	adc.w	r1, r9, r6
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	461d      	mov	r5, r3
 8005b20:	f04f 0600 	mov.w	r6, #0
 8005b24:	196b      	adds	r3, r5, r5
 8005b26:	eb46 0406 	adc.w	r4, r6, r6
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	4623      	mov	r3, r4
 8005b2e:	f7fb f8bb 	bl	8000ca8 <__aeabi_uldivmod>
 8005b32:	4603      	mov	r3, r0
 8005b34:	460c      	mov	r4, r1
 8005b36:	461a      	mov	r2, r3
 8005b38:	4ba5      	ldr	r3, [pc, #660]	; (8005dd0 <UART_SetConfig+0x384>)
 8005b3a:	fba3 2302 	umull	r2, r3, r3, r2
 8005b3e:	095b      	lsrs	r3, r3, #5
 8005b40:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	461d      	mov	r5, r3
 8005b48:	f04f 0600 	mov.w	r6, #0
 8005b4c:	46a9      	mov	r9, r5
 8005b4e:	46b2      	mov	sl, r6
 8005b50:	eb19 0309 	adds.w	r3, r9, r9
 8005b54:	eb4a 040a 	adc.w	r4, sl, sl
 8005b58:	4699      	mov	r9, r3
 8005b5a:	46a2      	mov	sl, r4
 8005b5c:	eb19 0905 	adds.w	r9, r9, r5
 8005b60:	eb4a 0a06 	adc.w	sl, sl, r6
 8005b64:	f04f 0100 	mov.w	r1, #0
 8005b68:	f04f 0200 	mov.w	r2, #0
 8005b6c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b70:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005b74:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005b78:	4689      	mov	r9, r1
 8005b7a:	4692      	mov	sl, r2
 8005b7c:	eb19 0005 	adds.w	r0, r9, r5
 8005b80:	eb4a 0106 	adc.w	r1, sl, r6
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	461d      	mov	r5, r3
 8005b8a:	f04f 0600 	mov.w	r6, #0
 8005b8e:	196b      	adds	r3, r5, r5
 8005b90:	eb46 0406 	adc.w	r4, r6, r6
 8005b94:	461a      	mov	r2, r3
 8005b96:	4623      	mov	r3, r4
 8005b98:	f7fb f886 	bl	8000ca8 <__aeabi_uldivmod>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	460c      	mov	r4, r1
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	4b8b      	ldr	r3, [pc, #556]	; (8005dd0 <UART_SetConfig+0x384>)
 8005ba4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ba8:	095b      	lsrs	r3, r3, #5
 8005baa:	2164      	movs	r1, #100	; 0x64
 8005bac:	fb01 f303 	mul.w	r3, r1, r3
 8005bb0:	1ad3      	subs	r3, r2, r3
 8005bb2:	00db      	lsls	r3, r3, #3
 8005bb4:	3332      	adds	r3, #50	; 0x32
 8005bb6:	4a86      	ldr	r2, [pc, #536]	; (8005dd0 <UART_SetConfig+0x384>)
 8005bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bbc:	095b      	lsrs	r3, r3, #5
 8005bbe:	005b      	lsls	r3, r3, #1
 8005bc0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005bc4:	4498      	add	r8, r3
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	461d      	mov	r5, r3
 8005bca:	f04f 0600 	mov.w	r6, #0
 8005bce:	46a9      	mov	r9, r5
 8005bd0:	46b2      	mov	sl, r6
 8005bd2:	eb19 0309 	adds.w	r3, r9, r9
 8005bd6:	eb4a 040a 	adc.w	r4, sl, sl
 8005bda:	4699      	mov	r9, r3
 8005bdc:	46a2      	mov	sl, r4
 8005bde:	eb19 0905 	adds.w	r9, r9, r5
 8005be2:	eb4a 0a06 	adc.w	sl, sl, r6
 8005be6:	f04f 0100 	mov.w	r1, #0
 8005bea:	f04f 0200 	mov.w	r2, #0
 8005bee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bf2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005bf6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005bfa:	4689      	mov	r9, r1
 8005bfc:	4692      	mov	sl, r2
 8005bfe:	eb19 0005 	adds.w	r0, r9, r5
 8005c02:	eb4a 0106 	adc.w	r1, sl, r6
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	461d      	mov	r5, r3
 8005c0c:	f04f 0600 	mov.w	r6, #0
 8005c10:	196b      	adds	r3, r5, r5
 8005c12:	eb46 0406 	adc.w	r4, r6, r6
 8005c16:	461a      	mov	r2, r3
 8005c18:	4623      	mov	r3, r4
 8005c1a:	f7fb f845 	bl	8000ca8 <__aeabi_uldivmod>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	460c      	mov	r4, r1
 8005c22:	461a      	mov	r2, r3
 8005c24:	4b6a      	ldr	r3, [pc, #424]	; (8005dd0 <UART_SetConfig+0x384>)
 8005c26:	fba3 1302 	umull	r1, r3, r3, r2
 8005c2a:	095b      	lsrs	r3, r3, #5
 8005c2c:	2164      	movs	r1, #100	; 0x64
 8005c2e:	fb01 f303 	mul.w	r3, r1, r3
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	00db      	lsls	r3, r3, #3
 8005c36:	3332      	adds	r3, #50	; 0x32
 8005c38:	4a65      	ldr	r2, [pc, #404]	; (8005dd0 <UART_SetConfig+0x384>)
 8005c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c3e:	095b      	lsrs	r3, r3, #5
 8005c40:	f003 0207 	and.w	r2, r3, #7
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4442      	add	r2, r8
 8005c4a:	609a      	str	r2, [r3, #8]
 8005c4c:	e26f      	b.n	800612e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c4e:	f7fe fa73 	bl	8004138 <HAL_RCC_GetPCLK1Freq>
 8005c52:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	461d      	mov	r5, r3
 8005c58:	f04f 0600 	mov.w	r6, #0
 8005c5c:	46a8      	mov	r8, r5
 8005c5e:	46b1      	mov	r9, r6
 8005c60:	eb18 0308 	adds.w	r3, r8, r8
 8005c64:	eb49 0409 	adc.w	r4, r9, r9
 8005c68:	4698      	mov	r8, r3
 8005c6a:	46a1      	mov	r9, r4
 8005c6c:	eb18 0805 	adds.w	r8, r8, r5
 8005c70:	eb49 0906 	adc.w	r9, r9, r6
 8005c74:	f04f 0100 	mov.w	r1, #0
 8005c78:	f04f 0200 	mov.w	r2, #0
 8005c7c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005c80:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005c84:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005c88:	4688      	mov	r8, r1
 8005c8a:	4691      	mov	r9, r2
 8005c8c:	eb18 0005 	adds.w	r0, r8, r5
 8005c90:	eb49 0106 	adc.w	r1, r9, r6
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	461d      	mov	r5, r3
 8005c9a:	f04f 0600 	mov.w	r6, #0
 8005c9e:	196b      	adds	r3, r5, r5
 8005ca0:	eb46 0406 	adc.w	r4, r6, r6
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	4623      	mov	r3, r4
 8005ca8:	f7fa fffe 	bl	8000ca8 <__aeabi_uldivmod>
 8005cac:	4603      	mov	r3, r0
 8005cae:	460c      	mov	r4, r1
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	4b47      	ldr	r3, [pc, #284]	; (8005dd0 <UART_SetConfig+0x384>)
 8005cb4:	fba3 2302 	umull	r2, r3, r3, r2
 8005cb8:	095b      	lsrs	r3, r3, #5
 8005cba:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	461d      	mov	r5, r3
 8005cc2:	f04f 0600 	mov.w	r6, #0
 8005cc6:	46a9      	mov	r9, r5
 8005cc8:	46b2      	mov	sl, r6
 8005cca:	eb19 0309 	adds.w	r3, r9, r9
 8005cce:	eb4a 040a 	adc.w	r4, sl, sl
 8005cd2:	4699      	mov	r9, r3
 8005cd4:	46a2      	mov	sl, r4
 8005cd6:	eb19 0905 	adds.w	r9, r9, r5
 8005cda:	eb4a 0a06 	adc.w	sl, sl, r6
 8005cde:	f04f 0100 	mov.w	r1, #0
 8005ce2:	f04f 0200 	mov.w	r2, #0
 8005ce6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005cee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005cf2:	4689      	mov	r9, r1
 8005cf4:	4692      	mov	sl, r2
 8005cf6:	eb19 0005 	adds.w	r0, r9, r5
 8005cfa:	eb4a 0106 	adc.w	r1, sl, r6
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	461d      	mov	r5, r3
 8005d04:	f04f 0600 	mov.w	r6, #0
 8005d08:	196b      	adds	r3, r5, r5
 8005d0a:	eb46 0406 	adc.w	r4, r6, r6
 8005d0e:	461a      	mov	r2, r3
 8005d10:	4623      	mov	r3, r4
 8005d12:	f7fa ffc9 	bl	8000ca8 <__aeabi_uldivmod>
 8005d16:	4603      	mov	r3, r0
 8005d18:	460c      	mov	r4, r1
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	4b2c      	ldr	r3, [pc, #176]	; (8005dd0 <UART_SetConfig+0x384>)
 8005d1e:	fba3 1302 	umull	r1, r3, r3, r2
 8005d22:	095b      	lsrs	r3, r3, #5
 8005d24:	2164      	movs	r1, #100	; 0x64
 8005d26:	fb01 f303 	mul.w	r3, r1, r3
 8005d2a:	1ad3      	subs	r3, r2, r3
 8005d2c:	00db      	lsls	r3, r3, #3
 8005d2e:	3332      	adds	r3, #50	; 0x32
 8005d30:	4a27      	ldr	r2, [pc, #156]	; (8005dd0 <UART_SetConfig+0x384>)
 8005d32:	fba2 2303 	umull	r2, r3, r2, r3
 8005d36:	095b      	lsrs	r3, r3, #5
 8005d38:	005b      	lsls	r3, r3, #1
 8005d3a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005d3e:	4498      	add	r8, r3
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	461d      	mov	r5, r3
 8005d44:	f04f 0600 	mov.w	r6, #0
 8005d48:	46a9      	mov	r9, r5
 8005d4a:	46b2      	mov	sl, r6
 8005d4c:	eb19 0309 	adds.w	r3, r9, r9
 8005d50:	eb4a 040a 	adc.w	r4, sl, sl
 8005d54:	4699      	mov	r9, r3
 8005d56:	46a2      	mov	sl, r4
 8005d58:	eb19 0905 	adds.w	r9, r9, r5
 8005d5c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005d60:	f04f 0100 	mov.w	r1, #0
 8005d64:	f04f 0200 	mov.w	r2, #0
 8005d68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d6c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005d70:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005d74:	4689      	mov	r9, r1
 8005d76:	4692      	mov	sl, r2
 8005d78:	eb19 0005 	adds.w	r0, r9, r5
 8005d7c:	eb4a 0106 	adc.w	r1, sl, r6
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	461d      	mov	r5, r3
 8005d86:	f04f 0600 	mov.w	r6, #0
 8005d8a:	196b      	adds	r3, r5, r5
 8005d8c:	eb46 0406 	adc.w	r4, r6, r6
 8005d90:	461a      	mov	r2, r3
 8005d92:	4623      	mov	r3, r4
 8005d94:	f7fa ff88 	bl	8000ca8 <__aeabi_uldivmod>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	460c      	mov	r4, r1
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	4b0c      	ldr	r3, [pc, #48]	; (8005dd0 <UART_SetConfig+0x384>)
 8005da0:	fba3 1302 	umull	r1, r3, r3, r2
 8005da4:	095b      	lsrs	r3, r3, #5
 8005da6:	2164      	movs	r1, #100	; 0x64
 8005da8:	fb01 f303 	mul.w	r3, r1, r3
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	00db      	lsls	r3, r3, #3
 8005db0:	3332      	adds	r3, #50	; 0x32
 8005db2:	4a07      	ldr	r2, [pc, #28]	; (8005dd0 <UART_SetConfig+0x384>)
 8005db4:	fba2 2303 	umull	r2, r3, r2, r3
 8005db8:	095b      	lsrs	r3, r3, #5
 8005dba:	f003 0207 	and.w	r2, r3, #7
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4442      	add	r2, r8
 8005dc4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005dc6:	e1b2      	b.n	800612e <UART_SetConfig+0x6e2>
 8005dc8:	40011000 	.word	0x40011000
 8005dcc:	40011400 	.word	0x40011400
 8005dd0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4ad7      	ldr	r2, [pc, #860]	; (8006138 <UART_SetConfig+0x6ec>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d005      	beq.n	8005dea <UART_SetConfig+0x39e>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4ad6      	ldr	r2, [pc, #856]	; (800613c <UART_SetConfig+0x6f0>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	f040 80d1 	bne.w	8005f8c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005dea:	f7fe f9b9 	bl	8004160 <HAL_RCC_GetPCLK2Freq>
 8005dee:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	469a      	mov	sl, r3
 8005df4:	f04f 0b00 	mov.w	fp, #0
 8005df8:	46d0      	mov	r8, sl
 8005dfa:	46d9      	mov	r9, fp
 8005dfc:	eb18 0308 	adds.w	r3, r8, r8
 8005e00:	eb49 0409 	adc.w	r4, r9, r9
 8005e04:	4698      	mov	r8, r3
 8005e06:	46a1      	mov	r9, r4
 8005e08:	eb18 080a 	adds.w	r8, r8, sl
 8005e0c:	eb49 090b 	adc.w	r9, r9, fp
 8005e10:	f04f 0100 	mov.w	r1, #0
 8005e14:	f04f 0200 	mov.w	r2, #0
 8005e18:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005e1c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005e20:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005e24:	4688      	mov	r8, r1
 8005e26:	4691      	mov	r9, r2
 8005e28:	eb1a 0508 	adds.w	r5, sl, r8
 8005e2c:	eb4b 0609 	adc.w	r6, fp, r9
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	4619      	mov	r1, r3
 8005e36:	f04f 0200 	mov.w	r2, #0
 8005e3a:	f04f 0300 	mov.w	r3, #0
 8005e3e:	f04f 0400 	mov.w	r4, #0
 8005e42:	0094      	lsls	r4, r2, #2
 8005e44:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005e48:	008b      	lsls	r3, r1, #2
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	4623      	mov	r3, r4
 8005e4e:	4628      	mov	r0, r5
 8005e50:	4631      	mov	r1, r6
 8005e52:	f7fa ff29 	bl	8000ca8 <__aeabi_uldivmod>
 8005e56:	4603      	mov	r3, r0
 8005e58:	460c      	mov	r4, r1
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	4bb8      	ldr	r3, [pc, #736]	; (8006140 <UART_SetConfig+0x6f4>)
 8005e5e:	fba3 2302 	umull	r2, r3, r3, r2
 8005e62:	095b      	lsrs	r3, r3, #5
 8005e64:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	469b      	mov	fp, r3
 8005e6c:	f04f 0c00 	mov.w	ip, #0
 8005e70:	46d9      	mov	r9, fp
 8005e72:	46e2      	mov	sl, ip
 8005e74:	eb19 0309 	adds.w	r3, r9, r9
 8005e78:	eb4a 040a 	adc.w	r4, sl, sl
 8005e7c:	4699      	mov	r9, r3
 8005e7e:	46a2      	mov	sl, r4
 8005e80:	eb19 090b 	adds.w	r9, r9, fp
 8005e84:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005e88:	f04f 0100 	mov.w	r1, #0
 8005e8c:	f04f 0200 	mov.w	r2, #0
 8005e90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e94:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005e98:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005e9c:	4689      	mov	r9, r1
 8005e9e:	4692      	mov	sl, r2
 8005ea0:	eb1b 0509 	adds.w	r5, fp, r9
 8005ea4:	eb4c 060a 	adc.w	r6, ip, sl
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	4619      	mov	r1, r3
 8005eae:	f04f 0200 	mov.w	r2, #0
 8005eb2:	f04f 0300 	mov.w	r3, #0
 8005eb6:	f04f 0400 	mov.w	r4, #0
 8005eba:	0094      	lsls	r4, r2, #2
 8005ebc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005ec0:	008b      	lsls	r3, r1, #2
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	4623      	mov	r3, r4
 8005ec6:	4628      	mov	r0, r5
 8005ec8:	4631      	mov	r1, r6
 8005eca:	f7fa feed 	bl	8000ca8 <__aeabi_uldivmod>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	460c      	mov	r4, r1
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	4b9a      	ldr	r3, [pc, #616]	; (8006140 <UART_SetConfig+0x6f4>)
 8005ed6:	fba3 1302 	umull	r1, r3, r3, r2
 8005eda:	095b      	lsrs	r3, r3, #5
 8005edc:	2164      	movs	r1, #100	; 0x64
 8005ede:	fb01 f303 	mul.w	r3, r1, r3
 8005ee2:	1ad3      	subs	r3, r2, r3
 8005ee4:	011b      	lsls	r3, r3, #4
 8005ee6:	3332      	adds	r3, #50	; 0x32
 8005ee8:	4a95      	ldr	r2, [pc, #596]	; (8006140 <UART_SetConfig+0x6f4>)
 8005eea:	fba2 2303 	umull	r2, r3, r2, r3
 8005eee:	095b      	lsrs	r3, r3, #5
 8005ef0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ef4:	4498      	add	r8, r3
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	469b      	mov	fp, r3
 8005efa:	f04f 0c00 	mov.w	ip, #0
 8005efe:	46d9      	mov	r9, fp
 8005f00:	46e2      	mov	sl, ip
 8005f02:	eb19 0309 	adds.w	r3, r9, r9
 8005f06:	eb4a 040a 	adc.w	r4, sl, sl
 8005f0a:	4699      	mov	r9, r3
 8005f0c:	46a2      	mov	sl, r4
 8005f0e:	eb19 090b 	adds.w	r9, r9, fp
 8005f12:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005f16:	f04f 0100 	mov.w	r1, #0
 8005f1a:	f04f 0200 	mov.w	r2, #0
 8005f1e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f22:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f26:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f2a:	4689      	mov	r9, r1
 8005f2c:	4692      	mov	sl, r2
 8005f2e:	eb1b 0509 	adds.w	r5, fp, r9
 8005f32:	eb4c 060a 	adc.w	r6, ip, sl
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	f04f 0200 	mov.w	r2, #0
 8005f40:	f04f 0300 	mov.w	r3, #0
 8005f44:	f04f 0400 	mov.w	r4, #0
 8005f48:	0094      	lsls	r4, r2, #2
 8005f4a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005f4e:	008b      	lsls	r3, r1, #2
 8005f50:	461a      	mov	r2, r3
 8005f52:	4623      	mov	r3, r4
 8005f54:	4628      	mov	r0, r5
 8005f56:	4631      	mov	r1, r6
 8005f58:	f7fa fea6 	bl	8000ca8 <__aeabi_uldivmod>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	460c      	mov	r4, r1
 8005f60:	461a      	mov	r2, r3
 8005f62:	4b77      	ldr	r3, [pc, #476]	; (8006140 <UART_SetConfig+0x6f4>)
 8005f64:	fba3 1302 	umull	r1, r3, r3, r2
 8005f68:	095b      	lsrs	r3, r3, #5
 8005f6a:	2164      	movs	r1, #100	; 0x64
 8005f6c:	fb01 f303 	mul.w	r3, r1, r3
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	011b      	lsls	r3, r3, #4
 8005f74:	3332      	adds	r3, #50	; 0x32
 8005f76:	4a72      	ldr	r2, [pc, #456]	; (8006140 <UART_SetConfig+0x6f4>)
 8005f78:	fba2 2303 	umull	r2, r3, r2, r3
 8005f7c:	095b      	lsrs	r3, r3, #5
 8005f7e:	f003 020f 	and.w	r2, r3, #15
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4442      	add	r2, r8
 8005f88:	609a      	str	r2, [r3, #8]
 8005f8a:	e0d0      	b.n	800612e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f8c:	f7fe f8d4 	bl	8004138 <HAL_RCC_GetPCLK1Freq>
 8005f90:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	469a      	mov	sl, r3
 8005f96:	f04f 0b00 	mov.w	fp, #0
 8005f9a:	46d0      	mov	r8, sl
 8005f9c:	46d9      	mov	r9, fp
 8005f9e:	eb18 0308 	adds.w	r3, r8, r8
 8005fa2:	eb49 0409 	adc.w	r4, r9, r9
 8005fa6:	4698      	mov	r8, r3
 8005fa8:	46a1      	mov	r9, r4
 8005faa:	eb18 080a 	adds.w	r8, r8, sl
 8005fae:	eb49 090b 	adc.w	r9, r9, fp
 8005fb2:	f04f 0100 	mov.w	r1, #0
 8005fb6:	f04f 0200 	mov.w	r2, #0
 8005fba:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005fbe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005fc2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005fc6:	4688      	mov	r8, r1
 8005fc8:	4691      	mov	r9, r2
 8005fca:	eb1a 0508 	adds.w	r5, sl, r8
 8005fce:	eb4b 0609 	adc.w	r6, fp, r9
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	f04f 0200 	mov.w	r2, #0
 8005fdc:	f04f 0300 	mov.w	r3, #0
 8005fe0:	f04f 0400 	mov.w	r4, #0
 8005fe4:	0094      	lsls	r4, r2, #2
 8005fe6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005fea:	008b      	lsls	r3, r1, #2
 8005fec:	461a      	mov	r2, r3
 8005fee:	4623      	mov	r3, r4
 8005ff0:	4628      	mov	r0, r5
 8005ff2:	4631      	mov	r1, r6
 8005ff4:	f7fa fe58 	bl	8000ca8 <__aeabi_uldivmod>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	460c      	mov	r4, r1
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	4b50      	ldr	r3, [pc, #320]	; (8006140 <UART_SetConfig+0x6f4>)
 8006000:	fba3 2302 	umull	r2, r3, r3, r2
 8006004:	095b      	lsrs	r3, r3, #5
 8006006:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	469b      	mov	fp, r3
 800600e:	f04f 0c00 	mov.w	ip, #0
 8006012:	46d9      	mov	r9, fp
 8006014:	46e2      	mov	sl, ip
 8006016:	eb19 0309 	adds.w	r3, r9, r9
 800601a:	eb4a 040a 	adc.w	r4, sl, sl
 800601e:	4699      	mov	r9, r3
 8006020:	46a2      	mov	sl, r4
 8006022:	eb19 090b 	adds.w	r9, r9, fp
 8006026:	eb4a 0a0c 	adc.w	sl, sl, ip
 800602a:	f04f 0100 	mov.w	r1, #0
 800602e:	f04f 0200 	mov.w	r2, #0
 8006032:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006036:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800603a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800603e:	4689      	mov	r9, r1
 8006040:	4692      	mov	sl, r2
 8006042:	eb1b 0509 	adds.w	r5, fp, r9
 8006046:	eb4c 060a 	adc.w	r6, ip, sl
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	4619      	mov	r1, r3
 8006050:	f04f 0200 	mov.w	r2, #0
 8006054:	f04f 0300 	mov.w	r3, #0
 8006058:	f04f 0400 	mov.w	r4, #0
 800605c:	0094      	lsls	r4, r2, #2
 800605e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006062:	008b      	lsls	r3, r1, #2
 8006064:	461a      	mov	r2, r3
 8006066:	4623      	mov	r3, r4
 8006068:	4628      	mov	r0, r5
 800606a:	4631      	mov	r1, r6
 800606c:	f7fa fe1c 	bl	8000ca8 <__aeabi_uldivmod>
 8006070:	4603      	mov	r3, r0
 8006072:	460c      	mov	r4, r1
 8006074:	461a      	mov	r2, r3
 8006076:	4b32      	ldr	r3, [pc, #200]	; (8006140 <UART_SetConfig+0x6f4>)
 8006078:	fba3 1302 	umull	r1, r3, r3, r2
 800607c:	095b      	lsrs	r3, r3, #5
 800607e:	2164      	movs	r1, #100	; 0x64
 8006080:	fb01 f303 	mul.w	r3, r1, r3
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	011b      	lsls	r3, r3, #4
 8006088:	3332      	adds	r3, #50	; 0x32
 800608a:	4a2d      	ldr	r2, [pc, #180]	; (8006140 <UART_SetConfig+0x6f4>)
 800608c:	fba2 2303 	umull	r2, r3, r2, r3
 8006090:	095b      	lsrs	r3, r3, #5
 8006092:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006096:	4498      	add	r8, r3
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	469b      	mov	fp, r3
 800609c:	f04f 0c00 	mov.w	ip, #0
 80060a0:	46d9      	mov	r9, fp
 80060a2:	46e2      	mov	sl, ip
 80060a4:	eb19 0309 	adds.w	r3, r9, r9
 80060a8:	eb4a 040a 	adc.w	r4, sl, sl
 80060ac:	4699      	mov	r9, r3
 80060ae:	46a2      	mov	sl, r4
 80060b0:	eb19 090b 	adds.w	r9, r9, fp
 80060b4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80060b8:	f04f 0100 	mov.w	r1, #0
 80060bc:	f04f 0200 	mov.w	r2, #0
 80060c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80060c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80060cc:	4689      	mov	r9, r1
 80060ce:	4692      	mov	sl, r2
 80060d0:	eb1b 0509 	adds.w	r5, fp, r9
 80060d4:	eb4c 060a 	adc.w	r6, ip, sl
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	4619      	mov	r1, r3
 80060de:	f04f 0200 	mov.w	r2, #0
 80060e2:	f04f 0300 	mov.w	r3, #0
 80060e6:	f04f 0400 	mov.w	r4, #0
 80060ea:	0094      	lsls	r4, r2, #2
 80060ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80060f0:	008b      	lsls	r3, r1, #2
 80060f2:	461a      	mov	r2, r3
 80060f4:	4623      	mov	r3, r4
 80060f6:	4628      	mov	r0, r5
 80060f8:	4631      	mov	r1, r6
 80060fa:	f7fa fdd5 	bl	8000ca8 <__aeabi_uldivmod>
 80060fe:	4603      	mov	r3, r0
 8006100:	460c      	mov	r4, r1
 8006102:	461a      	mov	r2, r3
 8006104:	4b0e      	ldr	r3, [pc, #56]	; (8006140 <UART_SetConfig+0x6f4>)
 8006106:	fba3 1302 	umull	r1, r3, r3, r2
 800610a:	095b      	lsrs	r3, r3, #5
 800610c:	2164      	movs	r1, #100	; 0x64
 800610e:	fb01 f303 	mul.w	r3, r1, r3
 8006112:	1ad3      	subs	r3, r2, r3
 8006114:	011b      	lsls	r3, r3, #4
 8006116:	3332      	adds	r3, #50	; 0x32
 8006118:	4a09      	ldr	r2, [pc, #36]	; (8006140 <UART_SetConfig+0x6f4>)
 800611a:	fba2 2303 	umull	r2, r3, r2, r3
 800611e:	095b      	lsrs	r3, r3, #5
 8006120:	f003 020f 	and.w	r2, r3, #15
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4442      	add	r2, r8
 800612a:	609a      	str	r2, [r3, #8]
}
 800612c:	e7ff      	b.n	800612e <UART_SetConfig+0x6e2>
 800612e:	bf00      	nop
 8006130:	3714      	adds	r7, #20
 8006132:	46bd      	mov	sp, r7
 8006134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006138:	40011000 	.word	0x40011000
 800613c:	40011400 	.word	0x40011400
 8006140:	51eb851f 	.word	0x51eb851f

08006144 <__errno>:
 8006144:	4b01      	ldr	r3, [pc, #4]	; (800614c <__errno+0x8>)
 8006146:	6818      	ldr	r0, [r3, #0]
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	20000014 	.word	0x20000014

08006150 <__libc_init_array>:
 8006150:	b570      	push	{r4, r5, r6, lr}
 8006152:	4e0d      	ldr	r6, [pc, #52]	; (8006188 <__libc_init_array+0x38>)
 8006154:	4c0d      	ldr	r4, [pc, #52]	; (800618c <__libc_init_array+0x3c>)
 8006156:	1ba4      	subs	r4, r4, r6
 8006158:	10a4      	asrs	r4, r4, #2
 800615a:	2500      	movs	r5, #0
 800615c:	42a5      	cmp	r5, r4
 800615e:	d109      	bne.n	8006174 <__libc_init_array+0x24>
 8006160:	4e0b      	ldr	r6, [pc, #44]	; (8006190 <__libc_init_array+0x40>)
 8006162:	4c0c      	ldr	r4, [pc, #48]	; (8006194 <__libc_init_array+0x44>)
 8006164:	f004 f98a 	bl	800a47c <_init>
 8006168:	1ba4      	subs	r4, r4, r6
 800616a:	10a4      	asrs	r4, r4, #2
 800616c:	2500      	movs	r5, #0
 800616e:	42a5      	cmp	r5, r4
 8006170:	d105      	bne.n	800617e <__libc_init_array+0x2e>
 8006172:	bd70      	pop	{r4, r5, r6, pc}
 8006174:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006178:	4798      	blx	r3
 800617a:	3501      	adds	r5, #1
 800617c:	e7ee      	b.n	800615c <__libc_init_array+0xc>
 800617e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006182:	4798      	blx	r3
 8006184:	3501      	adds	r5, #1
 8006186:	e7f2      	b.n	800616e <__libc_init_array+0x1e>
 8006188:	0800a85c 	.word	0x0800a85c
 800618c:	0800a85c 	.word	0x0800a85c
 8006190:	0800a85c 	.word	0x0800a85c
 8006194:	0800a860 	.word	0x0800a860

08006198 <memset>:
 8006198:	4402      	add	r2, r0
 800619a:	4603      	mov	r3, r0
 800619c:	4293      	cmp	r3, r2
 800619e:	d100      	bne.n	80061a2 <memset+0xa>
 80061a0:	4770      	bx	lr
 80061a2:	f803 1b01 	strb.w	r1, [r3], #1
 80061a6:	e7f9      	b.n	800619c <memset+0x4>

080061a8 <__cvt>:
 80061a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061ac:	ec55 4b10 	vmov	r4, r5, d0
 80061b0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80061b2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80061b6:	2d00      	cmp	r5, #0
 80061b8:	460e      	mov	r6, r1
 80061ba:	4691      	mov	r9, r2
 80061bc:	4619      	mov	r1, r3
 80061be:	bfb8      	it	lt
 80061c0:	4622      	movlt	r2, r4
 80061c2:	462b      	mov	r3, r5
 80061c4:	f027 0720 	bic.w	r7, r7, #32
 80061c8:	bfbb      	ittet	lt
 80061ca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80061ce:	461d      	movlt	r5, r3
 80061d0:	2300      	movge	r3, #0
 80061d2:	232d      	movlt	r3, #45	; 0x2d
 80061d4:	bfb8      	it	lt
 80061d6:	4614      	movlt	r4, r2
 80061d8:	2f46      	cmp	r7, #70	; 0x46
 80061da:	700b      	strb	r3, [r1, #0]
 80061dc:	d004      	beq.n	80061e8 <__cvt+0x40>
 80061de:	2f45      	cmp	r7, #69	; 0x45
 80061e0:	d100      	bne.n	80061e4 <__cvt+0x3c>
 80061e2:	3601      	adds	r6, #1
 80061e4:	2102      	movs	r1, #2
 80061e6:	e000      	b.n	80061ea <__cvt+0x42>
 80061e8:	2103      	movs	r1, #3
 80061ea:	ab03      	add	r3, sp, #12
 80061ec:	9301      	str	r3, [sp, #4]
 80061ee:	ab02      	add	r3, sp, #8
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	4632      	mov	r2, r6
 80061f4:	4653      	mov	r3, sl
 80061f6:	ec45 4b10 	vmov	d0, r4, r5
 80061fa:	f001 fda1 	bl	8007d40 <_dtoa_r>
 80061fe:	2f47      	cmp	r7, #71	; 0x47
 8006200:	4680      	mov	r8, r0
 8006202:	d102      	bne.n	800620a <__cvt+0x62>
 8006204:	f019 0f01 	tst.w	r9, #1
 8006208:	d026      	beq.n	8006258 <__cvt+0xb0>
 800620a:	2f46      	cmp	r7, #70	; 0x46
 800620c:	eb08 0906 	add.w	r9, r8, r6
 8006210:	d111      	bne.n	8006236 <__cvt+0x8e>
 8006212:	f898 3000 	ldrb.w	r3, [r8]
 8006216:	2b30      	cmp	r3, #48	; 0x30
 8006218:	d10a      	bne.n	8006230 <__cvt+0x88>
 800621a:	2200      	movs	r2, #0
 800621c:	2300      	movs	r3, #0
 800621e:	4620      	mov	r0, r4
 8006220:	4629      	mov	r1, r5
 8006222:	f7fa fc61 	bl	8000ae8 <__aeabi_dcmpeq>
 8006226:	b918      	cbnz	r0, 8006230 <__cvt+0x88>
 8006228:	f1c6 0601 	rsb	r6, r6, #1
 800622c:	f8ca 6000 	str.w	r6, [sl]
 8006230:	f8da 3000 	ldr.w	r3, [sl]
 8006234:	4499      	add	r9, r3
 8006236:	2200      	movs	r2, #0
 8006238:	2300      	movs	r3, #0
 800623a:	4620      	mov	r0, r4
 800623c:	4629      	mov	r1, r5
 800623e:	f7fa fc53 	bl	8000ae8 <__aeabi_dcmpeq>
 8006242:	b938      	cbnz	r0, 8006254 <__cvt+0xac>
 8006244:	2230      	movs	r2, #48	; 0x30
 8006246:	9b03      	ldr	r3, [sp, #12]
 8006248:	454b      	cmp	r3, r9
 800624a:	d205      	bcs.n	8006258 <__cvt+0xb0>
 800624c:	1c59      	adds	r1, r3, #1
 800624e:	9103      	str	r1, [sp, #12]
 8006250:	701a      	strb	r2, [r3, #0]
 8006252:	e7f8      	b.n	8006246 <__cvt+0x9e>
 8006254:	f8cd 900c 	str.w	r9, [sp, #12]
 8006258:	9b03      	ldr	r3, [sp, #12]
 800625a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800625c:	eba3 0308 	sub.w	r3, r3, r8
 8006260:	4640      	mov	r0, r8
 8006262:	6013      	str	r3, [r2, #0]
 8006264:	b004      	add	sp, #16
 8006266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800626a <__exponent>:
 800626a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800626c:	2900      	cmp	r1, #0
 800626e:	4604      	mov	r4, r0
 8006270:	bfba      	itte	lt
 8006272:	4249      	neglt	r1, r1
 8006274:	232d      	movlt	r3, #45	; 0x2d
 8006276:	232b      	movge	r3, #43	; 0x2b
 8006278:	2909      	cmp	r1, #9
 800627a:	f804 2b02 	strb.w	r2, [r4], #2
 800627e:	7043      	strb	r3, [r0, #1]
 8006280:	dd20      	ble.n	80062c4 <__exponent+0x5a>
 8006282:	f10d 0307 	add.w	r3, sp, #7
 8006286:	461f      	mov	r7, r3
 8006288:	260a      	movs	r6, #10
 800628a:	fb91 f5f6 	sdiv	r5, r1, r6
 800628e:	fb06 1115 	mls	r1, r6, r5, r1
 8006292:	3130      	adds	r1, #48	; 0x30
 8006294:	2d09      	cmp	r5, #9
 8006296:	f803 1c01 	strb.w	r1, [r3, #-1]
 800629a:	f103 32ff 	add.w	r2, r3, #4294967295
 800629e:	4629      	mov	r1, r5
 80062a0:	dc09      	bgt.n	80062b6 <__exponent+0x4c>
 80062a2:	3130      	adds	r1, #48	; 0x30
 80062a4:	3b02      	subs	r3, #2
 80062a6:	f802 1c01 	strb.w	r1, [r2, #-1]
 80062aa:	42bb      	cmp	r3, r7
 80062ac:	4622      	mov	r2, r4
 80062ae:	d304      	bcc.n	80062ba <__exponent+0x50>
 80062b0:	1a10      	subs	r0, r2, r0
 80062b2:	b003      	add	sp, #12
 80062b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062b6:	4613      	mov	r3, r2
 80062b8:	e7e7      	b.n	800628a <__exponent+0x20>
 80062ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062be:	f804 2b01 	strb.w	r2, [r4], #1
 80062c2:	e7f2      	b.n	80062aa <__exponent+0x40>
 80062c4:	2330      	movs	r3, #48	; 0x30
 80062c6:	4419      	add	r1, r3
 80062c8:	7083      	strb	r3, [r0, #2]
 80062ca:	1d02      	adds	r2, r0, #4
 80062cc:	70c1      	strb	r1, [r0, #3]
 80062ce:	e7ef      	b.n	80062b0 <__exponent+0x46>

080062d0 <_printf_float>:
 80062d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d4:	b08d      	sub	sp, #52	; 0x34
 80062d6:	460c      	mov	r4, r1
 80062d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80062dc:	4616      	mov	r6, r2
 80062de:	461f      	mov	r7, r3
 80062e0:	4605      	mov	r5, r0
 80062e2:	f002 fe1f 	bl	8008f24 <_localeconv_r>
 80062e6:	6803      	ldr	r3, [r0, #0]
 80062e8:	9304      	str	r3, [sp, #16]
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7f9 ff7a 	bl	80001e4 <strlen>
 80062f0:	2300      	movs	r3, #0
 80062f2:	930a      	str	r3, [sp, #40]	; 0x28
 80062f4:	f8d8 3000 	ldr.w	r3, [r8]
 80062f8:	9005      	str	r0, [sp, #20]
 80062fa:	3307      	adds	r3, #7
 80062fc:	f023 0307 	bic.w	r3, r3, #7
 8006300:	f103 0208 	add.w	r2, r3, #8
 8006304:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006308:	f8d4 b000 	ldr.w	fp, [r4]
 800630c:	f8c8 2000 	str.w	r2, [r8]
 8006310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006314:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006318:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800631c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006320:	9307      	str	r3, [sp, #28]
 8006322:	f8cd 8018 	str.w	r8, [sp, #24]
 8006326:	f04f 32ff 	mov.w	r2, #4294967295
 800632a:	4ba7      	ldr	r3, [pc, #668]	; (80065c8 <_printf_float+0x2f8>)
 800632c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006330:	f7fa fc0c 	bl	8000b4c <__aeabi_dcmpun>
 8006334:	bb70      	cbnz	r0, 8006394 <_printf_float+0xc4>
 8006336:	f04f 32ff 	mov.w	r2, #4294967295
 800633a:	4ba3      	ldr	r3, [pc, #652]	; (80065c8 <_printf_float+0x2f8>)
 800633c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006340:	f7fa fbe6 	bl	8000b10 <__aeabi_dcmple>
 8006344:	bb30      	cbnz	r0, 8006394 <_printf_float+0xc4>
 8006346:	2200      	movs	r2, #0
 8006348:	2300      	movs	r3, #0
 800634a:	4640      	mov	r0, r8
 800634c:	4649      	mov	r1, r9
 800634e:	f7fa fbd5 	bl	8000afc <__aeabi_dcmplt>
 8006352:	b110      	cbz	r0, 800635a <_printf_float+0x8a>
 8006354:	232d      	movs	r3, #45	; 0x2d
 8006356:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800635a:	4a9c      	ldr	r2, [pc, #624]	; (80065cc <_printf_float+0x2fc>)
 800635c:	4b9c      	ldr	r3, [pc, #624]	; (80065d0 <_printf_float+0x300>)
 800635e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006362:	bf8c      	ite	hi
 8006364:	4690      	movhi	r8, r2
 8006366:	4698      	movls	r8, r3
 8006368:	2303      	movs	r3, #3
 800636a:	f02b 0204 	bic.w	r2, fp, #4
 800636e:	6123      	str	r3, [r4, #16]
 8006370:	6022      	str	r2, [r4, #0]
 8006372:	f04f 0900 	mov.w	r9, #0
 8006376:	9700      	str	r7, [sp, #0]
 8006378:	4633      	mov	r3, r6
 800637a:	aa0b      	add	r2, sp, #44	; 0x2c
 800637c:	4621      	mov	r1, r4
 800637e:	4628      	mov	r0, r5
 8006380:	f000 f9e6 	bl	8006750 <_printf_common>
 8006384:	3001      	adds	r0, #1
 8006386:	f040 808d 	bne.w	80064a4 <_printf_float+0x1d4>
 800638a:	f04f 30ff 	mov.w	r0, #4294967295
 800638e:	b00d      	add	sp, #52	; 0x34
 8006390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006394:	4642      	mov	r2, r8
 8006396:	464b      	mov	r3, r9
 8006398:	4640      	mov	r0, r8
 800639a:	4649      	mov	r1, r9
 800639c:	f7fa fbd6 	bl	8000b4c <__aeabi_dcmpun>
 80063a0:	b110      	cbz	r0, 80063a8 <_printf_float+0xd8>
 80063a2:	4a8c      	ldr	r2, [pc, #560]	; (80065d4 <_printf_float+0x304>)
 80063a4:	4b8c      	ldr	r3, [pc, #560]	; (80065d8 <_printf_float+0x308>)
 80063a6:	e7da      	b.n	800635e <_printf_float+0x8e>
 80063a8:	6861      	ldr	r1, [r4, #4]
 80063aa:	1c4b      	adds	r3, r1, #1
 80063ac:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80063b0:	a80a      	add	r0, sp, #40	; 0x28
 80063b2:	d13e      	bne.n	8006432 <_printf_float+0x162>
 80063b4:	2306      	movs	r3, #6
 80063b6:	6063      	str	r3, [r4, #4]
 80063b8:	2300      	movs	r3, #0
 80063ba:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80063be:	ab09      	add	r3, sp, #36	; 0x24
 80063c0:	9300      	str	r3, [sp, #0]
 80063c2:	ec49 8b10 	vmov	d0, r8, r9
 80063c6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80063ca:	6022      	str	r2, [r4, #0]
 80063cc:	f8cd a004 	str.w	sl, [sp, #4]
 80063d0:	6861      	ldr	r1, [r4, #4]
 80063d2:	4628      	mov	r0, r5
 80063d4:	f7ff fee8 	bl	80061a8 <__cvt>
 80063d8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80063dc:	2b47      	cmp	r3, #71	; 0x47
 80063de:	4680      	mov	r8, r0
 80063e0:	d109      	bne.n	80063f6 <_printf_float+0x126>
 80063e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063e4:	1cd8      	adds	r0, r3, #3
 80063e6:	db02      	blt.n	80063ee <_printf_float+0x11e>
 80063e8:	6862      	ldr	r2, [r4, #4]
 80063ea:	4293      	cmp	r3, r2
 80063ec:	dd47      	ble.n	800647e <_printf_float+0x1ae>
 80063ee:	f1aa 0a02 	sub.w	sl, sl, #2
 80063f2:	fa5f fa8a 	uxtb.w	sl, sl
 80063f6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80063fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063fc:	d824      	bhi.n	8006448 <_printf_float+0x178>
 80063fe:	3901      	subs	r1, #1
 8006400:	4652      	mov	r2, sl
 8006402:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006406:	9109      	str	r1, [sp, #36]	; 0x24
 8006408:	f7ff ff2f 	bl	800626a <__exponent>
 800640c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800640e:	1813      	adds	r3, r2, r0
 8006410:	2a01      	cmp	r2, #1
 8006412:	4681      	mov	r9, r0
 8006414:	6123      	str	r3, [r4, #16]
 8006416:	dc02      	bgt.n	800641e <_printf_float+0x14e>
 8006418:	6822      	ldr	r2, [r4, #0]
 800641a:	07d1      	lsls	r1, r2, #31
 800641c:	d501      	bpl.n	8006422 <_printf_float+0x152>
 800641e:	3301      	adds	r3, #1
 8006420:	6123      	str	r3, [r4, #16]
 8006422:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006426:	2b00      	cmp	r3, #0
 8006428:	d0a5      	beq.n	8006376 <_printf_float+0xa6>
 800642a:	232d      	movs	r3, #45	; 0x2d
 800642c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006430:	e7a1      	b.n	8006376 <_printf_float+0xa6>
 8006432:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006436:	f000 8177 	beq.w	8006728 <_printf_float+0x458>
 800643a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800643e:	d1bb      	bne.n	80063b8 <_printf_float+0xe8>
 8006440:	2900      	cmp	r1, #0
 8006442:	d1b9      	bne.n	80063b8 <_printf_float+0xe8>
 8006444:	2301      	movs	r3, #1
 8006446:	e7b6      	b.n	80063b6 <_printf_float+0xe6>
 8006448:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800644c:	d119      	bne.n	8006482 <_printf_float+0x1b2>
 800644e:	2900      	cmp	r1, #0
 8006450:	6863      	ldr	r3, [r4, #4]
 8006452:	dd0c      	ble.n	800646e <_printf_float+0x19e>
 8006454:	6121      	str	r1, [r4, #16]
 8006456:	b913      	cbnz	r3, 800645e <_printf_float+0x18e>
 8006458:	6822      	ldr	r2, [r4, #0]
 800645a:	07d2      	lsls	r2, r2, #31
 800645c:	d502      	bpl.n	8006464 <_printf_float+0x194>
 800645e:	3301      	adds	r3, #1
 8006460:	440b      	add	r3, r1
 8006462:	6123      	str	r3, [r4, #16]
 8006464:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006466:	65a3      	str	r3, [r4, #88]	; 0x58
 8006468:	f04f 0900 	mov.w	r9, #0
 800646c:	e7d9      	b.n	8006422 <_printf_float+0x152>
 800646e:	b913      	cbnz	r3, 8006476 <_printf_float+0x1a6>
 8006470:	6822      	ldr	r2, [r4, #0]
 8006472:	07d0      	lsls	r0, r2, #31
 8006474:	d501      	bpl.n	800647a <_printf_float+0x1aa>
 8006476:	3302      	adds	r3, #2
 8006478:	e7f3      	b.n	8006462 <_printf_float+0x192>
 800647a:	2301      	movs	r3, #1
 800647c:	e7f1      	b.n	8006462 <_printf_float+0x192>
 800647e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006482:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006486:	4293      	cmp	r3, r2
 8006488:	db05      	blt.n	8006496 <_printf_float+0x1c6>
 800648a:	6822      	ldr	r2, [r4, #0]
 800648c:	6123      	str	r3, [r4, #16]
 800648e:	07d1      	lsls	r1, r2, #31
 8006490:	d5e8      	bpl.n	8006464 <_printf_float+0x194>
 8006492:	3301      	adds	r3, #1
 8006494:	e7e5      	b.n	8006462 <_printf_float+0x192>
 8006496:	2b00      	cmp	r3, #0
 8006498:	bfd4      	ite	le
 800649a:	f1c3 0302 	rsble	r3, r3, #2
 800649e:	2301      	movgt	r3, #1
 80064a0:	4413      	add	r3, r2
 80064a2:	e7de      	b.n	8006462 <_printf_float+0x192>
 80064a4:	6823      	ldr	r3, [r4, #0]
 80064a6:	055a      	lsls	r2, r3, #21
 80064a8:	d407      	bmi.n	80064ba <_printf_float+0x1ea>
 80064aa:	6923      	ldr	r3, [r4, #16]
 80064ac:	4642      	mov	r2, r8
 80064ae:	4631      	mov	r1, r6
 80064b0:	4628      	mov	r0, r5
 80064b2:	47b8      	blx	r7
 80064b4:	3001      	adds	r0, #1
 80064b6:	d12b      	bne.n	8006510 <_printf_float+0x240>
 80064b8:	e767      	b.n	800638a <_printf_float+0xba>
 80064ba:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80064be:	f240 80dc 	bls.w	800667a <_printf_float+0x3aa>
 80064c2:	2200      	movs	r2, #0
 80064c4:	2300      	movs	r3, #0
 80064c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80064ca:	f7fa fb0d 	bl	8000ae8 <__aeabi_dcmpeq>
 80064ce:	2800      	cmp	r0, #0
 80064d0:	d033      	beq.n	800653a <_printf_float+0x26a>
 80064d2:	2301      	movs	r3, #1
 80064d4:	4a41      	ldr	r2, [pc, #260]	; (80065dc <_printf_float+0x30c>)
 80064d6:	4631      	mov	r1, r6
 80064d8:	4628      	mov	r0, r5
 80064da:	47b8      	blx	r7
 80064dc:	3001      	adds	r0, #1
 80064de:	f43f af54 	beq.w	800638a <_printf_float+0xba>
 80064e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064e6:	429a      	cmp	r2, r3
 80064e8:	db02      	blt.n	80064f0 <_printf_float+0x220>
 80064ea:	6823      	ldr	r3, [r4, #0]
 80064ec:	07d8      	lsls	r0, r3, #31
 80064ee:	d50f      	bpl.n	8006510 <_printf_float+0x240>
 80064f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064f4:	4631      	mov	r1, r6
 80064f6:	4628      	mov	r0, r5
 80064f8:	47b8      	blx	r7
 80064fa:	3001      	adds	r0, #1
 80064fc:	f43f af45 	beq.w	800638a <_printf_float+0xba>
 8006500:	f04f 0800 	mov.w	r8, #0
 8006504:	f104 091a 	add.w	r9, r4, #26
 8006508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800650a:	3b01      	subs	r3, #1
 800650c:	4543      	cmp	r3, r8
 800650e:	dc09      	bgt.n	8006524 <_printf_float+0x254>
 8006510:	6823      	ldr	r3, [r4, #0]
 8006512:	079b      	lsls	r3, r3, #30
 8006514:	f100 8103 	bmi.w	800671e <_printf_float+0x44e>
 8006518:	68e0      	ldr	r0, [r4, #12]
 800651a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800651c:	4298      	cmp	r0, r3
 800651e:	bfb8      	it	lt
 8006520:	4618      	movlt	r0, r3
 8006522:	e734      	b.n	800638e <_printf_float+0xbe>
 8006524:	2301      	movs	r3, #1
 8006526:	464a      	mov	r2, r9
 8006528:	4631      	mov	r1, r6
 800652a:	4628      	mov	r0, r5
 800652c:	47b8      	blx	r7
 800652e:	3001      	adds	r0, #1
 8006530:	f43f af2b 	beq.w	800638a <_printf_float+0xba>
 8006534:	f108 0801 	add.w	r8, r8, #1
 8006538:	e7e6      	b.n	8006508 <_printf_float+0x238>
 800653a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800653c:	2b00      	cmp	r3, #0
 800653e:	dc2b      	bgt.n	8006598 <_printf_float+0x2c8>
 8006540:	2301      	movs	r3, #1
 8006542:	4a26      	ldr	r2, [pc, #152]	; (80065dc <_printf_float+0x30c>)
 8006544:	4631      	mov	r1, r6
 8006546:	4628      	mov	r0, r5
 8006548:	47b8      	blx	r7
 800654a:	3001      	adds	r0, #1
 800654c:	f43f af1d 	beq.w	800638a <_printf_float+0xba>
 8006550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006552:	b923      	cbnz	r3, 800655e <_printf_float+0x28e>
 8006554:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006556:	b913      	cbnz	r3, 800655e <_printf_float+0x28e>
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	07d9      	lsls	r1, r3, #31
 800655c:	d5d8      	bpl.n	8006510 <_printf_float+0x240>
 800655e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006562:	4631      	mov	r1, r6
 8006564:	4628      	mov	r0, r5
 8006566:	47b8      	blx	r7
 8006568:	3001      	adds	r0, #1
 800656a:	f43f af0e 	beq.w	800638a <_printf_float+0xba>
 800656e:	f04f 0900 	mov.w	r9, #0
 8006572:	f104 0a1a 	add.w	sl, r4, #26
 8006576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006578:	425b      	negs	r3, r3
 800657a:	454b      	cmp	r3, r9
 800657c:	dc01      	bgt.n	8006582 <_printf_float+0x2b2>
 800657e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006580:	e794      	b.n	80064ac <_printf_float+0x1dc>
 8006582:	2301      	movs	r3, #1
 8006584:	4652      	mov	r2, sl
 8006586:	4631      	mov	r1, r6
 8006588:	4628      	mov	r0, r5
 800658a:	47b8      	blx	r7
 800658c:	3001      	adds	r0, #1
 800658e:	f43f aefc 	beq.w	800638a <_printf_float+0xba>
 8006592:	f109 0901 	add.w	r9, r9, #1
 8006596:	e7ee      	b.n	8006576 <_printf_float+0x2a6>
 8006598:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800659a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800659c:	429a      	cmp	r2, r3
 800659e:	bfa8      	it	ge
 80065a0:	461a      	movge	r2, r3
 80065a2:	2a00      	cmp	r2, #0
 80065a4:	4691      	mov	r9, r2
 80065a6:	dd07      	ble.n	80065b8 <_printf_float+0x2e8>
 80065a8:	4613      	mov	r3, r2
 80065aa:	4631      	mov	r1, r6
 80065ac:	4642      	mov	r2, r8
 80065ae:	4628      	mov	r0, r5
 80065b0:	47b8      	blx	r7
 80065b2:	3001      	adds	r0, #1
 80065b4:	f43f aee9 	beq.w	800638a <_printf_float+0xba>
 80065b8:	f104 031a 	add.w	r3, r4, #26
 80065bc:	f04f 0b00 	mov.w	fp, #0
 80065c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065c4:	9306      	str	r3, [sp, #24]
 80065c6:	e015      	b.n	80065f4 <_printf_float+0x324>
 80065c8:	7fefffff 	.word	0x7fefffff
 80065cc:	0800a52c 	.word	0x0800a52c
 80065d0:	0800a528 	.word	0x0800a528
 80065d4:	0800a534 	.word	0x0800a534
 80065d8:	0800a530 	.word	0x0800a530
 80065dc:	0800a6eb 	.word	0x0800a6eb
 80065e0:	2301      	movs	r3, #1
 80065e2:	9a06      	ldr	r2, [sp, #24]
 80065e4:	4631      	mov	r1, r6
 80065e6:	4628      	mov	r0, r5
 80065e8:	47b8      	blx	r7
 80065ea:	3001      	adds	r0, #1
 80065ec:	f43f aecd 	beq.w	800638a <_printf_float+0xba>
 80065f0:	f10b 0b01 	add.w	fp, fp, #1
 80065f4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80065f8:	ebaa 0309 	sub.w	r3, sl, r9
 80065fc:	455b      	cmp	r3, fp
 80065fe:	dcef      	bgt.n	80065e0 <_printf_float+0x310>
 8006600:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006604:	429a      	cmp	r2, r3
 8006606:	44d0      	add	r8, sl
 8006608:	db15      	blt.n	8006636 <_printf_float+0x366>
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	07da      	lsls	r2, r3, #31
 800660e:	d412      	bmi.n	8006636 <_printf_float+0x366>
 8006610:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006612:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006614:	eba3 020a 	sub.w	r2, r3, sl
 8006618:	eba3 0a01 	sub.w	sl, r3, r1
 800661c:	4592      	cmp	sl, r2
 800661e:	bfa8      	it	ge
 8006620:	4692      	movge	sl, r2
 8006622:	f1ba 0f00 	cmp.w	sl, #0
 8006626:	dc0e      	bgt.n	8006646 <_printf_float+0x376>
 8006628:	f04f 0800 	mov.w	r8, #0
 800662c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006630:	f104 091a 	add.w	r9, r4, #26
 8006634:	e019      	b.n	800666a <_printf_float+0x39a>
 8006636:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800663a:	4631      	mov	r1, r6
 800663c:	4628      	mov	r0, r5
 800663e:	47b8      	blx	r7
 8006640:	3001      	adds	r0, #1
 8006642:	d1e5      	bne.n	8006610 <_printf_float+0x340>
 8006644:	e6a1      	b.n	800638a <_printf_float+0xba>
 8006646:	4653      	mov	r3, sl
 8006648:	4642      	mov	r2, r8
 800664a:	4631      	mov	r1, r6
 800664c:	4628      	mov	r0, r5
 800664e:	47b8      	blx	r7
 8006650:	3001      	adds	r0, #1
 8006652:	d1e9      	bne.n	8006628 <_printf_float+0x358>
 8006654:	e699      	b.n	800638a <_printf_float+0xba>
 8006656:	2301      	movs	r3, #1
 8006658:	464a      	mov	r2, r9
 800665a:	4631      	mov	r1, r6
 800665c:	4628      	mov	r0, r5
 800665e:	47b8      	blx	r7
 8006660:	3001      	adds	r0, #1
 8006662:	f43f ae92 	beq.w	800638a <_printf_float+0xba>
 8006666:	f108 0801 	add.w	r8, r8, #1
 800666a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800666e:	1a9b      	subs	r3, r3, r2
 8006670:	eba3 030a 	sub.w	r3, r3, sl
 8006674:	4543      	cmp	r3, r8
 8006676:	dcee      	bgt.n	8006656 <_printf_float+0x386>
 8006678:	e74a      	b.n	8006510 <_printf_float+0x240>
 800667a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800667c:	2a01      	cmp	r2, #1
 800667e:	dc01      	bgt.n	8006684 <_printf_float+0x3b4>
 8006680:	07db      	lsls	r3, r3, #31
 8006682:	d53a      	bpl.n	80066fa <_printf_float+0x42a>
 8006684:	2301      	movs	r3, #1
 8006686:	4642      	mov	r2, r8
 8006688:	4631      	mov	r1, r6
 800668a:	4628      	mov	r0, r5
 800668c:	47b8      	blx	r7
 800668e:	3001      	adds	r0, #1
 8006690:	f43f ae7b 	beq.w	800638a <_printf_float+0xba>
 8006694:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006698:	4631      	mov	r1, r6
 800669a:	4628      	mov	r0, r5
 800669c:	47b8      	blx	r7
 800669e:	3001      	adds	r0, #1
 80066a0:	f108 0801 	add.w	r8, r8, #1
 80066a4:	f43f ae71 	beq.w	800638a <_printf_float+0xba>
 80066a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066aa:	2200      	movs	r2, #0
 80066ac:	f103 3aff 	add.w	sl, r3, #4294967295
 80066b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80066b4:	2300      	movs	r3, #0
 80066b6:	f7fa fa17 	bl	8000ae8 <__aeabi_dcmpeq>
 80066ba:	b9c8      	cbnz	r0, 80066f0 <_printf_float+0x420>
 80066bc:	4653      	mov	r3, sl
 80066be:	4642      	mov	r2, r8
 80066c0:	4631      	mov	r1, r6
 80066c2:	4628      	mov	r0, r5
 80066c4:	47b8      	blx	r7
 80066c6:	3001      	adds	r0, #1
 80066c8:	d10e      	bne.n	80066e8 <_printf_float+0x418>
 80066ca:	e65e      	b.n	800638a <_printf_float+0xba>
 80066cc:	2301      	movs	r3, #1
 80066ce:	4652      	mov	r2, sl
 80066d0:	4631      	mov	r1, r6
 80066d2:	4628      	mov	r0, r5
 80066d4:	47b8      	blx	r7
 80066d6:	3001      	adds	r0, #1
 80066d8:	f43f ae57 	beq.w	800638a <_printf_float+0xba>
 80066dc:	f108 0801 	add.w	r8, r8, #1
 80066e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066e2:	3b01      	subs	r3, #1
 80066e4:	4543      	cmp	r3, r8
 80066e6:	dcf1      	bgt.n	80066cc <_printf_float+0x3fc>
 80066e8:	464b      	mov	r3, r9
 80066ea:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80066ee:	e6de      	b.n	80064ae <_printf_float+0x1de>
 80066f0:	f04f 0800 	mov.w	r8, #0
 80066f4:	f104 0a1a 	add.w	sl, r4, #26
 80066f8:	e7f2      	b.n	80066e0 <_printf_float+0x410>
 80066fa:	2301      	movs	r3, #1
 80066fc:	e7df      	b.n	80066be <_printf_float+0x3ee>
 80066fe:	2301      	movs	r3, #1
 8006700:	464a      	mov	r2, r9
 8006702:	4631      	mov	r1, r6
 8006704:	4628      	mov	r0, r5
 8006706:	47b8      	blx	r7
 8006708:	3001      	adds	r0, #1
 800670a:	f43f ae3e 	beq.w	800638a <_printf_float+0xba>
 800670e:	f108 0801 	add.w	r8, r8, #1
 8006712:	68e3      	ldr	r3, [r4, #12]
 8006714:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006716:	1a9b      	subs	r3, r3, r2
 8006718:	4543      	cmp	r3, r8
 800671a:	dcf0      	bgt.n	80066fe <_printf_float+0x42e>
 800671c:	e6fc      	b.n	8006518 <_printf_float+0x248>
 800671e:	f04f 0800 	mov.w	r8, #0
 8006722:	f104 0919 	add.w	r9, r4, #25
 8006726:	e7f4      	b.n	8006712 <_printf_float+0x442>
 8006728:	2900      	cmp	r1, #0
 800672a:	f43f ae8b 	beq.w	8006444 <_printf_float+0x174>
 800672e:	2300      	movs	r3, #0
 8006730:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006734:	ab09      	add	r3, sp, #36	; 0x24
 8006736:	9300      	str	r3, [sp, #0]
 8006738:	ec49 8b10 	vmov	d0, r8, r9
 800673c:	6022      	str	r2, [r4, #0]
 800673e:	f8cd a004 	str.w	sl, [sp, #4]
 8006742:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006746:	4628      	mov	r0, r5
 8006748:	f7ff fd2e 	bl	80061a8 <__cvt>
 800674c:	4680      	mov	r8, r0
 800674e:	e648      	b.n	80063e2 <_printf_float+0x112>

08006750 <_printf_common>:
 8006750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006754:	4691      	mov	r9, r2
 8006756:	461f      	mov	r7, r3
 8006758:	688a      	ldr	r2, [r1, #8]
 800675a:	690b      	ldr	r3, [r1, #16]
 800675c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006760:	4293      	cmp	r3, r2
 8006762:	bfb8      	it	lt
 8006764:	4613      	movlt	r3, r2
 8006766:	f8c9 3000 	str.w	r3, [r9]
 800676a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800676e:	4606      	mov	r6, r0
 8006770:	460c      	mov	r4, r1
 8006772:	b112      	cbz	r2, 800677a <_printf_common+0x2a>
 8006774:	3301      	adds	r3, #1
 8006776:	f8c9 3000 	str.w	r3, [r9]
 800677a:	6823      	ldr	r3, [r4, #0]
 800677c:	0699      	lsls	r1, r3, #26
 800677e:	bf42      	ittt	mi
 8006780:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006784:	3302      	addmi	r3, #2
 8006786:	f8c9 3000 	strmi.w	r3, [r9]
 800678a:	6825      	ldr	r5, [r4, #0]
 800678c:	f015 0506 	ands.w	r5, r5, #6
 8006790:	d107      	bne.n	80067a2 <_printf_common+0x52>
 8006792:	f104 0a19 	add.w	sl, r4, #25
 8006796:	68e3      	ldr	r3, [r4, #12]
 8006798:	f8d9 2000 	ldr.w	r2, [r9]
 800679c:	1a9b      	subs	r3, r3, r2
 800679e:	42ab      	cmp	r3, r5
 80067a0:	dc28      	bgt.n	80067f4 <_printf_common+0xa4>
 80067a2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80067a6:	6822      	ldr	r2, [r4, #0]
 80067a8:	3300      	adds	r3, #0
 80067aa:	bf18      	it	ne
 80067ac:	2301      	movne	r3, #1
 80067ae:	0692      	lsls	r2, r2, #26
 80067b0:	d42d      	bmi.n	800680e <_printf_common+0xbe>
 80067b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067b6:	4639      	mov	r1, r7
 80067b8:	4630      	mov	r0, r6
 80067ba:	47c0      	blx	r8
 80067bc:	3001      	adds	r0, #1
 80067be:	d020      	beq.n	8006802 <_printf_common+0xb2>
 80067c0:	6823      	ldr	r3, [r4, #0]
 80067c2:	68e5      	ldr	r5, [r4, #12]
 80067c4:	f8d9 2000 	ldr.w	r2, [r9]
 80067c8:	f003 0306 	and.w	r3, r3, #6
 80067cc:	2b04      	cmp	r3, #4
 80067ce:	bf08      	it	eq
 80067d0:	1aad      	subeq	r5, r5, r2
 80067d2:	68a3      	ldr	r3, [r4, #8]
 80067d4:	6922      	ldr	r2, [r4, #16]
 80067d6:	bf0c      	ite	eq
 80067d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067dc:	2500      	movne	r5, #0
 80067de:	4293      	cmp	r3, r2
 80067e0:	bfc4      	itt	gt
 80067e2:	1a9b      	subgt	r3, r3, r2
 80067e4:	18ed      	addgt	r5, r5, r3
 80067e6:	f04f 0900 	mov.w	r9, #0
 80067ea:	341a      	adds	r4, #26
 80067ec:	454d      	cmp	r5, r9
 80067ee:	d11a      	bne.n	8006826 <_printf_common+0xd6>
 80067f0:	2000      	movs	r0, #0
 80067f2:	e008      	b.n	8006806 <_printf_common+0xb6>
 80067f4:	2301      	movs	r3, #1
 80067f6:	4652      	mov	r2, sl
 80067f8:	4639      	mov	r1, r7
 80067fa:	4630      	mov	r0, r6
 80067fc:	47c0      	blx	r8
 80067fe:	3001      	adds	r0, #1
 8006800:	d103      	bne.n	800680a <_printf_common+0xba>
 8006802:	f04f 30ff 	mov.w	r0, #4294967295
 8006806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800680a:	3501      	adds	r5, #1
 800680c:	e7c3      	b.n	8006796 <_printf_common+0x46>
 800680e:	18e1      	adds	r1, r4, r3
 8006810:	1c5a      	adds	r2, r3, #1
 8006812:	2030      	movs	r0, #48	; 0x30
 8006814:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006818:	4422      	add	r2, r4
 800681a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800681e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006822:	3302      	adds	r3, #2
 8006824:	e7c5      	b.n	80067b2 <_printf_common+0x62>
 8006826:	2301      	movs	r3, #1
 8006828:	4622      	mov	r2, r4
 800682a:	4639      	mov	r1, r7
 800682c:	4630      	mov	r0, r6
 800682e:	47c0      	blx	r8
 8006830:	3001      	adds	r0, #1
 8006832:	d0e6      	beq.n	8006802 <_printf_common+0xb2>
 8006834:	f109 0901 	add.w	r9, r9, #1
 8006838:	e7d8      	b.n	80067ec <_printf_common+0x9c>
	...

0800683c <_printf_i>:
 800683c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006840:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006844:	460c      	mov	r4, r1
 8006846:	7e09      	ldrb	r1, [r1, #24]
 8006848:	b085      	sub	sp, #20
 800684a:	296e      	cmp	r1, #110	; 0x6e
 800684c:	4617      	mov	r7, r2
 800684e:	4606      	mov	r6, r0
 8006850:	4698      	mov	r8, r3
 8006852:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006854:	f000 80b3 	beq.w	80069be <_printf_i+0x182>
 8006858:	d822      	bhi.n	80068a0 <_printf_i+0x64>
 800685a:	2963      	cmp	r1, #99	; 0x63
 800685c:	d036      	beq.n	80068cc <_printf_i+0x90>
 800685e:	d80a      	bhi.n	8006876 <_printf_i+0x3a>
 8006860:	2900      	cmp	r1, #0
 8006862:	f000 80b9 	beq.w	80069d8 <_printf_i+0x19c>
 8006866:	2958      	cmp	r1, #88	; 0x58
 8006868:	f000 8083 	beq.w	8006972 <_printf_i+0x136>
 800686c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006870:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006874:	e032      	b.n	80068dc <_printf_i+0xa0>
 8006876:	2964      	cmp	r1, #100	; 0x64
 8006878:	d001      	beq.n	800687e <_printf_i+0x42>
 800687a:	2969      	cmp	r1, #105	; 0x69
 800687c:	d1f6      	bne.n	800686c <_printf_i+0x30>
 800687e:	6820      	ldr	r0, [r4, #0]
 8006880:	6813      	ldr	r3, [r2, #0]
 8006882:	0605      	lsls	r5, r0, #24
 8006884:	f103 0104 	add.w	r1, r3, #4
 8006888:	d52a      	bpl.n	80068e0 <_printf_i+0xa4>
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	6011      	str	r1, [r2, #0]
 800688e:	2b00      	cmp	r3, #0
 8006890:	da03      	bge.n	800689a <_printf_i+0x5e>
 8006892:	222d      	movs	r2, #45	; 0x2d
 8006894:	425b      	negs	r3, r3
 8006896:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800689a:	486f      	ldr	r0, [pc, #444]	; (8006a58 <_printf_i+0x21c>)
 800689c:	220a      	movs	r2, #10
 800689e:	e039      	b.n	8006914 <_printf_i+0xd8>
 80068a0:	2973      	cmp	r1, #115	; 0x73
 80068a2:	f000 809d 	beq.w	80069e0 <_printf_i+0x1a4>
 80068a6:	d808      	bhi.n	80068ba <_printf_i+0x7e>
 80068a8:	296f      	cmp	r1, #111	; 0x6f
 80068aa:	d020      	beq.n	80068ee <_printf_i+0xb2>
 80068ac:	2970      	cmp	r1, #112	; 0x70
 80068ae:	d1dd      	bne.n	800686c <_printf_i+0x30>
 80068b0:	6823      	ldr	r3, [r4, #0]
 80068b2:	f043 0320 	orr.w	r3, r3, #32
 80068b6:	6023      	str	r3, [r4, #0]
 80068b8:	e003      	b.n	80068c2 <_printf_i+0x86>
 80068ba:	2975      	cmp	r1, #117	; 0x75
 80068bc:	d017      	beq.n	80068ee <_printf_i+0xb2>
 80068be:	2978      	cmp	r1, #120	; 0x78
 80068c0:	d1d4      	bne.n	800686c <_printf_i+0x30>
 80068c2:	2378      	movs	r3, #120	; 0x78
 80068c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80068c8:	4864      	ldr	r0, [pc, #400]	; (8006a5c <_printf_i+0x220>)
 80068ca:	e055      	b.n	8006978 <_printf_i+0x13c>
 80068cc:	6813      	ldr	r3, [r2, #0]
 80068ce:	1d19      	adds	r1, r3, #4
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	6011      	str	r1, [r2, #0]
 80068d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80068dc:	2301      	movs	r3, #1
 80068de:	e08c      	b.n	80069fa <_printf_i+0x1be>
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	6011      	str	r1, [r2, #0]
 80068e4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80068e8:	bf18      	it	ne
 80068ea:	b21b      	sxthne	r3, r3
 80068ec:	e7cf      	b.n	800688e <_printf_i+0x52>
 80068ee:	6813      	ldr	r3, [r2, #0]
 80068f0:	6825      	ldr	r5, [r4, #0]
 80068f2:	1d18      	adds	r0, r3, #4
 80068f4:	6010      	str	r0, [r2, #0]
 80068f6:	0628      	lsls	r0, r5, #24
 80068f8:	d501      	bpl.n	80068fe <_printf_i+0xc2>
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	e002      	b.n	8006904 <_printf_i+0xc8>
 80068fe:	0668      	lsls	r0, r5, #25
 8006900:	d5fb      	bpl.n	80068fa <_printf_i+0xbe>
 8006902:	881b      	ldrh	r3, [r3, #0]
 8006904:	4854      	ldr	r0, [pc, #336]	; (8006a58 <_printf_i+0x21c>)
 8006906:	296f      	cmp	r1, #111	; 0x6f
 8006908:	bf14      	ite	ne
 800690a:	220a      	movne	r2, #10
 800690c:	2208      	moveq	r2, #8
 800690e:	2100      	movs	r1, #0
 8006910:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006914:	6865      	ldr	r5, [r4, #4]
 8006916:	60a5      	str	r5, [r4, #8]
 8006918:	2d00      	cmp	r5, #0
 800691a:	f2c0 8095 	blt.w	8006a48 <_printf_i+0x20c>
 800691e:	6821      	ldr	r1, [r4, #0]
 8006920:	f021 0104 	bic.w	r1, r1, #4
 8006924:	6021      	str	r1, [r4, #0]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d13d      	bne.n	80069a6 <_printf_i+0x16a>
 800692a:	2d00      	cmp	r5, #0
 800692c:	f040 808e 	bne.w	8006a4c <_printf_i+0x210>
 8006930:	4665      	mov	r5, ip
 8006932:	2a08      	cmp	r2, #8
 8006934:	d10b      	bne.n	800694e <_printf_i+0x112>
 8006936:	6823      	ldr	r3, [r4, #0]
 8006938:	07db      	lsls	r3, r3, #31
 800693a:	d508      	bpl.n	800694e <_printf_i+0x112>
 800693c:	6923      	ldr	r3, [r4, #16]
 800693e:	6862      	ldr	r2, [r4, #4]
 8006940:	429a      	cmp	r2, r3
 8006942:	bfde      	ittt	le
 8006944:	2330      	movle	r3, #48	; 0x30
 8006946:	f805 3c01 	strble.w	r3, [r5, #-1]
 800694a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800694e:	ebac 0305 	sub.w	r3, ip, r5
 8006952:	6123      	str	r3, [r4, #16]
 8006954:	f8cd 8000 	str.w	r8, [sp]
 8006958:	463b      	mov	r3, r7
 800695a:	aa03      	add	r2, sp, #12
 800695c:	4621      	mov	r1, r4
 800695e:	4630      	mov	r0, r6
 8006960:	f7ff fef6 	bl	8006750 <_printf_common>
 8006964:	3001      	adds	r0, #1
 8006966:	d14d      	bne.n	8006a04 <_printf_i+0x1c8>
 8006968:	f04f 30ff 	mov.w	r0, #4294967295
 800696c:	b005      	add	sp, #20
 800696e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006972:	4839      	ldr	r0, [pc, #228]	; (8006a58 <_printf_i+0x21c>)
 8006974:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006978:	6813      	ldr	r3, [r2, #0]
 800697a:	6821      	ldr	r1, [r4, #0]
 800697c:	1d1d      	adds	r5, r3, #4
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	6015      	str	r5, [r2, #0]
 8006982:	060a      	lsls	r2, r1, #24
 8006984:	d50b      	bpl.n	800699e <_printf_i+0x162>
 8006986:	07ca      	lsls	r2, r1, #31
 8006988:	bf44      	itt	mi
 800698a:	f041 0120 	orrmi.w	r1, r1, #32
 800698e:	6021      	strmi	r1, [r4, #0]
 8006990:	b91b      	cbnz	r3, 800699a <_printf_i+0x15e>
 8006992:	6822      	ldr	r2, [r4, #0]
 8006994:	f022 0220 	bic.w	r2, r2, #32
 8006998:	6022      	str	r2, [r4, #0]
 800699a:	2210      	movs	r2, #16
 800699c:	e7b7      	b.n	800690e <_printf_i+0xd2>
 800699e:	064d      	lsls	r5, r1, #25
 80069a0:	bf48      	it	mi
 80069a2:	b29b      	uxthmi	r3, r3
 80069a4:	e7ef      	b.n	8006986 <_printf_i+0x14a>
 80069a6:	4665      	mov	r5, ip
 80069a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80069ac:	fb02 3311 	mls	r3, r2, r1, r3
 80069b0:	5cc3      	ldrb	r3, [r0, r3]
 80069b2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80069b6:	460b      	mov	r3, r1
 80069b8:	2900      	cmp	r1, #0
 80069ba:	d1f5      	bne.n	80069a8 <_printf_i+0x16c>
 80069bc:	e7b9      	b.n	8006932 <_printf_i+0xf6>
 80069be:	6813      	ldr	r3, [r2, #0]
 80069c0:	6825      	ldr	r5, [r4, #0]
 80069c2:	6961      	ldr	r1, [r4, #20]
 80069c4:	1d18      	adds	r0, r3, #4
 80069c6:	6010      	str	r0, [r2, #0]
 80069c8:	0628      	lsls	r0, r5, #24
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	d501      	bpl.n	80069d2 <_printf_i+0x196>
 80069ce:	6019      	str	r1, [r3, #0]
 80069d0:	e002      	b.n	80069d8 <_printf_i+0x19c>
 80069d2:	066a      	lsls	r2, r5, #25
 80069d4:	d5fb      	bpl.n	80069ce <_printf_i+0x192>
 80069d6:	8019      	strh	r1, [r3, #0]
 80069d8:	2300      	movs	r3, #0
 80069da:	6123      	str	r3, [r4, #16]
 80069dc:	4665      	mov	r5, ip
 80069de:	e7b9      	b.n	8006954 <_printf_i+0x118>
 80069e0:	6813      	ldr	r3, [r2, #0]
 80069e2:	1d19      	adds	r1, r3, #4
 80069e4:	6011      	str	r1, [r2, #0]
 80069e6:	681d      	ldr	r5, [r3, #0]
 80069e8:	6862      	ldr	r2, [r4, #4]
 80069ea:	2100      	movs	r1, #0
 80069ec:	4628      	mov	r0, r5
 80069ee:	f7f9 fc07 	bl	8000200 <memchr>
 80069f2:	b108      	cbz	r0, 80069f8 <_printf_i+0x1bc>
 80069f4:	1b40      	subs	r0, r0, r5
 80069f6:	6060      	str	r0, [r4, #4]
 80069f8:	6863      	ldr	r3, [r4, #4]
 80069fa:	6123      	str	r3, [r4, #16]
 80069fc:	2300      	movs	r3, #0
 80069fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a02:	e7a7      	b.n	8006954 <_printf_i+0x118>
 8006a04:	6923      	ldr	r3, [r4, #16]
 8006a06:	462a      	mov	r2, r5
 8006a08:	4639      	mov	r1, r7
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	47c0      	blx	r8
 8006a0e:	3001      	adds	r0, #1
 8006a10:	d0aa      	beq.n	8006968 <_printf_i+0x12c>
 8006a12:	6823      	ldr	r3, [r4, #0]
 8006a14:	079b      	lsls	r3, r3, #30
 8006a16:	d413      	bmi.n	8006a40 <_printf_i+0x204>
 8006a18:	68e0      	ldr	r0, [r4, #12]
 8006a1a:	9b03      	ldr	r3, [sp, #12]
 8006a1c:	4298      	cmp	r0, r3
 8006a1e:	bfb8      	it	lt
 8006a20:	4618      	movlt	r0, r3
 8006a22:	e7a3      	b.n	800696c <_printf_i+0x130>
 8006a24:	2301      	movs	r3, #1
 8006a26:	464a      	mov	r2, r9
 8006a28:	4639      	mov	r1, r7
 8006a2a:	4630      	mov	r0, r6
 8006a2c:	47c0      	blx	r8
 8006a2e:	3001      	adds	r0, #1
 8006a30:	d09a      	beq.n	8006968 <_printf_i+0x12c>
 8006a32:	3501      	adds	r5, #1
 8006a34:	68e3      	ldr	r3, [r4, #12]
 8006a36:	9a03      	ldr	r2, [sp, #12]
 8006a38:	1a9b      	subs	r3, r3, r2
 8006a3a:	42ab      	cmp	r3, r5
 8006a3c:	dcf2      	bgt.n	8006a24 <_printf_i+0x1e8>
 8006a3e:	e7eb      	b.n	8006a18 <_printf_i+0x1dc>
 8006a40:	2500      	movs	r5, #0
 8006a42:	f104 0919 	add.w	r9, r4, #25
 8006a46:	e7f5      	b.n	8006a34 <_printf_i+0x1f8>
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d1ac      	bne.n	80069a6 <_printf_i+0x16a>
 8006a4c:	7803      	ldrb	r3, [r0, #0]
 8006a4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a52:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a56:	e76c      	b.n	8006932 <_printf_i+0xf6>
 8006a58:	0800a538 	.word	0x0800a538
 8006a5c:	0800a549 	.word	0x0800a549

08006a60 <_scanf_float>:
 8006a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a64:	469a      	mov	sl, r3
 8006a66:	688b      	ldr	r3, [r1, #8]
 8006a68:	4616      	mov	r6, r2
 8006a6a:	1e5a      	subs	r2, r3, #1
 8006a6c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006a70:	b087      	sub	sp, #28
 8006a72:	bf83      	ittte	hi
 8006a74:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8006a78:	189b      	addhi	r3, r3, r2
 8006a7a:	9301      	strhi	r3, [sp, #4]
 8006a7c:	2300      	movls	r3, #0
 8006a7e:	bf86      	itte	hi
 8006a80:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006a84:	608b      	strhi	r3, [r1, #8]
 8006a86:	9301      	strls	r3, [sp, #4]
 8006a88:	680b      	ldr	r3, [r1, #0]
 8006a8a:	4688      	mov	r8, r1
 8006a8c:	f04f 0b00 	mov.w	fp, #0
 8006a90:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006a94:	f848 3b1c 	str.w	r3, [r8], #28
 8006a98:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006a9c:	4607      	mov	r7, r0
 8006a9e:	460c      	mov	r4, r1
 8006aa0:	4645      	mov	r5, r8
 8006aa2:	465a      	mov	r2, fp
 8006aa4:	46d9      	mov	r9, fp
 8006aa6:	f8cd b008 	str.w	fp, [sp, #8]
 8006aaa:	68a1      	ldr	r1, [r4, #8]
 8006aac:	b181      	cbz	r1, 8006ad0 <_scanf_float+0x70>
 8006aae:	6833      	ldr	r3, [r6, #0]
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	2b49      	cmp	r3, #73	; 0x49
 8006ab4:	d071      	beq.n	8006b9a <_scanf_float+0x13a>
 8006ab6:	d84d      	bhi.n	8006b54 <_scanf_float+0xf4>
 8006ab8:	2b39      	cmp	r3, #57	; 0x39
 8006aba:	d840      	bhi.n	8006b3e <_scanf_float+0xde>
 8006abc:	2b31      	cmp	r3, #49	; 0x31
 8006abe:	f080 8088 	bcs.w	8006bd2 <_scanf_float+0x172>
 8006ac2:	2b2d      	cmp	r3, #45	; 0x2d
 8006ac4:	f000 8090 	beq.w	8006be8 <_scanf_float+0x188>
 8006ac8:	d815      	bhi.n	8006af6 <_scanf_float+0x96>
 8006aca:	2b2b      	cmp	r3, #43	; 0x2b
 8006acc:	f000 808c 	beq.w	8006be8 <_scanf_float+0x188>
 8006ad0:	f1b9 0f00 	cmp.w	r9, #0
 8006ad4:	d003      	beq.n	8006ade <_scanf_float+0x7e>
 8006ad6:	6823      	ldr	r3, [r4, #0]
 8006ad8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006adc:	6023      	str	r3, [r4, #0]
 8006ade:	3a01      	subs	r2, #1
 8006ae0:	2a01      	cmp	r2, #1
 8006ae2:	f200 80ea 	bhi.w	8006cba <_scanf_float+0x25a>
 8006ae6:	4545      	cmp	r5, r8
 8006ae8:	f200 80dc 	bhi.w	8006ca4 <_scanf_float+0x244>
 8006aec:	2601      	movs	r6, #1
 8006aee:	4630      	mov	r0, r6
 8006af0:	b007      	add	sp, #28
 8006af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006af6:	2b2e      	cmp	r3, #46	; 0x2e
 8006af8:	f000 809f 	beq.w	8006c3a <_scanf_float+0x1da>
 8006afc:	2b30      	cmp	r3, #48	; 0x30
 8006afe:	d1e7      	bne.n	8006ad0 <_scanf_float+0x70>
 8006b00:	6820      	ldr	r0, [r4, #0]
 8006b02:	f410 7f80 	tst.w	r0, #256	; 0x100
 8006b06:	d064      	beq.n	8006bd2 <_scanf_float+0x172>
 8006b08:	9b01      	ldr	r3, [sp, #4]
 8006b0a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8006b0e:	6020      	str	r0, [r4, #0]
 8006b10:	f109 0901 	add.w	r9, r9, #1
 8006b14:	b11b      	cbz	r3, 8006b1e <_scanf_float+0xbe>
 8006b16:	3b01      	subs	r3, #1
 8006b18:	3101      	adds	r1, #1
 8006b1a:	9301      	str	r3, [sp, #4]
 8006b1c:	60a1      	str	r1, [r4, #8]
 8006b1e:	68a3      	ldr	r3, [r4, #8]
 8006b20:	3b01      	subs	r3, #1
 8006b22:	60a3      	str	r3, [r4, #8]
 8006b24:	6923      	ldr	r3, [r4, #16]
 8006b26:	3301      	adds	r3, #1
 8006b28:	6123      	str	r3, [r4, #16]
 8006b2a:	6873      	ldr	r3, [r6, #4]
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	6073      	str	r3, [r6, #4]
 8006b32:	f340 80ac 	ble.w	8006c8e <_scanf_float+0x22e>
 8006b36:	6833      	ldr	r3, [r6, #0]
 8006b38:	3301      	adds	r3, #1
 8006b3a:	6033      	str	r3, [r6, #0]
 8006b3c:	e7b5      	b.n	8006aaa <_scanf_float+0x4a>
 8006b3e:	2b45      	cmp	r3, #69	; 0x45
 8006b40:	f000 8085 	beq.w	8006c4e <_scanf_float+0x1ee>
 8006b44:	2b46      	cmp	r3, #70	; 0x46
 8006b46:	d06a      	beq.n	8006c1e <_scanf_float+0x1be>
 8006b48:	2b41      	cmp	r3, #65	; 0x41
 8006b4a:	d1c1      	bne.n	8006ad0 <_scanf_float+0x70>
 8006b4c:	2a01      	cmp	r2, #1
 8006b4e:	d1bf      	bne.n	8006ad0 <_scanf_float+0x70>
 8006b50:	2202      	movs	r2, #2
 8006b52:	e046      	b.n	8006be2 <_scanf_float+0x182>
 8006b54:	2b65      	cmp	r3, #101	; 0x65
 8006b56:	d07a      	beq.n	8006c4e <_scanf_float+0x1ee>
 8006b58:	d818      	bhi.n	8006b8c <_scanf_float+0x12c>
 8006b5a:	2b54      	cmp	r3, #84	; 0x54
 8006b5c:	d066      	beq.n	8006c2c <_scanf_float+0x1cc>
 8006b5e:	d811      	bhi.n	8006b84 <_scanf_float+0x124>
 8006b60:	2b4e      	cmp	r3, #78	; 0x4e
 8006b62:	d1b5      	bne.n	8006ad0 <_scanf_float+0x70>
 8006b64:	2a00      	cmp	r2, #0
 8006b66:	d146      	bne.n	8006bf6 <_scanf_float+0x196>
 8006b68:	f1b9 0f00 	cmp.w	r9, #0
 8006b6c:	d145      	bne.n	8006bfa <_scanf_float+0x19a>
 8006b6e:	6821      	ldr	r1, [r4, #0]
 8006b70:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006b74:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006b78:	d13f      	bne.n	8006bfa <_scanf_float+0x19a>
 8006b7a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006b7e:	6021      	str	r1, [r4, #0]
 8006b80:	2201      	movs	r2, #1
 8006b82:	e02e      	b.n	8006be2 <_scanf_float+0x182>
 8006b84:	2b59      	cmp	r3, #89	; 0x59
 8006b86:	d01e      	beq.n	8006bc6 <_scanf_float+0x166>
 8006b88:	2b61      	cmp	r3, #97	; 0x61
 8006b8a:	e7de      	b.n	8006b4a <_scanf_float+0xea>
 8006b8c:	2b6e      	cmp	r3, #110	; 0x6e
 8006b8e:	d0e9      	beq.n	8006b64 <_scanf_float+0x104>
 8006b90:	d815      	bhi.n	8006bbe <_scanf_float+0x15e>
 8006b92:	2b66      	cmp	r3, #102	; 0x66
 8006b94:	d043      	beq.n	8006c1e <_scanf_float+0x1be>
 8006b96:	2b69      	cmp	r3, #105	; 0x69
 8006b98:	d19a      	bne.n	8006ad0 <_scanf_float+0x70>
 8006b9a:	f1bb 0f00 	cmp.w	fp, #0
 8006b9e:	d138      	bne.n	8006c12 <_scanf_float+0x1b2>
 8006ba0:	f1b9 0f00 	cmp.w	r9, #0
 8006ba4:	d197      	bne.n	8006ad6 <_scanf_float+0x76>
 8006ba6:	6821      	ldr	r1, [r4, #0]
 8006ba8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006bac:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006bb0:	d195      	bne.n	8006ade <_scanf_float+0x7e>
 8006bb2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006bb6:	6021      	str	r1, [r4, #0]
 8006bb8:	f04f 0b01 	mov.w	fp, #1
 8006bbc:	e011      	b.n	8006be2 <_scanf_float+0x182>
 8006bbe:	2b74      	cmp	r3, #116	; 0x74
 8006bc0:	d034      	beq.n	8006c2c <_scanf_float+0x1cc>
 8006bc2:	2b79      	cmp	r3, #121	; 0x79
 8006bc4:	d184      	bne.n	8006ad0 <_scanf_float+0x70>
 8006bc6:	f1bb 0f07 	cmp.w	fp, #7
 8006bca:	d181      	bne.n	8006ad0 <_scanf_float+0x70>
 8006bcc:	f04f 0b08 	mov.w	fp, #8
 8006bd0:	e007      	b.n	8006be2 <_scanf_float+0x182>
 8006bd2:	eb12 0f0b 	cmn.w	r2, fp
 8006bd6:	f47f af7b 	bne.w	8006ad0 <_scanf_float+0x70>
 8006bda:	6821      	ldr	r1, [r4, #0]
 8006bdc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006be0:	6021      	str	r1, [r4, #0]
 8006be2:	702b      	strb	r3, [r5, #0]
 8006be4:	3501      	adds	r5, #1
 8006be6:	e79a      	b.n	8006b1e <_scanf_float+0xbe>
 8006be8:	6821      	ldr	r1, [r4, #0]
 8006bea:	0608      	lsls	r0, r1, #24
 8006bec:	f57f af70 	bpl.w	8006ad0 <_scanf_float+0x70>
 8006bf0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006bf4:	e7f4      	b.n	8006be0 <_scanf_float+0x180>
 8006bf6:	2a02      	cmp	r2, #2
 8006bf8:	d047      	beq.n	8006c8a <_scanf_float+0x22a>
 8006bfa:	f1bb 0f01 	cmp.w	fp, #1
 8006bfe:	d003      	beq.n	8006c08 <_scanf_float+0x1a8>
 8006c00:	f1bb 0f04 	cmp.w	fp, #4
 8006c04:	f47f af64 	bne.w	8006ad0 <_scanf_float+0x70>
 8006c08:	f10b 0b01 	add.w	fp, fp, #1
 8006c0c:	fa5f fb8b 	uxtb.w	fp, fp
 8006c10:	e7e7      	b.n	8006be2 <_scanf_float+0x182>
 8006c12:	f1bb 0f03 	cmp.w	fp, #3
 8006c16:	d0f7      	beq.n	8006c08 <_scanf_float+0x1a8>
 8006c18:	f1bb 0f05 	cmp.w	fp, #5
 8006c1c:	e7f2      	b.n	8006c04 <_scanf_float+0x1a4>
 8006c1e:	f1bb 0f02 	cmp.w	fp, #2
 8006c22:	f47f af55 	bne.w	8006ad0 <_scanf_float+0x70>
 8006c26:	f04f 0b03 	mov.w	fp, #3
 8006c2a:	e7da      	b.n	8006be2 <_scanf_float+0x182>
 8006c2c:	f1bb 0f06 	cmp.w	fp, #6
 8006c30:	f47f af4e 	bne.w	8006ad0 <_scanf_float+0x70>
 8006c34:	f04f 0b07 	mov.w	fp, #7
 8006c38:	e7d3      	b.n	8006be2 <_scanf_float+0x182>
 8006c3a:	6821      	ldr	r1, [r4, #0]
 8006c3c:	0588      	lsls	r0, r1, #22
 8006c3e:	f57f af47 	bpl.w	8006ad0 <_scanf_float+0x70>
 8006c42:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006c46:	6021      	str	r1, [r4, #0]
 8006c48:	f8cd 9008 	str.w	r9, [sp, #8]
 8006c4c:	e7c9      	b.n	8006be2 <_scanf_float+0x182>
 8006c4e:	6821      	ldr	r1, [r4, #0]
 8006c50:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8006c54:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006c58:	d006      	beq.n	8006c68 <_scanf_float+0x208>
 8006c5a:	0548      	lsls	r0, r1, #21
 8006c5c:	f57f af38 	bpl.w	8006ad0 <_scanf_float+0x70>
 8006c60:	f1b9 0f00 	cmp.w	r9, #0
 8006c64:	f43f af3b 	beq.w	8006ade <_scanf_float+0x7e>
 8006c68:	0588      	lsls	r0, r1, #22
 8006c6a:	bf58      	it	pl
 8006c6c:	9802      	ldrpl	r0, [sp, #8]
 8006c6e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006c72:	bf58      	it	pl
 8006c74:	eba9 0000 	subpl.w	r0, r9, r0
 8006c78:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006c7c:	bf58      	it	pl
 8006c7e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006c82:	6021      	str	r1, [r4, #0]
 8006c84:	f04f 0900 	mov.w	r9, #0
 8006c88:	e7ab      	b.n	8006be2 <_scanf_float+0x182>
 8006c8a:	2203      	movs	r2, #3
 8006c8c:	e7a9      	b.n	8006be2 <_scanf_float+0x182>
 8006c8e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006c92:	9205      	str	r2, [sp, #20]
 8006c94:	4631      	mov	r1, r6
 8006c96:	4638      	mov	r0, r7
 8006c98:	4798      	blx	r3
 8006c9a:	9a05      	ldr	r2, [sp, #20]
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	f43f af04 	beq.w	8006aaa <_scanf_float+0x4a>
 8006ca2:	e715      	b.n	8006ad0 <_scanf_float+0x70>
 8006ca4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ca8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006cac:	4632      	mov	r2, r6
 8006cae:	4638      	mov	r0, r7
 8006cb0:	4798      	blx	r3
 8006cb2:	6923      	ldr	r3, [r4, #16]
 8006cb4:	3b01      	subs	r3, #1
 8006cb6:	6123      	str	r3, [r4, #16]
 8006cb8:	e715      	b.n	8006ae6 <_scanf_float+0x86>
 8006cba:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006cbe:	2b06      	cmp	r3, #6
 8006cc0:	d80a      	bhi.n	8006cd8 <_scanf_float+0x278>
 8006cc2:	f1bb 0f02 	cmp.w	fp, #2
 8006cc6:	d968      	bls.n	8006d9a <_scanf_float+0x33a>
 8006cc8:	f1ab 0b03 	sub.w	fp, fp, #3
 8006ccc:	fa5f fb8b 	uxtb.w	fp, fp
 8006cd0:	eba5 0b0b 	sub.w	fp, r5, fp
 8006cd4:	455d      	cmp	r5, fp
 8006cd6:	d14b      	bne.n	8006d70 <_scanf_float+0x310>
 8006cd8:	6823      	ldr	r3, [r4, #0]
 8006cda:	05da      	lsls	r2, r3, #23
 8006cdc:	d51f      	bpl.n	8006d1e <_scanf_float+0x2be>
 8006cde:	055b      	lsls	r3, r3, #21
 8006ce0:	d468      	bmi.n	8006db4 <_scanf_float+0x354>
 8006ce2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006ce6:	6923      	ldr	r3, [r4, #16]
 8006ce8:	2965      	cmp	r1, #101	; 0x65
 8006cea:	f103 33ff 	add.w	r3, r3, #4294967295
 8006cee:	f105 3bff 	add.w	fp, r5, #4294967295
 8006cf2:	6123      	str	r3, [r4, #16]
 8006cf4:	d00d      	beq.n	8006d12 <_scanf_float+0x2b2>
 8006cf6:	2945      	cmp	r1, #69	; 0x45
 8006cf8:	d00b      	beq.n	8006d12 <_scanf_float+0x2b2>
 8006cfa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cfe:	4632      	mov	r2, r6
 8006d00:	4638      	mov	r0, r7
 8006d02:	4798      	blx	r3
 8006d04:	6923      	ldr	r3, [r4, #16]
 8006d06:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8006d0a:	3b01      	subs	r3, #1
 8006d0c:	f1a5 0b02 	sub.w	fp, r5, #2
 8006d10:	6123      	str	r3, [r4, #16]
 8006d12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d16:	4632      	mov	r2, r6
 8006d18:	4638      	mov	r0, r7
 8006d1a:	4798      	blx	r3
 8006d1c:	465d      	mov	r5, fp
 8006d1e:	6826      	ldr	r6, [r4, #0]
 8006d20:	f016 0610 	ands.w	r6, r6, #16
 8006d24:	d17a      	bne.n	8006e1c <_scanf_float+0x3bc>
 8006d26:	702e      	strb	r6, [r5, #0]
 8006d28:	6823      	ldr	r3, [r4, #0]
 8006d2a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006d2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d32:	d142      	bne.n	8006dba <_scanf_float+0x35a>
 8006d34:	9b02      	ldr	r3, [sp, #8]
 8006d36:	eba9 0303 	sub.w	r3, r9, r3
 8006d3a:	425a      	negs	r2, r3
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d149      	bne.n	8006dd4 <_scanf_float+0x374>
 8006d40:	2200      	movs	r2, #0
 8006d42:	4641      	mov	r1, r8
 8006d44:	4638      	mov	r0, r7
 8006d46:	f000 fecf 	bl	8007ae8 <_strtod_r>
 8006d4a:	6825      	ldr	r5, [r4, #0]
 8006d4c:	f8da 3000 	ldr.w	r3, [sl]
 8006d50:	f015 0f02 	tst.w	r5, #2
 8006d54:	f103 0204 	add.w	r2, r3, #4
 8006d58:	ec59 8b10 	vmov	r8, r9, d0
 8006d5c:	f8ca 2000 	str.w	r2, [sl]
 8006d60:	d043      	beq.n	8006dea <_scanf_float+0x38a>
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	e9c3 8900 	strd	r8, r9, [r3]
 8006d68:	68e3      	ldr	r3, [r4, #12]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	60e3      	str	r3, [r4, #12]
 8006d6e:	e6be      	b.n	8006aee <_scanf_float+0x8e>
 8006d70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d74:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006d78:	4632      	mov	r2, r6
 8006d7a:	4638      	mov	r0, r7
 8006d7c:	4798      	blx	r3
 8006d7e:	6923      	ldr	r3, [r4, #16]
 8006d80:	3b01      	subs	r3, #1
 8006d82:	6123      	str	r3, [r4, #16]
 8006d84:	e7a6      	b.n	8006cd4 <_scanf_float+0x274>
 8006d86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d8a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006d8e:	4632      	mov	r2, r6
 8006d90:	4638      	mov	r0, r7
 8006d92:	4798      	blx	r3
 8006d94:	6923      	ldr	r3, [r4, #16]
 8006d96:	3b01      	subs	r3, #1
 8006d98:	6123      	str	r3, [r4, #16]
 8006d9a:	4545      	cmp	r5, r8
 8006d9c:	d8f3      	bhi.n	8006d86 <_scanf_float+0x326>
 8006d9e:	e6a5      	b.n	8006aec <_scanf_float+0x8c>
 8006da0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006da4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006da8:	4632      	mov	r2, r6
 8006daa:	4638      	mov	r0, r7
 8006dac:	4798      	blx	r3
 8006dae:	6923      	ldr	r3, [r4, #16]
 8006db0:	3b01      	subs	r3, #1
 8006db2:	6123      	str	r3, [r4, #16]
 8006db4:	4545      	cmp	r5, r8
 8006db6:	d8f3      	bhi.n	8006da0 <_scanf_float+0x340>
 8006db8:	e698      	b.n	8006aec <_scanf_float+0x8c>
 8006dba:	9b03      	ldr	r3, [sp, #12]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d0bf      	beq.n	8006d40 <_scanf_float+0x2e0>
 8006dc0:	9904      	ldr	r1, [sp, #16]
 8006dc2:	230a      	movs	r3, #10
 8006dc4:	4632      	mov	r2, r6
 8006dc6:	3101      	adds	r1, #1
 8006dc8:	4638      	mov	r0, r7
 8006dca:	f000 ff19 	bl	8007c00 <_strtol_r>
 8006dce:	9b03      	ldr	r3, [sp, #12]
 8006dd0:	9d04      	ldr	r5, [sp, #16]
 8006dd2:	1ac2      	subs	r2, r0, r3
 8006dd4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006dd8:	429d      	cmp	r5, r3
 8006dda:	bf28      	it	cs
 8006ddc:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006de0:	490f      	ldr	r1, [pc, #60]	; (8006e20 <_scanf_float+0x3c0>)
 8006de2:	4628      	mov	r0, r5
 8006de4:	f000 f824 	bl	8006e30 <siprintf>
 8006de8:	e7aa      	b.n	8006d40 <_scanf_float+0x2e0>
 8006dea:	f015 0504 	ands.w	r5, r5, #4
 8006dee:	d1b8      	bne.n	8006d62 <_scanf_float+0x302>
 8006df0:	681f      	ldr	r7, [r3, #0]
 8006df2:	ee10 2a10 	vmov	r2, s0
 8006df6:	464b      	mov	r3, r9
 8006df8:	ee10 0a10 	vmov	r0, s0
 8006dfc:	4649      	mov	r1, r9
 8006dfe:	f7f9 fea5 	bl	8000b4c <__aeabi_dcmpun>
 8006e02:	b128      	cbz	r0, 8006e10 <_scanf_float+0x3b0>
 8006e04:	4628      	mov	r0, r5
 8006e06:	f000 f80d 	bl	8006e24 <nanf>
 8006e0a:	ed87 0a00 	vstr	s0, [r7]
 8006e0e:	e7ab      	b.n	8006d68 <_scanf_float+0x308>
 8006e10:	4640      	mov	r0, r8
 8006e12:	4649      	mov	r1, r9
 8006e14:	f7f9 fef8 	bl	8000c08 <__aeabi_d2f>
 8006e18:	6038      	str	r0, [r7, #0]
 8006e1a:	e7a5      	b.n	8006d68 <_scanf_float+0x308>
 8006e1c:	2600      	movs	r6, #0
 8006e1e:	e666      	b.n	8006aee <_scanf_float+0x8e>
 8006e20:	0800a55a 	.word	0x0800a55a

08006e24 <nanf>:
 8006e24:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006e2c <nanf+0x8>
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	7fc00000 	.word	0x7fc00000

08006e30 <siprintf>:
 8006e30:	b40e      	push	{r1, r2, r3}
 8006e32:	b500      	push	{lr}
 8006e34:	b09c      	sub	sp, #112	; 0x70
 8006e36:	ab1d      	add	r3, sp, #116	; 0x74
 8006e38:	9002      	str	r0, [sp, #8]
 8006e3a:	9006      	str	r0, [sp, #24]
 8006e3c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e40:	4809      	ldr	r0, [pc, #36]	; (8006e68 <siprintf+0x38>)
 8006e42:	9107      	str	r1, [sp, #28]
 8006e44:	9104      	str	r1, [sp, #16]
 8006e46:	4909      	ldr	r1, [pc, #36]	; (8006e6c <siprintf+0x3c>)
 8006e48:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e4c:	9105      	str	r1, [sp, #20]
 8006e4e:	6800      	ldr	r0, [r0, #0]
 8006e50:	9301      	str	r3, [sp, #4]
 8006e52:	a902      	add	r1, sp, #8
 8006e54:	f002 fda8 	bl	80099a8 <_svfiprintf_r>
 8006e58:	9b02      	ldr	r3, [sp, #8]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	701a      	strb	r2, [r3, #0]
 8006e5e:	b01c      	add	sp, #112	; 0x70
 8006e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e64:	b003      	add	sp, #12
 8006e66:	4770      	bx	lr
 8006e68:	20000014 	.word	0x20000014
 8006e6c:	ffff0208 	.word	0xffff0208

08006e70 <siscanf>:
 8006e70:	b40e      	push	{r1, r2, r3}
 8006e72:	b530      	push	{r4, r5, lr}
 8006e74:	b09c      	sub	sp, #112	; 0x70
 8006e76:	ac1f      	add	r4, sp, #124	; 0x7c
 8006e78:	f44f 7201 	mov.w	r2, #516	; 0x204
 8006e7c:	f854 5b04 	ldr.w	r5, [r4], #4
 8006e80:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006e84:	9002      	str	r0, [sp, #8]
 8006e86:	9006      	str	r0, [sp, #24]
 8006e88:	f7f9 f9ac 	bl	80001e4 <strlen>
 8006e8c:	4b0b      	ldr	r3, [pc, #44]	; (8006ebc <siscanf+0x4c>)
 8006e8e:	9003      	str	r0, [sp, #12]
 8006e90:	9007      	str	r0, [sp, #28]
 8006e92:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e94:	480a      	ldr	r0, [pc, #40]	; (8006ec0 <siscanf+0x50>)
 8006e96:	9401      	str	r4, [sp, #4]
 8006e98:	2300      	movs	r3, #0
 8006e9a:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e9c:	9314      	str	r3, [sp, #80]	; 0x50
 8006e9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006ea2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006ea6:	462a      	mov	r2, r5
 8006ea8:	4623      	mov	r3, r4
 8006eaa:	a902      	add	r1, sp, #8
 8006eac:	6800      	ldr	r0, [r0, #0]
 8006eae:	f002 fecd 	bl	8009c4c <__ssvfiscanf_r>
 8006eb2:	b01c      	add	sp, #112	; 0x70
 8006eb4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006eb8:	b003      	add	sp, #12
 8006eba:	4770      	bx	lr
 8006ebc:	08006ec5 	.word	0x08006ec5
 8006ec0:	20000014 	.word	0x20000014

08006ec4 <__seofread>:
 8006ec4:	2000      	movs	r0, #0
 8006ec6:	4770      	bx	lr

08006ec8 <sulp>:
 8006ec8:	b570      	push	{r4, r5, r6, lr}
 8006eca:	4604      	mov	r4, r0
 8006ecc:	460d      	mov	r5, r1
 8006ece:	ec45 4b10 	vmov	d0, r4, r5
 8006ed2:	4616      	mov	r6, r2
 8006ed4:	f002 fb24 	bl	8009520 <__ulp>
 8006ed8:	ec51 0b10 	vmov	r0, r1, d0
 8006edc:	b17e      	cbz	r6, 8006efe <sulp+0x36>
 8006ede:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006ee2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	dd09      	ble.n	8006efe <sulp+0x36>
 8006eea:	051b      	lsls	r3, r3, #20
 8006eec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006ef0:	2400      	movs	r4, #0
 8006ef2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006ef6:	4622      	mov	r2, r4
 8006ef8:	462b      	mov	r3, r5
 8006efa:	f7f9 fb8d 	bl	8000618 <__aeabi_dmul>
 8006efe:	bd70      	pop	{r4, r5, r6, pc}

08006f00 <_strtod_l>:
 8006f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f04:	461f      	mov	r7, r3
 8006f06:	b0a1      	sub	sp, #132	; 0x84
 8006f08:	2300      	movs	r3, #0
 8006f0a:	4681      	mov	r9, r0
 8006f0c:	4638      	mov	r0, r7
 8006f0e:	460e      	mov	r6, r1
 8006f10:	9217      	str	r2, [sp, #92]	; 0x5c
 8006f12:	931c      	str	r3, [sp, #112]	; 0x70
 8006f14:	f002 f804 	bl	8008f20 <__localeconv_l>
 8006f18:	4680      	mov	r8, r0
 8006f1a:	6800      	ldr	r0, [r0, #0]
 8006f1c:	f7f9 f962 	bl	80001e4 <strlen>
 8006f20:	f04f 0a00 	mov.w	sl, #0
 8006f24:	4604      	mov	r4, r0
 8006f26:	f04f 0b00 	mov.w	fp, #0
 8006f2a:	961b      	str	r6, [sp, #108]	; 0x6c
 8006f2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f2e:	781a      	ldrb	r2, [r3, #0]
 8006f30:	2a0d      	cmp	r2, #13
 8006f32:	d832      	bhi.n	8006f9a <_strtod_l+0x9a>
 8006f34:	2a09      	cmp	r2, #9
 8006f36:	d236      	bcs.n	8006fa6 <_strtod_l+0xa6>
 8006f38:	2a00      	cmp	r2, #0
 8006f3a:	d03e      	beq.n	8006fba <_strtod_l+0xba>
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	930d      	str	r3, [sp, #52]	; 0x34
 8006f40:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006f42:	782b      	ldrb	r3, [r5, #0]
 8006f44:	2b30      	cmp	r3, #48	; 0x30
 8006f46:	f040 80ac 	bne.w	80070a2 <_strtod_l+0x1a2>
 8006f4a:	786b      	ldrb	r3, [r5, #1]
 8006f4c:	2b58      	cmp	r3, #88	; 0x58
 8006f4e:	d001      	beq.n	8006f54 <_strtod_l+0x54>
 8006f50:	2b78      	cmp	r3, #120	; 0x78
 8006f52:	d167      	bne.n	8007024 <_strtod_l+0x124>
 8006f54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f56:	9301      	str	r3, [sp, #4]
 8006f58:	ab1c      	add	r3, sp, #112	; 0x70
 8006f5a:	9300      	str	r3, [sp, #0]
 8006f5c:	9702      	str	r7, [sp, #8]
 8006f5e:	ab1d      	add	r3, sp, #116	; 0x74
 8006f60:	4a88      	ldr	r2, [pc, #544]	; (8007184 <_strtod_l+0x284>)
 8006f62:	a91b      	add	r1, sp, #108	; 0x6c
 8006f64:	4648      	mov	r0, r9
 8006f66:	f001 fcf2 	bl	800894e <__gethex>
 8006f6a:	f010 0407 	ands.w	r4, r0, #7
 8006f6e:	4606      	mov	r6, r0
 8006f70:	d005      	beq.n	8006f7e <_strtod_l+0x7e>
 8006f72:	2c06      	cmp	r4, #6
 8006f74:	d12b      	bne.n	8006fce <_strtod_l+0xce>
 8006f76:	3501      	adds	r5, #1
 8006f78:	2300      	movs	r3, #0
 8006f7a:	951b      	str	r5, [sp, #108]	; 0x6c
 8006f7c:	930d      	str	r3, [sp, #52]	; 0x34
 8006f7e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f040 859a 	bne.w	8007aba <_strtod_l+0xbba>
 8006f86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f88:	b1e3      	cbz	r3, 8006fc4 <_strtod_l+0xc4>
 8006f8a:	4652      	mov	r2, sl
 8006f8c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006f90:	ec43 2b10 	vmov	d0, r2, r3
 8006f94:	b021      	add	sp, #132	; 0x84
 8006f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f9a:	2a2b      	cmp	r2, #43	; 0x2b
 8006f9c:	d015      	beq.n	8006fca <_strtod_l+0xca>
 8006f9e:	2a2d      	cmp	r2, #45	; 0x2d
 8006fa0:	d004      	beq.n	8006fac <_strtod_l+0xac>
 8006fa2:	2a20      	cmp	r2, #32
 8006fa4:	d1ca      	bne.n	8006f3c <_strtod_l+0x3c>
 8006fa6:	3301      	adds	r3, #1
 8006fa8:	931b      	str	r3, [sp, #108]	; 0x6c
 8006faa:	e7bf      	b.n	8006f2c <_strtod_l+0x2c>
 8006fac:	2201      	movs	r2, #1
 8006fae:	920d      	str	r2, [sp, #52]	; 0x34
 8006fb0:	1c5a      	adds	r2, r3, #1
 8006fb2:	921b      	str	r2, [sp, #108]	; 0x6c
 8006fb4:	785b      	ldrb	r3, [r3, #1]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1c2      	bne.n	8006f40 <_strtod_l+0x40>
 8006fba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006fbc:	961b      	str	r6, [sp, #108]	; 0x6c
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	f040 8579 	bne.w	8007ab6 <_strtod_l+0xbb6>
 8006fc4:	4652      	mov	r2, sl
 8006fc6:	465b      	mov	r3, fp
 8006fc8:	e7e2      	b.n	8006f90 <_strtod_l+0x90>
 8006fca:	2200      	movs	r2, #0
 8006fcc:	e7ef      	b.n	8006fae <_strtod_l+0xae>
 8006fce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006fd0:	b13a      	cbz	r2, 8006fe2 <_strtod_l+0xe2>
 8006fd2:	2135      	movs	r1, #53	; 0x35
 8006fd4:	a81e      	add	r0, sp, #120	; 0x78
 8006fd6:	f002 fb9b 	bl	8009710 <__copybits>
 8006fda:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006fdc:	4648      	mov	r0, r9
 8006fde:	f002 f808 	bl	8008ff2 <_Bfree>
 8006fe2:	3c01      	subs	r4, #1
 8006fe4:	2c04      	cmp	r4, #4
 8006fe6:	d806      	bhi.n	8006ff6 <_strtod_l+0xf6>
 8006fe8:	e8df f004 	tbb	[pc, r4]
 8006fec:	1714030a 	.word	0x1714030a
 8006ff0:	0a          	.byte	0x0a
 8006ff1:	00          	.byte	0x00
 8006ff2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8006ff6:	0730      	lsls	r0, r6, #28
 8006ff8:	d5c1      	bpl.n	8006f7e <_strtod_l+0x7e>
 8006ffa:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006ffe:	e7be      	b.n	8006f7e <_strtod_l+0x7e>
 8007000:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8007004:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007006:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800700a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800700e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007012:	e7f0      	b.n	8006ff6 <_strtod_l+0xf6>
 8007014:	f8df b170 	ldr.w	fp, [pc, #368]	; 8007188 <_strtod_l+0x288>
 8007018:	e7ed      	b.n	8006ff6 <_strtod_l+0xf6>
 800701a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800701e:	f04f 3aff 	mov.w	sl, #4294967295
 8007022:	e7e8      	b.n	8006ff6 <_strtod_l+0xf6>
 8007024:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007026:	1c5a      	adds	r2, r3, #1
 8007028:	921b      	str	r2, [sp, #108]	; 0x6c
 800702a:	785b      	ldrb	r3, [r3, #1]
 800702c:	2b30      	cmp	r3, #48	; 0x30
 800702e:	d0f9      	beq.n	8007024 <_strtod_l+0x124>
 8007030:	2b00      	cmp	r3, #0
 8007032:	d0a4      	beq.n	8006f7e <_strtod_l+0x7e>
 8007034:	2301      	movs	r3, #1
 8007036:	2500      	movs	r5, #0
 8007038:	9306      	str	r3, [sp, #24]
 800703a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800703c:	9308      	str	r3, [sp, #32]
 800703e:	9507      	str	r5, [sp, #28]
 8007040:	9505      	str	r5, [sp, #20]
 8007042:	220a      	movs	r2, #10
 8007044:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007046:	7807      	ldrb	r7, [r0, #0]
 8007048:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800704c:	b2d9      	uxtb	r1, r3
 800704e:	2909      	cmp	r1, #9
 8007050:	d929      	bls.n	80070a6 <_strtod_l+0x1a6>
 8007052:	4622      	mov	r2, r4
 8007054:	f8d8 1000 	ldr.w	r1, [r8]
 8007058:	f003 f8e2 	bl	800a220 <strncmp>
 800705c:	2800      	cmp	r0, #0
 800705e:	d031      	beq.n	80070c4 <_strtod_l+0x1c4>
 8007060:	2000      	movs	r0, #0
 8007062:	9c05      	ldr	r4, [sp, #20]
 8007064:	9004      	str	r0, [sp, #16]
 8007066:	463b      	mov	r3, r7
 8007068:	4602      	mov	r2, r0
 800706a:	2b65      	cmp	r3, #101	; 0x65
 800706c:	d001      	beq.n	8007072 <_strtod_l+0x172>
 800706e:	2b45      	cmp	r3, #69	; 0x45
 8007070:	d114      	bne.n	800709c <_strtod_l+0x19c>
 8007072:	b924      	cbnz	r4, 800707e <_strtod_l+0x17e>
 8007074:	b910      	cbnz	r0, 800707c <_strtod_l+0x17c>
 8007076:	9b06      	ldr	r3, [sp, #24]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d09e      	beq.n	8006fba <_strtod_l+0xba>
 800707c:	2400      	movs	r4, #0
 800707e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007080:	1c73      	adds	r3, r6, #1
 8007082:	931b      	str	r3, [sp, #108]	; 0x6c
 8007084:	7873      	ldrb	r3, [r6, #1]
 8007086:	2b2b      	cmp	r3, #43	; 0x2b
 8007088:	d078      	beq.n	800717c <_strtod_l+0x27c>
 800708a:	2b2d      	cmp	r3, #45	; 0x2d
 800708c:	d070      	beq.n	8007170 <_strtod_l+0x270>
 800708e:	f04f 0c00 	mov.w	ip, #0
 8007092:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8007096:	2f09      	cmp	r7, #9
 8007098:	d97c      	bls.n	8007194 <_strtod_l+0x294>
 800709a:	961b      	str	r6, [sp, #108]	; 0x6c
 800709c:	f04f 0e00 	mov.w	lr, #0
 80070a0:	e09a      	b.n	80071d8 <_strtod_l+0x2d8>
 80070a2:	2300      	movs	r3, #0
 80070a4:	e7c7      	b.n	8007036 <_strtod_l+0x136>
 80070a6:	9905      	ldr	r1, [sp, #20]
 80070a8:	2908      	cmp	r1, #8
 80070aa:	bfdd      	ittte	le
 80070ac:	9907      	ldrle	r1, [sp, #28]
 80070ae:	fb02 3301 	mlale	r3, r2, r1, r3
 80070b2:	9307      	strle	r3, [sp, #28]
 80070b4:	fb02 3505 	mlagt	r5, r2, r5, r3
 80070b8:	9b05      	ldr	r3, [sp, #20]
 80070ba:	3001      	adds	r0, #1
 80070bc:	3301      	adds	r3, #1
 80070be:	9305      	str	r3, [sp, #20]
 80070c0:	901b      	str	r0, [sp, #108]	; 0x6c
 80070c2:	e7bf      	b.n	8007044 <_strtod_l+0x144>
 80070c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070c6:	191a      	adds	r2, r3, r4
 80070c8:	921b      	str	r2, [sp, #108]	; 0x6c
 80070ca:	9a05      	ldr	r2, [sp, #20]
 80070cc:	5d1b      	ldrb	r3, [r3, r4]
 80070ce:	2a00      	cmp	r2, #0
 80070d0:	d037      	beq.n	8007142 <_strtod_l+0x242>
 80070d2:	9c05      	ldr	r4, [sp, #20]
 80070d4:	4602      	mov	r2, r0
 80070d6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80070da:	2909      	cmp	r1, #9
 80070dc:	d913      	bls.n	8007106 <_strtod_l+0x206>
 80070de:	2101      	movs	r1, #1
 80070e0:	9104      	str	r1, [sp, #16]
 80070e2:	e7c2      	b.n	800706a <_strtod_l+0x16a>
 80070e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070e6:	1c5a      	adds	r2, r3, #1
 80070e8:	921b      	str	r2, [sp, #108]	; 0x6c
 80070ea:	785b      	ldrb	r3, [r3, #1]
 80070ec:	3001      	adds	r0, #1
 80070ee:	2b30      	cmp	r3, #48	; 0x30
 80070f0:	d0f8      	beq.n	80070e4 <_strtod_l+0x1e4>
 80070f2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80070f6:	2a08      	cmp	r2, #8
 80070f8:	f200 84e4 	bhi.w	8007ac4 <_strtod_l+0xbc4>
 80070fc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80070fe:	9208      	str	r2, [sp, #32]
 8007100:	4602      	mov	r2, r0
 8007102:	2000      	movs	r0, #0
 8007104:	4604      	mov	r4, r0
 8007106:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800710a:	f100 0101 	add.w	r1, r0, #1
 800710e:	d012      	beq.n	8007136 <_strtod_l+0x236>
 8007110:	440a      	add	r2, r1
 8007112:	eb00 0c04 	add.w	ip, r0, r4
 8007116:	4621      	mov	r1, r4
 8007118:	270a      	movs	r7, #10
 800711a:	458c      	cmp	ip, r1
 800711c:	d113      	bne.n	8007146 <_strtod_l+0x246>
 800711e:	1821      	adds	r1, r4, r0
 8007120:	2908      	cmp	r1, #8
 8007122:	f104 0401 	add.w	r4, r4, #1
 8007126:	4404      	add	r4, r0
 8007128:	dc19      	bgt.n	800715e <_strtod_l+0x25e>
 800712a:	9b07      	ldr	r3, [sp, #28]
 800712c:	210a      	movs	r1, #10
 800712e:	fb01 e303 	mla	r3, r1, r3, lr
 8007132:	9307      	str	r3, [sp, #28]
 8007134:	2100      	movs	r1, #0
 8007136:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007138:	1c58      	adds	r0, r3, #1
 800713a:	901b      	str	r0, [sp, #108]	; 0x6c
 800713c:	785b      	ldrb	r3, [r3, #1]
 800713e:	4608      	mov	r0, r1
 8007140:	e7c9      	b.n	80070d6 <_strtod_l+0x1d6>
 8007142:	9805      	ldr	r0, [sp, #20]
 8007144:	e7d3      	b.n	80070ee <_strtod_l+0x1ee>
 8007146:	2908      	cmp	r1, #8
 8007148:	f101 0101 	add.w	r1, r1, #1
 800714c:	dc03      	bgt.n	8007156 <_strtod_l+0x256>
 800714e:	9b07      	ldr	r3, [sp, #28]
 8007150:	437b      	muls	r3, r7
 8007152:	9307      	str	r3, [sp, #28]
 8007154:	e7e1      	b.n	800711a <_strtod_l+0x21a>
 8007156:	2910      	cmp	r1, #16
 8007158:	bfd8      	it	le
 800715a:	437d      	mulle	r5, r7
 800715c:	e7dd      	b.n	800711a <_strtod_l+0x21a>
 800715e:	2c10      	cmp	r4, #16
 8007160:	bfdc      	itt	le
 8007162:	210a      	movle	r1, #10
 8007164:	fb01 e505 	mlale	r5, r1, r5, lr
 8007168:	e7e4      	b.n	8007134 <_strtod_l+0x234>
 800716a:	2301      	movs	r3, #1
 800716c:	9304      	str	r3, [sp, #16]
 800716e:	e781      	b.n	8007074 <_strtod_l+0x174>
 8007170:	f04f 0c01 	mov.w	ip, #1
 8007174:	1cb3      	adds	r3, r6, #2
 8007176:	931b      	str	r3, [sp, #108]	; 0x6c
 8007178:	78b3      	ldrb	r3, [r6, #2]
 800717a:	e78a      	b.n	8007092 <_strtod_l+0x192>
 800717c:	f04f 0c00 	mov.w	ip, #0
 8007180:	e7f8      	b.n	8007174 <_strtod_l+0x274>
 8007182:	bf00      	nop
 8007184:	0800a560 	.word	0x0800a560
 8007188:	7ff00000 	.word	0x7ff00000
 800718c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800718e:	1c5f      	adds	r7, r3, #1
 8007190:	971b      	str	r7, [sp, #108]	; 0x6c
 8007192:	785b      	ldrb	r3, [r3, #1]
 8007194:	2b30      	cmp	r3, #48	; 0x30
 8007196:	d0f9      	beq.n	800718c <_strtod_l+0x28c>
 8007198:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800719c:	2f08      	cmp	r7, #8
 800719e:	f63f af7d 	bhi.w	800709c <_strtod_l+0x19c>
 80071a2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80071a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071a8:	930a      	str	r3, [sp, #40]	; 0x28
 80071aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071ac:	1c5f      	adds	r7, r3, #1
 80071ae:	971b      	str	r7, [sp, #108]	; 0x6c
 80071b0:	785b      	ldrb	r3, [r3, #1]
 80071b2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80071b6:	f1b8 0f09 	cmp.w	r8, #9
 80071ba:	d937      	bls.n	800722c <_strtod_l+0x32c>
 80071bc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80071be:	1a7f      	subs	r7, r7, r1
 80071c0:	2f08      	cmp	r7, #8
 80071c2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80071c6:	dc37      	bgt.n	8007238 <_strtod_l+0x338>
 80071c8:	45be      	cmp	lr, r7
 80071ca:	bfa8      	it	ge
 80071cc:	46be      	movge	lr, r7
 80071ce:	f1bc 0f00 	cmp.w	ip, #0
 80071d2:	d001      	beq.n	80071d8 <_strtod_l+0x2d8>
 80071d4:	f1ce 0e00 	rsb	lr, lr, #0
 80071d8:	2c00      	cmp	r4, #0
 80071da:	d151      	bne.n	8007280 <_strtod_l+0x380>
 80071dc:	2800      	cmp	r0, #0
 80071de:	f47f aece 	bne.w	8006f7e <_strtod_l+0x7e>
 80071e2:	9a06      	ldr	r2, [sp, #24]
 80071e4:	2a00      	cmp	r2, #0
 80071e6:	f47f aeca 	bne.w	8006f7e <_strtod_l+0x7e>
 80071ea:	9a04      	ldr	r2, [sp, #16]
 80071ec:	2a00      	cmp	r2, #0
 80071ee:	f47f aee4 	bne.w	8006fba <_strtod_l+0xba>
 80071f2:	2b4e      	cmp	r3, #78	; 0x4e
 80071f4:	d027      	beq.n	8007246 <_strtod_l+0x346>
 80071f6:	dc21      	bgt.n	800723c <_strtod_l+0x33c>
 80071f8:	2b49      	cmp	r3, #73	; 0x49
 80071fa:	f47f aede 	bne.w	8006fba <_strtod_l+0xba>
 80071fe:	49a0      	ldr	r1, [pc, #640]	; (8007480 <_strtod_l+0x580>)
 8007200:	a81b      	add	r0, sp, #108	; 0x6c
 8007202:	f001 fdd7 	bl	8008db4 <__match>
 8007206:	2800      	cmp	r0, #0
 8007208:	f43f aed7 	beq.w	8006fba <_strtod_l+0xba>
 800720c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800720e:	499d      	ldr	r1, [pc, #628]	; (8007484 <_strtod_l+0x584>)
 8007210:	3b01      	subs	r3, #1
 8007212:	a81b      	add	r0, sp, #108	; 0x6c
 8007214:	931b      	str	r3, [sp, #108]	; 0x6c
 8007216:	f001 fdcd 	bl	8008db4 <__match>
 800721a:	b910      	cbnz	r0, 8007222 <_strtod_l+0x322>
 800721c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800721e:	3301      	adds	r3, #1
 8007220:	931b      	str	r3, [sp, #108]	; 0x6c
 8007222:	f8df b274 	ldr.w	fp, [pc, #628]	; 8007498 <_strtod_l+0x598>
 8007226:	f04f 0a00 	mov.w	sl, #0
 800722a:	e6a8      	b.n	8006f7e <_strtod_l+0x7e>
 800722c:	210a      	movs	r1, #10
 800722e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007232:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007236:	e7b8      	b.n	80071aa <_strtod_l+0x2aa>
 8007238:	46be      	mov	lr, r7
 800723a:	e7c8      	b.n	80071ce <_strtod_l+0x2ce>
 800723c:	2b69      	cmp	r3, #105	; 0x69
 800723e:	d0de      	beq.n	80071fe <_strtod_l+0x2fe>
 8007240:	2b6e      	cmp	r3, #110	; 0x6e
 8007242:	f47f aeba 	bne.w	8006fba <_strtod_l+0xba>
 8007246:	4990      	ldr	r1, [pc, #576]	; (8007488 <_strtod_l+0x588>)
 8007248:	a81b      	add	r0, sp, #108	; 0x6c
 800724a:	f001 fdb3 	bl	8008db4 <__match>
 800724e:	2800      	cmp	r0, #0
 8007250:	f43f aeb3 	beq.w	8006fba <_strtod_l+0xba>
 8007254:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007256:	781b      	ldrb	r3, [r3, #0]
 8007258:	2b28      	cmp	r3, #40	; 0x28
 800725a:	d10e      	bne.n	800727a <_strtod_l+0x37a>
 800725c:	aa1e      	add	r2, sp, #120	; 0x78
 800725e:	498b      	ldr	r1, [pc, #556]	; (800748c <_strtod_l+0x58c>)
 8007260:	a81b      	add	r0, sp, #108	; 0x6c
 8007262:	f001 fdbb 	bl	8008ddc <__hexnan>
 8007266:	2805      	cmp	r0, #5
 8007268:	d107      	bne.n	800727a <_strtod_l+0x37a>
 800726a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800726c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8007270:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007274:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007278:	e681      	b.n	8006f7e <_strtod_l+0x7e>
 800727a:	f8df b224 	ldr.w	fp, [pc, #548]	; 80074a0 <_strtod_l+0x5a0>
 800727e:	e7d2      	b.n	8007226 <_strtod_l+0x326>
 8007280:	ebae 0302 	sub.w	r3, lr, r2
 8007284:	9306      	str	r3, [sp, #24]
 8007286:	9b05      	ldr	r3, [sp, #20]
 8007288:	9807      	ldr	r0, [sp, #28]
 800728a:	2b00      	cmp	r3, #0
 800728c:	bf08      	it	eq
 800728e:	4623      	moveq	r3, r4
 8007290:	2c10      	cmp	r4, #16
 8007292:	9305      	str	r3, [sp, #20]
 8007294:	46a0      	mov	r8, r4
 8007296:	bfa8      	it	ge
 8007298:	f04f 0810 	movge.w	r8, #16
 800729c:	f7f9 f942 	bl	8000524 <__aeabi_ui2d>
 80072a0:	2c09      	cmp	r4, #9
 80072a2:	4682      	mov	sl, r0
 80072a4:	468b      	mov	fp, r1
 80072a6:	dc13      	bgt.n	80072d0 <_strtod_l+0x3d0>
 80072a8:	9b06      	ldr	r3, [sp, #24]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	f43f ae67 	beq.w	8006f7e <_strtod_l+0x7e>
 80072b0:	9b06      	ldr	r3, [sp, #24]
 80072b2:	dd7a      	ble.n	80073aa <_strtod_l+0x4aa>
 80072b4:	2b16      	cmp	r3, #22
 80072b6:	dc61      	bgt.n	800737c <_strtod_l+0x47c>
 80072b8:	4a75      	ldr	r2, [pc, #468]	; (8007490 <_strtod_l+0x590>)
 80072ba:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80072be:	e9de 0100 	ldrd	r0, r1, [lr]
 80072c2:	4652      	mov	r2, sl
 80072c4:	465b      	mov	r3, fp
 80072c6:	f7f9 f9a7 	bl	8000618 <__aeabi_dmul>
 80072ca:	4682      	mov	sl, r0
 80072cc:	468b      	mov	fp, r1
 80072ce:	e656      	b.n	8006f7e <_strtod_l+0x7e>
 80072d0:	4b6f      	ldr	r3, [pc, #444]	; (8007490 <_strtod_l+0x590>)
 80072d2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80072d6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80072da:	f7f9 f99d 	bl	8000618 <__aeabi_dmul>
 80072de:	4606      	mov	r6, r0
 80072e0:	4628      	mov	r0, r5
 80072e2:	460f      	mov	r7, r1
 80072e4:	f7f9 f91e 	bl	8000524 <__aeabi_ui2d>
 80072e8:	4602      	mov	r2, r0
 80072ea:	460b      	mov	r3, r1
 80072ec:	4630      	mov	r0, r6
 80072ee:	4639      	mov	r1, r7
 80072f0:	f7f8 ffdc 	bl	80002ac <__adddf3>
 80072f4:	2c0f      	cmp	r4, #15
 80072f6:	4682      	mov	sl, r0
 80072f8:	468b      	mov	fp, r1
 80072fa:	ddd5      	ble.n	80072a8 <_strtod_l+0x3a8>
 80072fc:	9b06      	ldr	r3, [sp, #24]
 80072fe:	eba4 0808 	sub.w	r8, r4, r8
 8007302:	4498      	add	r8, r3
 8007304:	f1b8 0f00 	cmp.w	r8, #0
 8007308:	f340 8096 	ble.w	8007438 <_strtod_l+0x538>
 800730c:	f018 030f 	ands.w	r3, r8, #15
 8007310:	d00a      	beq.n	8007328 <_strtod_l+0x428>
 8007312:	495f      	ldr	r1, [pc, #380]	; (8007490 <_strtod_l+0x590>)
 8007314:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007318:	4652      	mov	r2, sl
 800731a:	465b      	mov	r3, fp
 800731c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007320:	f7f9 f97a 	bl	8000618 <__aeabi_dmul>
 8007324:	4682      	mov	sl, r0
 8007326:	468b      	mov	fp, r1
 8007328:	f038 080f 	bics.w	r8, r8, #15
 800732c:	d073      	beq.n	8007416 <_strtod_l+0x516>
 800732e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007332:	dd47      	ble.n	80073c4 <_strtod_l+0x4c4>
 8007334:	2400      	movs	r4, #0
 8007336:	46a0      	mov	r8, r4
 8007338:	9407      	str	r4, [sp, #28]
 800733a:	9405      	str	r4, [sp, #20]
 800733c:	2322      	movs	r3, #34	; 0x22
 800733e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8007498 <_strtod_l+0x598>
 8007342:	f8c9 3000 	str.w	r3, [r9]
 8007346:	f04f 0a00 	mov.w	sl, #0
 800734a:	9b07      	ldr	r3, [sp, #28]
 800734c:	2b00      	cmp	r3, #0
 800734e:	f43f ae16 	beq.w	8006f7e <_strtod_l+0x7e>
 8007352:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007354:	4648      	mov	r0, r9
 8007356:	f001 fe4c 	bl	8008ff2 <_Bfree>
 800735a:	9905      	ldr	r1, [sp, #20]
 800735c:	4648      	mov	r0, r9
 800735e:	f001 fe48 	bl	8008ff2 <_Bfree>
 8007362:	4641      	mov	r1, r8
 8007364:	4648      	mov	r0, r9
 8007366:	f001 fe44 	bl	8008ff2 <_Bfree>
 800736a:	9907      	ldr	r1, [sp, #28]
 800736c:	4648      	mov	r0, r9
 800736e:	f001 fe40 	bl	8008ff2 <_Bfree>
 8007372:	4621      	mov	r1, r4
 8007374:	4648      	mov	r0, r9
 8007376:	f001 fe3c 	bl	8008ff2 <_Bfree>
 800737a:	e600      	b.n	8006f7e <_strtod_l+0x7e>
 800737c:	9a06      	ldr	r2, [sp, #24]
 800737e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8007382:	4293      	cmp	r3, r2
 8007384:	dbba      	blt.n	80072fc <_strtod_l+0x3fc>
 8007386:	4d42      	ldr	r5, [pc, #264]	; (8007490 <_strtod_l+0x590>)
 8007388:	f1c4 040f 	rsb	r4, r4, #15
 800738c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007390:	4652      	mov	r2, sl
 8007392:	465b      	mov	r3, fp
 8007394:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007398:	f7f9 f93e 	bl	8000618 <__aeabi_dmul>
 800739c:	9b06      	ldr	r3, [sp, #24]
 800739e:	1b1c      	subs	r4, r3, r4
 80073a0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80073a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073a8:	e78d      	b.n	80072c6 <_strtod_l+0x3c6>
 80073aa:	f113 0f16 	cmn.w	r3, #22
 80073ae:	dba5      	blt.n	80072fc <_strtod_l+0x3fc>
 80073b0:	4a37      	ldr	r2, [pc, #220]	; (8007490 <_strtod_l+0x590>)
 80073b2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80073b6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80073ba:	4650      	mov	r0, sl
 80073bc:	4659      	mov	r1, fp
 80073be:	f7f9 fa55 	bl	800086c <__aeabi_ddiv>
 80073c2:	e782      	b.n	80072ca <_strtod_l+0x3ca>
 80073c4:	2300      	movs	r3, #0
 80073c6:	4e33      	ldr	r6, [pc, #204]	; (8007494 <_strtod_l+0x594>)
 80073c8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80073cc:	4650      	mov	r0, sl
 80073ce:	4659      	mov	r1, fp
 80073d0:	461d      	mov	r5, r3
 80073d2:	f1b8 0f01 	cmp.w	r8, #1
 80073d6:	dc21      	bgt.n	800741c <_strtod_l+0x51c>
 80073d8:	b10b      	cbz	r3, 80073de <_strtod_l+0x4de>
 80073da:	4682      	mov	sl, r0
 80073dc:	468b      	mov	fp, r1
 80073de:	4b2d      	ldr	r3, [pc, #180]	; (8007494 <_strtod_l+0x594>)
 80073e0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80073e4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80073e8:	4652      	mov	r2, sl
 80073ea:	465b      	mov	r3, fp
 80073ec:	e9d5 0100 	ldrd	r0, r1, [r5]
 80073f0:	f7f9 f912 	bl	8000618 <__aeabi_dmul>
 80073f4:	4b28      	ldr	r3, [pc, #160]	; (8007498 <_strtod_l+0x598>)
 80073f6:	460a      	mov	r2, r1
 80073f8:	400b      	ands	r3, r1
 80073fa:	4928      	ldr	r1, [pc, #160]	; (800749c <_strtod_l+0x59c>)
 80073fc:	428b      	cmp	r3, r1
 80073fe:	4682      	mov	sl, r0
 8007400:	d898      	bhi.n	8007334 <_strtod_l+0x434>
 8007402:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007406:	428b      	cmp	r3, r1
 8007408:	bf86      	itte	hi
 800740a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80074a4 <_strtod_l+0x5a4>
 800740e:	f04f 3aff 	movhi.w	sl, #4294967295
 8007412:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007416:	2300      	movs	r3, #0
 8007418:	9304      	str	r3, [sp, #16]
 800741a:	e077      	b.n	800750c <_strtod_l+0x60c>
 800741c:	f018 0f01 	tst.w	r8, #1
 8007420:	d006      	beq.n	8007430 <_strtod_l+0x530>
 8007422:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8007426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742a:	f7f9 f8f5 	bl	8000618 <__aeabi_dmul>
 800742e:	2301      	movs	r3, #1
 8007430:	3501      	adds	r5, #1
 8007432:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007436:	e7cc      	b.n	80073d2 <_strtod_l+0x4d2>
 8007438:	d0ed      	beq.n	8007416 <_strtod_l+0x516>
 800743a:	f1c8 0800 	rsb	r8, r8, #0
 800743e:	f018 020f 	ands.w	r2, r8, #15
 8007442:	d00a      	beq.n	800745a <_strtod_l+0x55a>
 8007444:	4b12      	ldr	r3, [pc, #72]	; (8007490 <_strtod_l+0x590>)
 8007446:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800744a:	4650      	mov	r0, sl
 800744c:	4659      	mov	r1, fp
 800744e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007452:	f7f9 fa0b 	bl	800086c <__aeabi_ddiv>
 8007456:	4682      	mov	sl, r0
 8007458:	468b      	mov	fp, r1
 800745a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800745e:	d0da      	beq.n	8007416 <_strtod_l+0x516>
 8007460:	f1b8 0f1f 	cmp.w	r8, #31
 8007464:	dd20      	ble.n	80074a8 <_strtod_l+0x5a8>
 8007466:	2400      	movs	r4, #0
 8007468:	46a0      	mov	r8, r4
 800746a:	9407      	str	r4, [sp, #28]
 800746c:	9405      	str	r4, [sp, #20]
 800746e:	2322      	movs	r3, #34	; 0x22
 8007470:	f04f 0a00 	mov.w	sl, #0
 8007474:	f04f 0b00 	mov.w	fp, #0
 8007478:	f8c9 3000 	str.w	r3, [r9]
 800747c:	e765      	b.n	800734a <_strtod_l+0x44a>
 800747e:	bf00      	nop
 8007480:	0800a52d 	.word	0x0800a52d
 8007484:	0800a5b3 	.word	0x0800a5b3
 8007488:	0800a535 	.word	0x0800a535
 800748c:	0800a574 	.word	0x0800a574
 8007490:	0800a5f0 	.word	0x0800a5f0
 8007494:	0800a5c8 	.word	0x0800a5c8
 8007498:	7ff00000 	.word	0x7ff00000
 800749c:	7ca00000 	.word	0x7ca00000
 80074a0:	fff80000 	.word	0xfff80000
 80074a4:	7fefffff 	.word	0x7fefffff
 80074a8:	f018 0310 	ands.w	r3, r8, #16
 80074ac:	bf18      	it	ne
 80074ae:	236a      	movne	r3, #106	; 0x6a
 80074b0:	4da0      	ldr	r5, [pc, #640]	; (8007734 <_strtod_l+0x834>)
 80074b2:	9304      	str	r3, [sp, #16]
 80074b4:	4650      	mov	r0, sl
 80074b6:	4659      	mov	r1, fp
 80074b8:	2300      	movs	r3, #0
 80074ba:	f1b8 0f00 	cmp.w	r8, #0
 80074be:	f300 810a 	bgt.w	80076d6 <_strtod_l+0x7d6>
 80074c2:	b10b      	cbz	r3, 80074c8 <_strtod_l+0x5c8>
 80074c4:	4682      	mov	sl, r0
 80074c6:	468b      	mov	fp, r1
 80074c8:	9b04      	ldr	r3, [sp, #16]
 80074ca:	b1bb      	cbz	r3, 80074fc <_strtod_l+0x5fc>
 80074cc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80074d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	4659      	mov	r1, fp
 80074d8:	dd10      	ble.n	80074fc <_strtod_l+0x5fc>
 80074da:	2b1f      	cmp	r3, #31
 80074dc:	f340 8107 	ble.w	80076ee <_strtod_l+0x7ee>
 80074e0:	2b34      	cmp	r3, #52	; 0x34
 80074e2:	bfde      	ittt	le
 80074e4:	3b20      	suble	r3, #32
 80074e6:	f04f 32ff 	movle.w	r2, #4294967295
 80074ea:	fa02 f303 	lslle.w	r3, r2, r3
 80074ee:	f04f 0a00 	mov.w	sl, #0
 80074f2:	bfcc      	ite	gt
 80074f4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80074f8:	ea03 0b01 	andle.w	fp, r3, r1
 80074fc:	2200      	movs	r2, #0
 80074fe:	2300      	movs	r3, #0
 8007500:	4650      	mov	r0, sl
 8007502:	4659      	mov	r1, fp
 8007504:	f7f9 faf0 	bl	8000ae8 <__aeabi_dcmpeq>
 8007508:	2800      	cmp	r0, #0
 800750a:	d1ac      	bne.n	8007466 <_strtod_l+0x566>
 800750c:	9b07      	ldr	r3, [sp, #28]
 800750e:	9300      	str	r3, [sp, #0]
 8007510:	9a05      	ldr	r2, [sp, #20]
 8007512:	9908      	ldr	r1, [sp, #32]
 8007514:	4623      	mov	r3, r4
 8007516:	4648      	mov	r0, r9
 8007518:	f001 fdbd 	bl	8009096 <__s2b>
 800751c:	9007      	str	r0, [sp, #28]
 800751e:	2800      	cmp	r0, #0
 8007520:	f43f af08 	beq.w	8007334 <_strtod_l+0x434>
 8007524:	9a06      	ldr	r2, [sp, #24]
 8007526:	9b06      	ldr	r3, [sp, #24]
 8007528:	2a00      	cmp	r2, #0
 800752a:	f1c3 0300 	rsb	r3, r3, #0
 800752e:	bfa8      	it	ge
 8007530:	2300      	movge	r3, #0
 8007532:	930e      	str	r3, [sp, #56]	; 0x38
 8007534:	2400      	movs	r4, #0
 8007536:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800753a:	9316      	str	r3, [sp, #88]	; 0x58
 800753c:	46a0      	mov	r8, r4
 800753e:	9b07      	ldr	r3, [sp, #28]
 8007540:	4648      	mov	r0, r9
 8007542:	6859      	ldr	r1, [r3, #4]
 8007544:	f001 fd21 	bl	8008f8a <_Balloc>
 8007548:	9005      	str	r0, [sp, #20]
 800754a:	2800      	cmp	r0, #0
 800754c:	f43f aef6 	beq.w	800733c <_strtod_l+0x43c>
 8007550:	9b07      	ldr	r3, [sp, #28]
 8007552:	691a      	ldr	r2, [r3, #16]
 8007554:	3202      	adds	r2, #2
 8007556:	f103 010c 	add.w	r1, r3, #12
 800755a:	0092      	lsls	r2, r2, #2
 800755c:	300c      	adds	r0, #12
 800755e:	f001 fd09 	bl	8008f74 <memcpy>
 8007562:	aa1e      	add	r2, sp, #120	; 0x78
 8007564:	a91d      	add	r1, sp, #116	; 0x74
 8007566:	ec4b ab10 	vmov	d0, sl, fp
 800756a:	4648      	mov	r0, r9
 800756c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007570:	f002 f84c 	bl	800960c <__d2b>
 8007574:	901c      	str	r0, [sp, #112]	; 0x70
 8007576:	2800      	cmp	r0, #0
 8007578:	f43f aee0 	beq.w	800733c <_strtod_l+0x43c>
 800757c:	2101      	movs	r1, #1
 800757e:	4648      	mov	r0, r9
 8007580:	f001 fe15 	bl	80091ae <__i2b>
 8007584:	4680      	mov	r8, r0
 8007586:	2800      	cmp	r0, #0
 8007588:	f43f aed8 	beq.w	800733c <_strtod_l+0x43c>
 800758c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800758e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007590:	2e00      	cmp	r6, #0
 8007592:	bfab      	itete	ge
 8007594:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007596:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007598:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800759a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800759c:	bfac      	ite	ge
 800759e:	18f7      	addge	r7, r6, r3
 80075a0:	1b9d      	sublt	r5, r3, r6
 80075a2:	9b04      	ldr	r3, [sp, #16]
 80075a4:	1af6      	subs	r6, r6, r3
 80075a6:	4416      	add	r6, r2
 80075a8:	4b63      	ldr	r3, [pc, #396]	; (8007738 <_strtod_l+0x838>)
 80075aa:	3e01      	subs	r6, #1
 80075ac:	429e      	cmp	r6, r3
 80075ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80075b2:	f280 80af 	bge.w	8007714 <_strtod_l+0x814>
 80075b6:	1b9b      	subs	r3, r3, r6
 80075b8:	2b1f      	cmp	r3, #31
 80075ba:	eba2 0203 	sub.w	r2, r2, r3
 80075be:	f04f 0101 	mov.w	r1, #1
 80075c2:	f300 809b 	bgt.w	80076fc <_strtod_l+0x7fc>
 80075c6:	fa01 f303 	lsl.w	r3, r1, r3
 80075ca:	930f      	str	r3, [sp, #60]	; 0x3c
 80075cc:	2300      	movs	r3, #0
 80075ce:	930a      	str	r3, [sp, #40]	; 0x28
 80075d0:	18be      	adds	r6, r7, r2
 80075d2:	9b04      	ldr	r3, [sp, #16]
 80075d4:	42b7      	cmp	r7, r6
 80075d6:	4415      	add	r5, r2
 80075d8:	441d      	add	r5, r3
 80075da:	463b      	mov	r3, r7
 80075dc:	bfa8      	it	ge
 80075de:	4633      	movge	r3, r6
 80075e0:	42ab      	cmp	r3, r5
 80075e2:	bfa8      	it	ge
 80075e4:	462b      	movge	r3, r5
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	bfc2      	ittt	gt
 80075ea:	1af6      	subgt	r6, r6, r3
 80075ec:	1aed      	subgt	r5, r5, r3
 80075ee:	1aff      	subgt	r7, r7, r3
 80075f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075f2:	b1bb      	cbz	r3, 8007624 <_strtod_l+0x724>
 80075f4:	4641      	mov	r1, r8
 80075f6:	461a      	mov	r2, r3
 80075f8:	4648      	mov	r0, r9
 80075fa:	f001 fe77 	bl	80092ec <__pow5mult>
 80075fe:	4680      	mov	r8, r0
 8007600:	2800      	cmp	r0, #0
 8007602:	f43f ae9b 	beq.w	800733c <_strtod_l+0x43c>
 8007606:	4601      	mov	r1, r0
 8007608:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800760a:	4648      	mov	r0, r9
 800760c:	f001 fdd8 	bl	80091c0 <__multiply>
 8007610:	900c      	str	r0, [sp, #48]	; 0x30
 8007612:	2800      	cmp	r0, #0
 8007614:	f43f ae92 	beq.w	800733c <_strtod_l+0x43c>
 8007618:	991c      	ldr	r1, [sp, #112]	; 0x70
 800761a:	4648      	mov	r0, r9
 800761c:	f001 fce9 	bl	8008ff2 <_Bfree>
 8007620:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007622:	931c      	str	r3, [sp, #112]	; 0x70
 8007624:	2e00      	cmp	r6, #0
 8007626:	dc7a      	bgt.n	800771e <_strtod_l+0x81e>
 8007628:	9b06      	ldr	r3, [sp, #24]
 800762a:	2b00      	cmp	r3, #0
 800762c:	dd08      	ble.n	8007640 <_strtod_l+0x740>
 800762e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007630:	9905      	ldr	r1, [sp, #20]
 8007632:	4648      	mov	r0, r9
 8007634:	f001 fe5a 	bl	80092ec <__pow5mult>
 8007638:	9005      	str	r0, [sp, #20]
 800763a:	2800      	cmp	r0, #0
 800763c:	f43f ae7e 	beq.w	800733c <_strtod_l+0x43c>
 8007640:	2d00      	cmp	r5, #0
 8007642:	dd08      	ble.n	8007656 <_strtod_l+0x756>
 8007644:	462a      	mov	r2, r5
 8007646:	9905      	ldr	r1, [sp, #20]
 8007648:	4648      	mov	r0, r9
 800764a:	f001 fe9d 	bl	8009388 <__lshift>
 800764e:	9005      	str	r0, [sp, #20]
 8007650:	2800      	cmp	r0, #0
 8007652:	f43f ae73 	beq.w	800733c <_strtod_l+0x43c>
 8007656:	2f00      	cmp	r7, #0
 8007658:	dd08      	ble.n	800766c <_strtod_l+0x76c>
 800765a:	4641      	mov	r1, r8
 800765c:	463a      	mov	r2, r7
 800765e:	4648      	mov	r0, r9
 8007660:	f001 fe92 	bl	8009388 <__lshift>
 8007664:	4680      	mov	r8, r0
 8007666:	2800      	cmp	r0, #0
 8007668:	f43f ae68 	beq.w	800733c <_strtod_l+0x43c>
 800766c:	9a05      	ldr	r2, [sp, #20]
 800766e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007670:	4648      	mov	r0, r9
 8007672:	f001 fef7 	bl	8009464 <__mdiff>
 8007676:	4604      	mov	r4, r0
 8007678:	2800      	cmp	r0, #0
 800767a:	f43f ae5f 	beq.w	800733c <_strtod_l+0x43c>
 800767e:	68c3      	ldr	r3, [r0, #12]
 8007680:	930c      	str	r3, [sp, #48]	; 0x30
 8007682:	2300      	movs	r3, #0
 8007684:	60c3      	str	r3, [r0, #12]
 8007686:	4641      	mov	r1, r8
 8007688:	f001 fed2 	bl	8009430 <__mcmp>
 800768c:	2800      	cmp	r0, #0
 800768e:	da55      	bge.n	800773c <_strtod_l+0x83c>
 8007690:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007692:	b9e3      	cbnz	r3, 80076ce <_strtod_l+0x7ce>
 8007694:	f1ba 0f00 	cmp.w	sl, #0
 8007698:	d119      	bne.n	80076ce <_strtod_l+0x7ce>
 800769a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800769e:	b9b3      	cbnz	r3, 80076ce <_strtod_l+0x7ce>
 80076a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80076a4:	0d1b      	lsrs	r3, r3, #20
 80076a6:	051b      	lsls	r3, r3, #20
 80076a8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80076ac:	d90f      	bls.n	80076ce <_strtod_l+0x7ce>
 80076ae:	6963      	ldr	r3, [r4, #20]
 80076b0:	b913      	cbnz	r3, 80076b8 <_strtod_l+0x7b8>
 80076b2:	6923      	ldr	r3, [r4, #16]
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	dd0a      	ble.n	80076ce <_strtod_l+0x7ce>
 80076b8:	4621      	mov	r1, r4
 80076ba:	2201      	movs	r2, #1
 80076bc:	4648      	mov	r0, r9
 80076be:	f001 fe63 	bl	8009388 <__lshift>
 80076c2:	4641      	mov	r1, r8
 80076c4:	4604      	mov	r4, r0
 80076c6:	f001 feb3 	bl	8009430 <__mcmp>
 80076ca:	2800      	cmp	r0, #0
 80076cc:	dc67      	bgt.n	800779e <_strtod_l+0x89e>
 80076ce:	9b04      	ldr	r3, [sp, #16]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d171      	bne.n	80077b8 <_strtod_l+0x8b8>
 80076d4:	e63d      	b.n	8007352 <_strtod_l+0x452>
 80076d6:	f018 0f01 	tst.w	r8, #1
 80076da:	d004      	beq.n	80076e6 <_strtod_l+0x7e6>
 80076dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076e0:	f7f8 ff9a 	bl	8000618 <__aeabi_dmul>
 80076e4:	2301      	movs	r3, #1
 80076e6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80076ea:	3508      	adds	r5, #8
 80076ec:	e6e5      	b.n	80074ba <_strtod_l+0x5ba>
 80076ee:	f04f 32ff 	mov.w	r2, #4294967295
 80076f2:	fa02 f303 	lsl.w	r3, r2, r3
 80076f6:	ea03 0a0a 	and.w	sl, r3, sl
 80076fa:	e6ff      	b.n	80074fc <_strtod_l+0x5fc>
 80076fc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007700:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007704:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007708:	36e2      	adds	r6, #226	; 0xe2
 800770a:	fa01 f306 	lsl.w	r3, r1, r6
 800770e:	930a      	str	r3, [sp, #40]	; 0x28
 8007710:	910f      	str	r1, [sp, #60]	; 0x3c
 8007712:	e75d      	b.n	80075d0 <_strtod_l+0x6d0>
 8007714:	2300      	movs	r3, #0
 8007716:	930a      	str	r3, [sp, #40]	; 0x28
 8007718:	2301      	movs	r3, #1
 800771a:	930f      	str	r3, [sp, #60]	; 0x3c
 800771c:	e758      	b.n	80075d0 <_strtod_l+0x6d0>
 800771e:	4632      	mov	r2, r6
 8007720:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007722:	4648      	mov	r0, r9
 8007724:	f001 fe30 	bl	8009388 <__lshift>
 8007728:	901c      	str	r0, [sp, #112]	; 0x70
 800772a:	2800      	cmp	r0, #0
 800772c:	f47f af7c 	bne.w	8007628 <_strtod_l+0x728>
 8007730:	e604      	b.n	800733c <_strtod_l+0x43c>
 8007732:	bf00      	nop
 8007734:	0800a588 	.word	0x0800a588
 8007738:	fffffc02 	.word	0xfffffc02
 800773c:	465d      	mov	r5, fp
 800773e:	f040 8086 	bne.w	800784e <_strtod_l+0x94e>
 8007742:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007744:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007748:	b32a      	cbz	r2, 8007796 <_strtod_l+0x896>
 800774a:	4aaf      	ldr	r2, [pc, #700]	; (8007a08 <_strtod_l+0xb08>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d153      	bne.n	80077f8 <_strtod_l+0x8f8>
 8007750:	9b04      	ldr	r3, [sp, #16]
 8007752:	4650      	mov	r0, sl
 8007754:	b1d3      	cbz	r3, 800778c <_strtod_l+0x88c>
 8007756:	4aad      	ldr	r2, [pc, #692]	; (8007a0c <_strtod_l+0xb0c>)
 8007758:	402a      	ands	r2, r5
 800775a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800775e:	f04f 31ff 	mov.w	r1, #4294967295
 8007762:	d816      	bhi.n	8007792 <_strtod_l+0x892>
 8007764:	0d12      	lsrs	r2, r2, #20
 8007766:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800776a:	fa01 f303 	lsl.w	r3, r1, r3
 800776e:	4298      	cmp	r0, r3
 8007770:	d142      	bne.n	80077f8 <_strtod_l+0x8f8>
 8007772:	4ba7      	ldr	r3, [pc, #668]	; (8007a10 <_strtod_l+0xb10>)
 8007774:	429d      	cmp	r5, r3
 8007776:	d102      	bne.n	800777e <_strtod_l+0x87e>
 8007778:	3001      	adds	r0, #1
 800777a:	f43f addf 	beq.w	800733c <_strtod_l+0x43c>
 800777e:	4ba3      	ldr	r3, [pc, #652]	; (8007a0c <_strtod_l+0xb0c>)
 8007780:	402b      	ands	r3, r5
 8007782:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007786:	f04f 0a00 	mov.w	sl, #0
 800778a:	e7a0      	b.n	80076ce <_strtod_l+0x7ce>
 800778c:	f04f 33ff 	mov.w	r3, #4294967295
 8007790:	e7ed      	b.n	800776e <_strtod_l+0x86e>
 8007792:	460b      	mov	r3, r1
 8007794:	e7eb      	b.n	800776e <_strtod_l+0x86e>
 8007796:	bb7b      	cbnz	r3, 80077f8 <_strtod_l+0x8f8>
 8007798:	f1ba 0f00 	cmp.w	sl, #0
 800779c:	d12c      	bne.n	80077f8 <_strtod_l+0x8f8>
 800779e:	9904      	ldr	r1, [sp, #16]
 80077a0:	4a9a      	ldr	r2, [pc, #616]	; (8007a0c <_strtod_l+0xb0c>)
 80077a2:	465b      	mov	r3, fp
 80077a4:	b1f1      	cbz	r1, 80077e4 <_strtod_l+0x8e4>
 80077a6:	ea02 010b 	and.w	r1, r2, fp
 80077aa:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80077ae:	dc19      	bgt.n	80077e4 <_strtod_l+0x8e4>
 80077b0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80077b4:	f77f ae5b 	ble.w	800746e <_strtod_l+0x56e>
 80077b8:	4a96      	ldr	r2, [pc, #600]	; (8007a14 <_strtod_l+0xb14>)
 80077ba:	2300      	movs	r3, #0
 80077bc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80077c0:	4650      	mov	r0, sl
 80077c2:	4659      	mov	r1, fp
 80077c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80077c8:	f7f8 ff26 	bl	8000618 <__aeabi_dmul>
 80077cc:	4682      	mov	sl, r0
 80077ce:	468b      	mov	fp, r1
 80077d0:	2900      	cmp	r1, #0
 80077d2:	f47f adbe 	bne.w	8007352 <_strtod_l+0x452>
 80077d6:	2800      	cmp	r0, #0
 80077d8:	f47f adbb 	bne.w	8007352 <_strtod_l+0x452>
 80077dc:	2322      	movs	r3, #34	; 0x22
 80077de:	f8c9 3000 	str.w	r3, [r9]
 80077e2:	e5b6      	b.n	8007352 <_strtod_l+0x452>
 80077e4:	4013      	ands	r3, r2
 80077e6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80077ea:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80077ee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80077f2:	f04f 3aff 	mov.w	sl, #4294967295
 80077f6:	e76a      	b.n	80076ce <_strtod_l+0x7ce>
 80077f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077fa:	b193      	cbz	r3, 8007822 <_strtod_l+0x922>
 80077fc:	422b      	tst	r3, r5
 80077fe:	f43f af66 	beq.w	80076ce <_strtod_l+0x7ce>
 8007802:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007804:	9a04      	ldr	r2, [sp, #16]
 8007806:	4650      	mov	r0, sl
 8007808:	4659      	mov	r1, fp
 800780a:	b173      	cbz	r3, 800782a <_strtod_l+0x92a>
 800780c:	f7ff fb5c 	bl	8006ec8 <sulp>
 8007810:	4602      	mov	r2, r0
 8007812:	460b      	mov	r3, r1
 8007814:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007818:	f7f8 fd48 	bl	80002ac <__adddf3>
 800781c:	4682      	mov	sl, r0
 800781e:	468b      	mov	fp, r1
 8007820:	e755      	b.n	80076ce <_strtod_l+0x7ce>
 8007822:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007824:	ea13 0f0a 	tst.w	r3, sl
 8007828:	e7e9      	b.n	80077fe <_strtod_l+0x8fe>
 800782a:	f7ff fb4d 	bl	8006ec8 <sulp>
 800782e:	4602      	mov	r2, r0
 8007830:	460b      	mov	r3, r1
 8007832:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007836:	f7f8 fd37 	bl	80002a8 <__aeabi_dsub>
 800783a:	2200      	movs	r2, #0
 800783c:	2300      	movs	r3, #0
 800783e:	4682      	mov	sl, r0
 8007840:	468b      	mov	fp, r1
 8007842:	f7f9 f951 	bl	8000ae8 <__aeabi_dcmpeq>
 8007846:	2800      	cmp	r0, #0
 8007848:	f47f ae11 	bne.w	800746e <_strtod_l+0x56e>
 800784c:	e73f      	b.n	80076ce <_strtod_l+0x7ce>
 800784e:	4641      	mov	r1, r8
 8007850:	4620      	mov	r0, r4
 8007852:	f001 ff2a 	bl	80096aa <__ratio>
 8007856:	ec57 6b10 	vmov	r6, r7, d0
 800785a:	2200      	movs	r2, #0
 800785c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007860:	ee10 0a10 	vmov	r0, s0
 8007864:	4639      	mov	r1, r7
 8007866:	f7f9 f953 	bl	8000b10 <__aeabi_dcmple>
 800786a:	2800      	cmp	r0, #0
 800786c:	d077      	beq.n	800795e <_strtod_l+0xa5e>
 800786e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007870:	2b00      	cmp	r3, #0
 8007872:	d04a      	beq.n	800790a <_strtod_l+0xa0a>
 8007874:	4b68      	ldr	r3, [pc, #416]	; (8007a18 <_strtod_l+0xb18>)
 8007876:	2200      	movs	r2, #0
 8007878:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800787c:	4f66      	ldr	r7, [pc, #408]	; (8007a18 <_strtod_l+0xb18>)
 800787e:	2600      	movs	r6, #0
 8007880:	4b62      	ldr	r3, [pc, #392]	; (8007a0c <_strtod_l+0xb0c>)
 8007882:	402b      	ands	r3, r5
 8007884:	930f      	str	r3, [sp, #60]	; 0x3c
 8007886:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007888:	4b64      	ldr	r3, [pc, #400]	; (8007a1c <_strtod_l+0xb1c>)
 800788a:	429a      	cmp	r2, r3
 800788c:	f040 80ce 	bne.w	8007a2c <_strtod_l+0xb2c>
 8007890:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007894:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007898:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800789c:	ec4b ab10 	vmov	d0, sl, fp
 80078a0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80078a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80078a8:	f001 fe3a 	bl	8009520 <__ulp>
 80078ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078b0:	ec53 2b10 	vmov	r2, r3, d0
 80078b4:	f7f8 feb0 	bl	8000618 <__aeabi_dmul>
 80078b8:	4652      	mov	r2, sl
 80078ba:	465b      	mov	r3, fp
 80078bc:	f7f8 fcf6 	bl	80002ac <__adddf3>
 80078c0:	460b      	mov	r3, r1
 80078c2:	4952      	ldr	r1, [pc, #328]	; (8007a0c <_strtod_l+0xb0c>)
 80078c4:	4a56      	ldr	r2, [pc, #344]	; (8007a20 <_strtod_l+0xb20>)
 80078c6:	4019      	ands	r1, r3
 80078c8:	4291      	cmp	r1, r2
 80078ca:	4682      	mov	sl, r0
 80078cc:	d95b      	bls.n	8007986 <_strtod_l+0xa86>
 80078ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078d0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d103      	bne.n	80078e0 <_strtod_l+0x9e0>
 80078d8:	9b08      	ldr	r3, [sp, #32]
 80078da:	3301      	adds	r3, #1
 80078dc:	f43f ad2e 	beq.w	800733c <_strtod_l+0x43c>
 80078e0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8007a10 <_strtod_l+0xb10>
 80078e4:	f04f 3aff 	mov.w	sl, #4294967295
 80078e8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80078ea:	4648      	mov	r0, r9
 80078ec:	f001 fb81 	bl	8008ff2 <_Bfree>
 80078f0:	9905      	ldr	r1, [sp, #20]
 80078f2:	4648      	mov	r0, r9
 80078f4:	f001 fb7d 	bl	8008ff2 <_Bfree>
 80078f8:	4641      	mov	r1, r8
 80078fa:	4648      	mov	r0, r9
 80078fc:	f001 fb79 	bl	8008ff2 <_Bfree>
 8007900:	4621      	mov	r1, r4
 8007902:	4648      	mov	r0, r9
 8007904:	f001 fb75 	bl	8008ff2 <_Bfree>
 8007908:	e619      	b.n	800753e <_strtod_l+0x63e>
 800790a:	f1ba 0f00 	cmp.w	sl, #0
 800790e:	d11a      	bne.n	8007946 <_strtod_l+0xa46>
 8007910:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007914:	b9eb      	cbnz	r3, 8007952 <_strtod_l+0xa52>
 8007916:	2200      	movs	r2, #0
 8007918:	4b3f      	ldr	r3, [pc, #252]	; (8007a18 <_strtod_l+0xb18>)
 800791a:	4630      	mov	r0, r6
 800791c:	4639      	mov	r1, r7
 800791e:	f7f9 f8ed 	bl	8000afc <__aeabi_dcmplt>
 8007922:	b9c8      	cbnz	r0, 8007958 <_strtod_l+0xa58>
 8007924:	4630      	mov	r0, r6
 8007926:	4639      	mov	r1, r7
 8007928:	2200      	movs	r2, #0
 800792a:	4b3e      	ldr	r3, [pc, #248]	; (8007a24 <_strtod_l+0xb24>)
 800792c:	f7f8 fe74 	bl	8000618 <__aeabi_dmul>
 8007930:	4606      	mov	r6, r0
 8007932:	460f      	mov	r7, r1
 8007934:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007938:	9618      	str	r6, [sp, #96]	; 0x60
 800793a:	9319      	str	r3, [sp, #100]	; 0x64
 800793c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8007940:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007944:	e79c      	b.n	8007880 <_strtod_l+0x980>
 8007946:	f1ba 0f01 	cmp.w	sl, #1
 800794a:	d102      	bne.n	8007952 <_strtod_l+0xa52>
 800794c:	2d00      	cmp	r5, #0
 800794e:	f43f ad8e 	beq.w	800746e <_strtod_l+0x56e>
 8007952:	2200      	movs	r2, #0
 8007954:	4b34      	ldr	r3, [pc, #208]	; (8007a28 <_strtod_l+0xb28>)
 8007956:	e78f      	b.n	8007878 <_strtod_l+0x978>
 8007958:	2600      	movs	r6, #0
 800795a:	4f32      	ldr	r7, [pc, #200]	; (8007a24 <_strtod_l+0xb24>)
 800795c:	e7ea      	b.n	8007934 <_strtod_l+0xa34>
 800795e:	4b31      	ldr	r3, [pc, #196]	; (8007a24 <_strtod_l+0xb24>)
 8007960:	4630      	mov	r0, r6
 8007962:	4639      	mov	r1, r7
 8007964:	2200      	movs	r2, #0
 8007966:	f7f8 fe57 	bl	8000618 <__aeabi_dmul>
 800796a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800796c:	4606      	mov	r6, r0
 800796e:	460f      	mov	r7, r1
 8007970:	b933      	cbnz	r3, 8007980 <_strtod_l+0xa80>
 8007972:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007976:	9010      	str	r0, [sp, #64]	; 0x40
 8007978:	9311      	str	r3, [sp, #68]	; 0x44
 800797a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800797e:	e7df      	b.n	8007940 <_strtod_l+0xa40>
 8007980:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007984:	e7f9      	b.n	800797a <_strtod_l+0xa7a>
 8007986:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800798a:	9b04      	ldr	r3, [sp, #16]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d1ab      	bne.n	80078e8 <_strtod_l+0x9e8>
 8007990:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007994:	0d1b      	lsrs	r3, r3, #20
 8007996:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007998:	051b      	lsls	r3, r3, #20
 800799a:	429a      	cmp	r2, r3
 800799c:	465d      	mov	r5, fp
 800799e:	d1a3      	bne.n	80078e8 <_strtod_l+0x9e8>
 80079a0:	4639      	mov	r1, r7
 80079a2:	4630      	mov	r0, r6
 80079a4:	f7f9 f8e8 	bl	8000b78 <__aeabi_d2iz>
 80079a8:	f7f8 fdcc 	bl	8000544 <__aeabi_i2d>
 80079ac:	460b      	mov	r3, r1
 80079ae:	4602      	mov	r2, r0
 80079b0:	4639      	mov	r1, r7
 80079b2:	4630      	mov	r0, r6
 80079b4:	f7f8 fc78 	bl	80002a8 <__aeabi_dsub>
 80079b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079ba:	4606      	mov	r6, r0
 80079bc:	460f      	mov	r7, r1
 80079be:	b933      	cbnz	r3, 80079ce <_strtod_l+0xace>
 80079c0:	f1ba 0f00 	cmp.w	sl, #0
 80079c4:	d103      	bne.n	80079ce <_strtod_l+0xace>
 80079c6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80079ca:	2d00      	cmp	r5, #0
 80079cc:	d06d      	beq.n	8007aaa <_strtod_l+0xbaa>
 80079ce:	a30a      	add	r3, pc, #40	; (adr r3, 80079f8 <_strtod_l+0xaf8>)
 80079d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d4:	4630      	mov	r0, r6
 80079d6:	4639      	mov	r1, r7
 80079d8:	f7f9 f890 	bl	8000afc <__aeabi_dcmplt>
 80079dc:	2800      	cmp	r0, #0
 80079de:	f47f acb8 	bne.w	8007352 <_strtod_l+0x452>
 80079e2:	a307      	add	r3, pc, #28	; (adr r3, 8007a00 <_strtod_l+0xb00>)
 80079e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e8:	4630      	mov	r0, r6
 80079ea:	4639      	mov	r1, r7
 80079ec:	f7f9 f8a4 	bl	8000b38 <__aeabi_dcmpgt>
 80079f0:	2800      	cmp	r0, #0
 80079f2:	f43f af79 	beq.w	80078e8 <_strtod_l+0x9e8>
 80079f6:	e4ac      	b.n	8007352 <_strtod_l+0x452>
 80079f8:	94a03595 	.word	0x94a03595
 80079fc:	3fdfffff 	.word	0x3fdfffff
 8007a00:	35afe535 	.word	0x35afe535
 8007a04:	3fe00000 	.word	0x3fe00000
 8007a08:	000fffff 	.word	0x000fffff
 8007a0c:	7ff00000 	.word	0x7ff00000
 8007a10:	7fefffff 	.word	0x7fefffff
 8007a14:	39500000 	.word	0x39500000
 8007a18:	3ff00000 	.word	0x3ff00000
 8007a1c:	7fe00000 	.word	0x7fe00000
 8007a20:	7c9fffff 	.word	0x7c9fffff
 8007a24:	3fe00000 	.word	0x3fe00000
 8007a28:	bff00000 	.word	0xbff00000
 8007a2c:	9b04      	ldr	r3, [sp, #16]
 8007a2e:	b333      	cbz	r3, 8007a7e <_strtod_l+0xb7e>
 8007a30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a32:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a36:	d822      	bhi.n	8007a7e <_strtod_l+0xb7e>
 8007a38:	a327      	add	r3, pc, #156	; (adr r3, 8007ad8 <_strtod_l+0xbd8>)
 8007a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3e:	4630      	mov	r0, r6
 8007a40:	4639      	mov	r1, r7
 8007a42:	f7f9 f865 	bl	8000b10 <__aeabi_dcmple>
 8007a46:	b1a0      	cbz	r0, 8007a72 <_strtod_l+0xb72>
 8007a48:	4639      	mov	r1, r7
 8007a4a:	4630      	mov	r0, r6
 8007a4c:	f7f9 f8bc 	bl	8000bc8 <__aeabi_d2uiz>
 8007a50:	2800      	cmp	r0, #0
 8007a52:	bf08      	it	eq
 8007a54:	2001      	moveq	r0, #1
 8007a56:	f7f8 fd65 	bl	8000524 <__aeabi_ui2d>
 8007a5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a5c:	4606      	mov	r6, r0
 8007a5e:	460f      	mov	r7, r1
 8007a60:	bb03      	cbnz	r3, 8007aa4 <_strtod_l+0xba4>
 8007a62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a66:	9012      	str	r0, [sp, #72]	; 0x48
 8007a68:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a6a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007a6e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007a72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a76:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007a7a:	1a9b      	subs	r3, r3, r2
 8007a7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a7e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007a82:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8007a86:	f001 fd4b 	bl	8009520 <__ulp>
 8007a8a:	4650      	mov	r0, sl
 8007a8c:	ec53 2b10 	vmov	r2, r3, d0
 8007a90:	4659      	mov	r1, fp
 8007a92:	f7f8 fdc1 	bl	8000618 <__aeabi_dmul>
 8007a96:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007a9a:	f7f8 fc07 	bl	80002ac <__adddf3>
 8007a9e:	4682      	mov	sl, r0
 8007aa0:	468b      	mov	fp, r1
 8007aa2:	e772      	b.n	800798a <_strtod_l+0xa8a>
 8007aa4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007aa8:	e7df      	b.n	8007a6a <_strtod_l+0xb6a>
 8007aaa:	a30d      	add	r3, pc, #52	; (adr r3, 8007ae0 <_strtod_l+0xbe0>)
 8007aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab0:	f7f9 f824 	bl	8000afc <__aeabi_dcmplt>
 8007ab4:	e79c      	b.n	80079f0 <_strtod_l+0xaf0>
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	930d      	str	r3, [sp, #52]	; 0x34
 8007aba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007abc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007abe:	6013      	str	r3, [r2, #0]
 8007ac0:	f7ff ba61 	b.w	8006f86 <_strtod_l+0x86>
 8007ac4:	2b65      	cmp	r3, #101	; 0x65
 8007ac6:	f04f 0200 	mov.w	r2, #0
 8007aca:	f43f ab4e 	beq.w	800716a <_strtod_l+0x26a>
 8007ace:	2101      	movs	r1, #1
 8007ad0:	4614      	mov	r4, r2
 8007ad2:	9104      	str	r1, [sp, #16]
 8007ad4:	f7ff bacb 	b.w	800706e <_strtod_l+0x16e>
 8007ad8:	ffc00000 	.word	0xffc00000
 8007adc:	41dfffff 	.word	0x41dfffff
 8007ae0:	94a03595 	.word	0x94a03595
 8007ae4:	3fcfffff 	.word	0x3fcfffff

08007ae8 <_strtod_r>:
 8007ae8:	4b05      	ldr	r3, [pc, #20]	; (8007b00 <_strtod_r+0x18>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	b410      	push	{r4}
 8007aee:	6a1b      	ldr	r3, [r3, #32]
 8007af0:	4c04      	ldr	r4, [pc, #16]	; (8007b04 <_strtod_r+0x1c>)
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	bf08      	it	eq
 8007af6:	4623      	moveq	r3, r4
 8007af8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007afc:	f7ff ba00 	b.w	8006f00 <_strtod_l>
 8007b00:	20000014 	.word	0x20000014
 8007b04:	20000078 	.word	0x20000078

08007b08 <_strtol_l.isra.0>:
 8007b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b0c:	4680      	mov	r8, r0
 8007b0e:	4689      	mov	r9, r1
 8007b10:	4692      	mov	sl, r2
 8007b12:	461e      	mov	r6, r3
 8007b14:	460f      	mov	r7, r1
 8007b16:	463d      	mov	r5, r7
 8007b18:	9808      	ldr	r0, [sp, #32]
 8007b1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b1e:	f001 f9ed 	bl	8008efc <__locale_ctype_ptr_l>
 8007b22:	4420      	add	r0, r4
 8007b24:	7843      	ldrb	r3, [r0, #1]
 8007b26:	f013 0308 	ands.w	r3, r3, #8
 8007b2a:	d132      	bne.n	8007b92 <_strtol_l.isra.0+0x8a>
 8007b2c:	2c2d      	cmp	r4, #45	; 0x2d
 8007b2e:	d132      	bne.n	8007b96 <_strtol_l.isra.0+0x8e>
 8007b30:	787c      	ldrb	r4, [r7, #1]
 8007b32:	1cbd      	adds	r5, r7, #2
 8007b34:	2201      	movs	r2, #1
 8007b36:	2e00      	cmp	r6, #0
 8007b38:	d05d      	beq.n	8007bf6 <_strtol_l.isra.0+0xee>
 8007b3a:	2e10      	cmp	r6, #16
 8007b3c:	d109      	bne.n	8007b52 <_strtol_l.isra.0+0x4a>
 8007b3e:	2c30      	cmp	r4, #48	; 0x30
 8007b40:	d107      	bne.n	8007b52 <_strtol_l.isra.0+0x4a>
 8007b42:	782b      	ldrb	r3, [r5, #0]
 8007b44:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007b48:	2b58      	cmp	r3, #88	; 0x58
 8007b4a:	d14f      	bne.n	8007bec <_strtol_l.isra.0+0xe4>
 8007b4c:	786c      	ldrb	r4, [r5, #1]
 8007b4e:	2610      	movs	r6, #16
 8007b50:	3502      	adds	r5, #2
 8007b52:	2a00      	cmp	r2, #0
 8007b54:	bf14      	ite	ne
 8007b56:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007b5a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007b5e:	2700      	movs	r7, #0
 8007b60:	fbb1 fcf6 	udiv	ip, r1, r6
 8007b64:	4638      	mov	r0, r7
 8007b66:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007b6a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007b6e:	2b09      	cmp	r3, #9
 8007b70:	d817      	bhi.n	8007ba2 <_strtol_l.isra.0+0x9a>
 8007b72:	461c      	mov	r4, r3
 8007b74:	42a6      	cmp	r6, r4
 8007b76:	dd23      	ble.n	8007bc0 <_strtol_l.isra.0+0xb8>
 8007b78:	1c7b      	adds	r3, r7, #1
 8007b7a:	d007      	beq.n	8007b8c <_strtol_l.isra.0+0x84>
 8007b7c:	4584      	cmp	ip, r0
 8007b7e:	d31c      	bcc.n	8007bba <_strtol_l.isra.0+0xb2>
 8007b80:	d101      	bne.n	8007b86 <_strtol_l.isra.0+0x7e>
 8007b82:	45a6      	cmp	lr, r4
 8007b84:	db19      	blt.n	8007bba <_strtol_l.isra.0+0xb2>
 8007b86:	fb00 4006 	mla	r0, r0, r6, r4
 8007b8a:	2701      	movs	r7, #1
 8007b8c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b90:	e7eb      	b.n	8007b6a <_strtol_l.isra.0+0x62>
 8007b92:	462f      	mov	r7, r5
 8007b94:	e7bf      	b.n	8007b16 <_strtol_l.isra.0+0xe>
 8007b96:	2c2b      	cmp	r4, #43	; 0x2b
 8007b98:	bf04      	itt	eq
 8007b9a:	1cbd      	addeq	r5, r7, #2
 8007b9c:	787c      	ldrbeq	r4, [r7, #1]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	e7c9      	b.n	8007b36 <_strtol_l.isra.0+0x2e>
 8007ba2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007ba6:	2b19      	cmp	r3, #25
 8007ba8:	d801      	bhi.n	8007bae <_strtol_l.isra.0+0xa6>
 8007baa:	3c37      	subs	r4, #55	; 0x37
 8007bac:	e7e2      	b.n	8007b74 <_strtol_l.isra.0+0x6c>
 8007bae:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007bb2:	2b19      	cmp	r3, #25
 8007bb4:	d804      	bhi.n	8007bc0 <_strtol_l.isra.0+0xb8>
 8007bb6:	3c57      	subs	r4, #87	; 0x57
 8007bb8:	e7dc      	b.n	8007b74 <_strtol_l.isra.0+0x6c>
 8007bba:	f04f 37ff 	mov.w	r7, #4294967295
 8007bbe:	e7e5      	b.n	8007b8c <_strtol_l.isra.0+0x84>
 8007bc0:	1c7b      	adds	r3, r7, #1
 8007bc2:	d108      	bne.n	8007bd6 <_strtol_l.isra.0+0xce>
 8007bc4:	2322      	movs	r3, #34	; 0x22
 8007bc6:	f8c8 3000 	str.w	r3, [r8]
 8007bca:	4608      	mov	r0, r1
 8007bcc:	f1ba 0f00 	cmp.w	sl, #0
 8007bd0:	d107      	bne.n	8007be2 <_strtol_l.isra.0+0xda>
 8007bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bd6:	b102      	cbz	r2, 8007bda <_strtol_l.isra.0+0xd2>
 8007bd8:	4240      	negs	r0, r0
 8007bda:	f1ba 0f00 	cmp.w	sl, #0
 8007bde:	d0f8      	beq.n	8007bd2 <_strtol_l.isra.0+0xca>
 8007be0:	b10f      	cbz	r7, 8007be6 <_strtol_l.isra.0+0xde>
 8007be2:	f105 39ff 	add.w	r9, r5, #4294967295
 8007be6:	f8ca 9000 	str.w	r9, [sl]
 8007bea:	e7f2      	b.n	8007bd2 <_strtol_l.isra.0+0xca>
 8007bec:	2430      	movs	r4, #48	; 0x30
 8007bee:	2e00      	cmp	r6, #0
 8007bf0:	d1af      	bne.n	8007b52 <_strtol_l.isra.0+0x4a>
 8007bf2:	2608      	movs	r6, #8
 8007bf4:	e7ad      	b.n	8007b52 <_strtol_l.isra.0+0x4a>
 8007bf6:	2c30      	cmp	r4, #48	; 0x30
 8007bf8:	d0a3      	beq.n	8007b42 <_strtol_l.isra.0+0x3a>
 8007bfa:	260a      	movs	r6, #10
 8007bfc:	e7a9      	b.n	8007b52 <_strtol_l.isra.0+0x4a>
	...

08007c00 <_strtol_r>:
 8007c00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c02:	4c06      	ldr	r4, [pc, #24]	; (8007c1c <_strtol_r+0x1c>)
 8007c04:	4d06      	ldr	r5, [pc, #24]	; (8007c20 <_strtol_r+0x20>)
 8007c06:	6824      	ldr	r4, [r4, #0]
 8007c08:	6a24      	ldr	r4, [r4, #32]
 8007c0a:	2c00      	cmp	r4, #0
 8007c0c:	bf08      	it	eq
 8007c0e:	462c      	moveq	r4, r5
 8007c10:	9400      	str	r4, [sp, #0]
 8007c12:	f7ff ff79 	bl	8007b08 <_strtol_l.isra.0>
 8007c16:	b003      	add	sp, #12
 8007c18:	bd30      	pop	{r4, r5, pc}
 8007c1a:	bf00      	nop
 8007c1c:	20000014 	.word	0x20000014
 8007c20:	20000078 	.word	0x20000078

08007c24 <quorem>:
 8007c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c28:	6903      	ldr	r3, [r0, #16]
 8007c2a:	690c      	ldr	r4, [r1, #16]
 8007c2c:	42a3      	cmp	r3, r4
 8007c2e:	4680      	mov	r8, r0
 8007c30:	f2c0 8082 	blt.w	8007d38 <quorem+0x114>
 8007c34:	3c01      	subs	r4, #1
 8007c36:	f101 0714 	add.w	r7, r1, #20
 8007c3a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007c3e:	f100 0614 	add.w	r6, r0, #20
 8007c42:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007c46:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007c4a:	eb06 030c 	add.w	r3, r6, ip
 8007c4e:	3501      	adds	r5, #1
 8007c50:	eb07 090c 	add.w	r9, r7, ip
 8007c54:	9301      	str	r3, [sp, #4]
 8007c56:	fbb0 f5f5 	udiv	r5, r0, r5
 8007c5a:	b395      	cbz	r5, 8007cc2 <quorem+0x9e>
 8007c5c:	f04f 0a00 	mov.w	sl, #0
 8007c60:	4638      	mov	r0, r7
 8007c62:	46b6      	mov	lr, r6
 8007c64:	46d3      	mov	fp, sl
 8007c66:	f850 2b04 	ldr.w	r2, [r0], #4
 8007c6a:	b293      	uxth	r3, r2
 8007c6c:	fb05 a303 	mla	r3, r5, r3, sl
 8007c70:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	ebab 0303 	sub.w	r3, fp, r3
 8007c7a:	0c12      	lsrs	r2, r2, #16
 8007c7c:	f8de b000 	ldr.w	fp, [lr]
 8007c80:	fb05 a202 	mla	r2, r5, r2, sl
 8007c84:	fa13 f38b 	uxtah	r3, r3, fp
 8007c88:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007c8c:	fa1f fb82 	uxth.w	fp, r2
 8007c90:	f8de 2000 	ldr.w	r2, [lr]
 8007c94:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007c98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ca2:	4581      	cmp	r9, r0
 8007ca4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007ca8:	f84e 3b04 	str.w	r3, [lr], #4
 8007cac:	d2db      	bcs.n	8007c66 <quorem+0x42>
 8007cae:	f856 300c 	ldr.w	r3, [r6, ip]
 8007cb2:	b933      	cbnz	r3, 8007cc2 <quorem+0x9e>
 8007cb4:	9b01      	ldr	r3, [sp, #4]
 8007cb6:	3b04      	subs	r3, #4
 8007cb8:	429e      	cmp	r6, r3
 8007cba:	461a      	mov	r2, r3
 8007cbc:	d330      	bcc.n	8007d20 <quorem+0xfc>
 8007cbe:	f8c8 4010 	str.w	r4, [r8, #16]
 8007cc2:	4640      	mov	r0, r8
 8007cc4:	f001 fbb4 	bl	8009430 <__mcmp>
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	db25      	blt.n	8007d18 <quorem+0xf4>
 8007ccc:	3501      	adds	r5, #1
 8007cce:	4630      	mov	r0, r6
 8007cd0:	f04f 0c00 	mov.w	ip, #0
 8007cd4:	f857 2b04 	ldr.w	r2, [r7], #4
 8007cd8:	f8d0 e000 	ldr.w	lr, [r0]
 8007cdc:	b293      	uxth	r3, r2
 8007cde:	ebac 0303 	sub.w	r3, ip, r3
 8007ce2:	0c12      	lsrs	r2, r2, #16
 8007ce4:	fa13 f38e 	uxtah	r3, r3, lr
 8007ce8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007cec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cf6:	45b9      	cmp	r9, r7
 8007cf8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007cfc:	f840 3b04 	str.w	r3, [r0], #4
 8007d00:	d2e8      	bcs.n	8007cd4 <quorem+0xb0>
 8007d02:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007d06:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007d0a:	b92a      	cbnz	r2, 8007d18 <quorem+0xf4>
 8007d0c:	3b04      	subs	r3, #4
 8007d0e:	429e      	cmp	r6, r3
 8007d10:	461a      	mov	r2, r3
 8007d12:	d30b      	bcc.n	8007d2c <quorem+0x108>
 8007d14:	f8c8 4010 	str.w	r4, [r8, #16]
 8007d18:	4628      	mov	r0, r5
 8007d1a:	b003      	add	sp, #12
 8007d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d20:	6812      	ldr	r2, [r2, #0]
 8007d22:	3b04      	subs	r3, #4
 8007d24:	2a00      	cmp	r2, #0
 8007d26:	d1ca      	bne.n	8007cbe <quorem+0x9a>
 8007d28:	3c01      	subs	r4, #1
 8007d2a:	e7c5      	b.n	8007cb8 <quorem+0x94>
 8007d2c:	6812      	ldr	r2, [r2, #0]
 8007d2e:	3b04      	subs	r3, #4
 8007d30:	2a00      	cmp	r2, #0
 8007d32:	d1ef      	bne.n	8007d14 <quorem+0xf0>
 8007d34:	3c01      	subs	r4, #1
 8007d36:	e7ea      	b.n	8007d0e <quorem+0xea>
 8007d38:	2000      	movs	r0, #0
 8007d3a:	e7ee      	b.n	8007d1a <quorem+0xf6>
 8007d3c:	0000      	movs	r0, r0
	...

08007d40 <_dtoa_r>:
 8007d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d44:	ec57 6b10 	vmov	r6, r7, d0
 8007d48:	b097      	sub	sp, #92	; 0x5c
 8007d4a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007d4c:	9106      	str	r1, [sp, #24]
 8007d4e:	4604      	mov	r4, r0
 8007d50:	920b      	str	r2, [sp, #44]	; 0x2c
 8007d52:	9312      	str	r3, [sp, #72]	; 0x48
 8007d54:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007d58:	e9cd 6700 	strd	r6, r7, [sp]
 8007d5c:	b93d      	cbnz	r5, 8007d6e <_dtoa_r+0x2e>
 8007d5e:	2010      	movs	r0, #16
 8007d60:	f001 f8ee 	bl	8008f40 <malloc>
 8007d64:	6260      	str	r0, [r4, #36]	; 0x24
 8007d66:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007d6a:	6005      	str	r5, [r0, #0]
 8007d6c:	60c5      	str	r5, [r0, #12]
 8007d6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d70:	6819      	ldr	r1, [r3, #0]
 8007d72:	b151      	cbz	r1, 8007d8a <_dtoa_r+0x4a>
 8007d74:	685a      	ldr	r2, [r3, #4]
 8007d76:	604a      	str	r2, [r1, #4]
 8007d78:	2301      	movs	r3, #1
 8007d7a:	4093      	lsls	r3, r2
 8007d7c:	608b      	str	r3, [r1, #8]
 8007d7e:	4620      	mov	r0, r4
 8007d80:	f001 f937 	bl	8008ff2 <_Bfree>
 8007d84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d86:	2200      	movs	r2, #0
 8007d88:	601a      	str	r2, [r3, #0]
 8007d8a:	1e3b      	subs	r3, r7, #0
 8007d8c:	bfbb      	ittet	lt
 8007d8e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007d92:	9301      	strlt	r3, [sp, #4]
 8007d94:	2300      	movge	r3, #0
 8007d96:	2201      	movlt	r2, #1
 8007d98:	bfac      	ite	ge
 8007d9a:	f8c8 3000 	strge.w	r3, [r8]
 8007d9e:	f8c8 2000 	strlt.w	r2, [r8]
 8007da2:	4baf      	ldr	r3, [pc, #700]	; (8008060 <_dtoa_r+0x320>)
 8007da4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007da8:	ea33 0308 	bics.w	r3, r3, r8
 8007dac:	d114      	bne.n	8007dd8 <_dtoa_r+0x98>
 8007dae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007db0:	f242 730f 	movw	r3, #9999	; 0x270f
 8007db4:	6013      	str	r3, [r2, #0]
 8007db6:	9b00      	ldr	r3, [sp, #0]
 8007db8:	b923      	cbnz	r3, 8007dc4 <_dtoa_r+0x84>
 8007dba:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	f000 8542 	beq.w	8008848 <_dtoa_r+0xb08>
 8007dc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007dc6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8008074 <_dtoa_r+0x334>
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	f000 8544 	beq.w	8008858 <_dtoa_r+0xb18>
 8007dd0:	f10b 0303 	add.w	r3, fp, #3
 8007dd4:	f000 bd3e 	b.w	8008854 <_dtoa_r+0xb14>
 8007dd8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	2300      	movs	r3, #0
 8007de0:	4630      	mov	r0, r6
 8007de2:	4639      	mov	r1, r7
 8007de4:	f7f8 fe80 	bl	8000ae8 <__aeabi_dcmpeq>
 8007de8:	4681      	mov	r9, r0
 8007dea:	b168      	cbz	r0, 8007e08 <_dtoa_r+0xc8>
 8007dec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007dee:	2301      	movs	r3, #1
 8007df0:	6013      	str	r3, [r2, #0]
 8007df2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	f000 8524 	beq.w	8008842 <_dtoa_r+0xb02>
 8007dfa:	4b9a      	ldr	r3, [pc, #616]	; (8008064 <_dtoa_r+0x324>)
 8007dfc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007dfe:	f103 3bff 	add.w	fp, r3, #4294967295
 8007e02:	6013      	str	r3, [r2, #0]
 8007e04:	f000 bd28 	b.w	8008858 <_dtoa_r+0xb18>
 8007e08:	aa14      	add	r2, sp, #80	; 0x50
 8007e0a:	a915      	add	r1, sp, #84	; 0x54
 8007e0c:	ec47 6b10 	vmov	d0, r6, r7
 8007e10:	4620      	mov	r0, r4
 8007e12:	f001 fbfb 	bl	800960c <__d2b>
 8007e16:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007e1a:	9004      	str	r0, [sp, #16]
 8007e1c:	2d00      	cmp	r5, #0
 8007e1e:	d07c      	beq.n	8007f1a <_dtoa_r+0x1da>
 8007e20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007e24:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007e28:	46b2      	mov	sl, r6
 8007e2a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007e2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007e32:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007e36:	2200      	movs	r2, #0
 8007e38:	4b8b      	ldr	r3, [pc, #556]	; (8008068 <_dtoa_r+0x328>)
 8007e3a:	4650      	mov	r0, sl
 8007e3c:	4659      	mov	r1, fp
 8007e3e:	f7f8 fa33 	bl	80002a8 <__aeabi_dsub>
 8007e42:	a381      	add	r3, pc, #516	; (adr r3, 8008048 <_dtoa_r+0x308>)
 8007e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e48:	f7f8 fbe6 	bl	8000618 <__aeabi_dmul>
 8007e4c:	a380      	add	r3, pc, #512	; (adr r3, 8008050 <_dtoa_r+0x310>)
 8007e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e52:	f7f8 fa2b 	bl	80002ac <__adddf3>
 8007e56:	4606      	mov	r6, r0
 8007e58:	4628      	mov	r0, r5
 8007e5a:	460f      	mov	r7, r1
 8007e5c:	f7f8 fb72 	bl	8000544 <__aeabi_i2d>
 8007e60:	a37d      	add	r3, pc, #500	; (adr r3, 8008058 <_dtoa_r+0x318>)
 8007e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e66:	f7f8 fbd7 	bl	8000618 <__aeabi_dmul>
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	460b      	mov	r3, r1
 8007e6e:	4630      	mov	r0, r6
 8007e70:	4639      	mov	r1, r7
 8007e72:	f7f8 fa1b 	bl	80002ac <__adddf3>
 8007e76:	4606      	mov	r6, r0
 8007e78:	460f      	mov	r7, r1
 8007e7a:	f7f8 fe7d 	bl	8000b78 <__aeabi_d2iz>
 8007e7e:	2200      	movs	r2, #0
 8007e80:	4682      	mov	sl, r0
 8007e82:	2300      	movs	r3, #0
 8007e84:	4630      	mov	r0, r6
 8007e86:	4639      	mov	r1, r7
 8007e88:	f7f8 fe38 	bl	8000afc <__aeabi_dcmplt>
 8007e8c:	b148      	cbz	r0, 8007ea2 <_dtoa_r+0x162>
 8007e8e:	4650      	mov	r0, sl
 8007e90:	f7f8 fb58 	bl	8000544 <__aeabi_i2d>
 8007e94:	4632      	mov	r2, r6
 8007e96:	463b      	mov	r3, r7
 8007e98:	f7f8 fe26 	bl	8000ae8 <__aeabi_dcmpeq>
 8007e9c:	b908      	cbnz	r0, 8007ea2 <_dtoa_r+0x162>
 8007e9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ea2:	f1ba 0f16 	cmp.w	sl, #22
 8007ea6:	d859      	bhi.n	8007f5c <_dtoa_r+0x21c>
 8007ea8:	4970      	ldr	r1, [pc, #448]	; (800806c <_dtoa_r+0x32c>)
 8007eaa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007eae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007eb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007eb6:	f7f8 fe3f 	bl	8000b38 <__aeabi_dcmpgt>
 8007eba:	2800      	cmp	r0, #0
 8007ebc:	d050      	beq.n	8007f60 <_dtoa_r+0x220>
 8007ebe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ec6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ec8:	1b5d      	subs	r5, r3, r5
 8007eca:	f1b5 0801 	subs.w	r8, r5, #1
 8007ece:	bf49      	itett	mi
 8007ed0:	f1c5 0301 	rsbmi	r3, r5, #1
 8007ed4:	2300      	movpl	r3, #0
 8007ed6:	9305      	strmi	r3, [sp, #20]
 8007ed8:	f04f 0800 	movmi.w	r8, #0
 8007edc:	bf58      	it	pl
 8007ede:	9305      	strpl	r3, [sp, #20]
 8007ee0:	f1ba 0f00 	cmp.w	sl, #0
 8007ee4:	db3e      	blt.n	8007f64 <_dtoa_r+0x224>
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	44d0      	add	r8, sl
 8007eea:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007eee:	9307      	str	r3, [sp, #28]
 8007ef0:	9b06      	ldr	r3, [sp, #24]
 8007ef2:	2b09      	cmp	r3, #9
 8007ef4:	f200 8090 	bhi.w	8008018 <_dtoa_r+0x2d8>
 8007ef8:	2b05      	cmp	r3, #5
 8007efa:	bfc4      	itt	gt
 8007efc:	3b04      	subgt	r3, #4
 8007efe:	9306      	strgt	r3, [sp, #24]
 8007f00:	9b06      	ldr	r3, [sp, #24]
 8007f02:	f1a3 0302 	sub.w	r3, r3, #2
 8007f06:	bfcc      	ite	gt
 8007f08:	2500      	movgt	r5, #0
 8007f0a:	2501      	movle	r5, #1
 8007f0c:	2b03      	cmp	r3, #3
 8007f0e:	f200 808f 	bhi.w	8008030 <_dtoa_r+0x2f0>
 8007f12:	e8df f003 	tbb	[pc, r3]
 8007f16:	7f7d      	.short	0x7f7d
 8007f18:	7131      	.short	0x7131
 8007f1a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007f1e:	441d      	add	r5, r3
 8007f20:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007f24:	2820      	cmp	r0, #32
 8007f26:	dd13      	ble.n	8007f50 <_dtoa_r+0x210>
 8007f28:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007f2c:	9b00      	ldr	r3, [sp, #0]
 8007f2e:	fa08 f800 	lsl.w	r8, r8, r0
 8007f32:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007f36:	fa23 f000 	lsr.w	r0, r3, r0
 8007f3a:	ea48 0000 	orr.w	r0, r8, r0
 8007f3e:	f7f8 faf1 	bl	8000524 <__aeabi_ui2d>
 8007f42:	2301      	movs	r3, #1
 8007f44:	4682      	mov	sl, r0
 8007f46:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007f4a:	3d01      	subs	r5, #1
 8007f4c:	9313      	str	r3, [sp, #76]	; 0x4c
 8007f4e:	e772      	b.n	8007e36 <_dtoa_r+0xf6>
 8007f50:	9b00      	ldr	r3, [sp, #0]
 8007f52:	f1c0 0020 	rsb	r0, r0, #32
 8007f56:	fa03 f000 	lsl.w	r0, r3, r0
 8007f5a:	e7f0      	b.n	8007f3e <_dtoa_r+0x1fe>
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	e7b1      	b.n	8007ec4 <_dtoa_r+0x184>
 8007f60:	900f      	str	r0, [sp, #60]	; 0x3c
 8007f62:	e7b0      	b.n	8007ec6 <_dtoa_r+0x186>
 8007f64:	9b05      	ldr	r3, [sp, #20]
 8007f66:	eba3 030a 	sub.w	r3, r3, sl
 8007f6a:	9305      	str	r3, [sp, #20]
 8007f6c:	f1ca 0300 	rsb	r3, sl, #0
 8007f70:	9307      	str	r3, [sp, #28]
 8007f72:	2300      	movs	r3, #0
 8007f74:	930e      	str	r3, [sp, #56]	; 0x38
 8007f76:	e7bb      	b.n	8007ef0 <_dtoa_r+0x1b0>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	930a      	str	r3, [sp, #40]	; 0x28
 8007f7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	dd59      	ble.n	8008036 <_dtoa_r+0x2f6>
 8007f82:	9302      	str	r3, [sp, #8]
 8007f84:	4699      	mov	r9, r3
 8007f86:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007f88:	2200      	movs	r2, #0
 8007f8a:	6072      	str	r2, [r6, #4]
 8007f8c:	2204      	movs	r2, #4
 8007f8e:	f102 0014 	add.w	r0, r2, #20
 8007f92:	4298      	cmp	r0, r3
 8007f94:	6871      	ldr	r1, [r6, #4]
 8007f96:	d953      	bls.n	8008040 <_dtoa_r+0x300>
 8007f98:	4620      	mov	r0, r4
 8007f9a:	f000 fff6 	bl	8008f8a <_Balloc>
 8007f9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fa0:	6030      	str	r0, [r6, #0]
 8007fa2:	f1b9 0f0e 	cmp.w	r9, #14
 8007fa6:	f8d3 b000 	ldr.w	fp, [r3]
 8007faa:	f200 80e6 	bhi.w	800817a <_dtoa_r+0x43a>
 8007fae:	2d00      	cmp	r5, #0
 8007fb0:	f000 80e3 	beq.w	800817a <_dtoa_r+0x43a>
 8007fb4:	ed9d 7b00 	vldr	d7, [sp]
 8007fb8:	f1ba 0f00 	cmp.w	sl, #0
 8007fbc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007fc0:	dd74      	ble.n	80080ac <_dtoa_r+0x36c>
 8007fc2:	4a2a      	ldr	r2, [pc, #168]	; (800806c <_dtoa_r+0x32c>)
 8007fc4:	f00a 030f 	and.w	r3, sl, #15
 8007fc8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007fcc:	ed93 7b00 	vldr	d7, [r3]
 8007fd0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007fd4:	06f0      	lsls	r0, r6, #27
 8007fd6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007fda:	d565      	bpl.n	80080a8 <_dtoa_r+0x368>
 8007fdc:	4b24      	ldr	r3, [pc, #144]	; (8008070 <_dtoa_r+0x330>)
 8007fde:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007fe2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007fe6:	f7f8 fc41 	bl	800086c <__aeabi_ddiv>
 8007fea:	e9cd 0100 	strd	r0, r1, [sp]
 8007fee:	f006 060f 	and.w	r6, r6, #15
 8007ff2:	2503      	movs	r5, #3
 8007ff4:	4f1e      	ldr	r7, [pc, #120]	; (8008070 <_dtoa_r+0x330>)
 8007ff6:	e04c      	b.n	8008092 <_dtoa_r+0x352>
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	930a      	str	r3, [sp, #40]	; 0x28
 8007ffc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ffe:	4453      	add	r3, sl
 8008000:	f103 0901 	add.w	r9, r3, #1
 8008004:	9302      	str	r3, [sp, #8]
 8008006:	464b      	mov	r3, r9
 8008008:	2b01      	cmp	r3, #1
 800800a:	bfb8      	it	lt
 800800c:	2301      	movlt	r3, #1
 800800e:	e7ba      	b.n	8007f86 <_dtoa_r+0x246>
 8008010:	2300      	movs	r3, #0
 8008012:	e7b2      	b.n	8007f7a <_dtoa_r+0x23a>
 8008014:	2300      	movs	r3, #0
 8008016:	e7f0      	b.n	8007ffa <_dtoa_r+0x2ba>
 8008018:	2501      	movs	r5, #1
 800801a:	2300      	movs	r3, #0
 800801c:	9306      	str	r3, [sp, #24]
 800801e:	950a      	str	r5, [sp, #40]	; 0x28
 8008020:	f04f 33ff 	mov.w	r3, #4294967295
 8008024:	9302      	str	r3, [sp, #8]
 8008026:	4699      	mov	r9, r3
 8008028:	2200      	movs	r2, #0
 800802a:	2312      	movs	r3, #18
 800802c:	920b      	str	r2, [sp, #44]	; 0x2c
 800802e:	e7aa      	b.n	8007f86 <_dtoa_r+0x246>
 8008030:	2301      	movs	r3, #1
 8008032:	930a      	str	r3, [sp, #40]	; 0x28
 8008034:	e7f4      	b.n	8008020 <_dtoa_r+0x2e0>
 8008036:	2301      	movs	r3, #1
 8008038:	9302      	str	r3, [sp, #8]
 800803a:	4699      	mov	r9, r3
 800803c:	461a      	mov	r2, r3
 800803e:	e7f5      	b.n	800802c <_dtoa_r+0x2ec>
 8008040:	3101      	adds	r1, #1
 8008042:	6071      	str	r1, [r6, #4]
 8008044:	0052      	lsls	r2, r2, #1
 8008046:	e7a2      	b.n	8007f8e <_dtoa_r+0x24e>
 8008048:	636f4361 	.word	0x636f4361
 800804c:	3fd287a7 	.word	0x3fd287a7
 8008050:	8b60c8b3 	.word	0x8b60c8b3
 8008054:	3fc68a28 	.word	0x3fc68a28
 8008058:	509f79fb 	.word	0x509f79fb
 800805c:	3fd34413 	.word	0x3fd34413
 8008060:	7ff00000 	.word	0x7ff00000
 8008064:	0800a6ec 	.word	0x0800a6ec
 8008068:	3ff80000 	.word	0x3ff80000
 800806c:	0800a5f0 	.word	0x0800a5f0
 8008070:	0800a5c8 	.word	0x0800a5c8
 8008074:	0800a5b9 	.word	0x0800a5b9
 8008078:	07f1      	lsls	r1, r6, #31
 800807a:	d508      	bpl.n	800808e <_dtoa_r+0x34e>
 800807c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008080:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008084:	f7f8 fac8 	bl	8000618 <__aeabi_dmul>
 8008088:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800808c:	3501      	adds	r5, #1
 800808e:	1076      	asrs	r6, r6, #1
 8008090:	3708      	adds	r7, #8
 8008092:	2e00      	cmp	r6, #0
 8008094:	d1f0      	bne.n	8008078 <_dtoa_r+0x338>
 8008096:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800809a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800809e:	f7f8 fbe5 	bl	800086c <__aeabi_ddiv>
 80080a2:	e9cd 0100 	strd	r0, r1, [sp]
 80080a6:	e01a      	b.n	80080de <_dtoa_r+0x39e>
 80080a8:	2502      	movs	r5, #2
 80080aa:	e7a3      	b.n	8007ff4 <_dtoa_r+0x2b4>
 80080ac:	f000 80a0 	beq.w	80081f0 <_dtoa_r+0x4b0>
 80080b0:	f1ca 0600 	rsb	r6, sl, #0
 80080b4:	4b9f      	ldr	r3, [pc, #636]	; (8008334 <_dtoa_r+0x5f4>)
 80080b6:	4fa0      	ldr	r7, [pc, #640]	; (8008338 <_dtoa_r+0x5f8>)
 80080b8:	f006 020f 	and.w	r2, r6, #15
 80080bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80080c8:	f7f8 faa6 	bl	8000618 <__aeabi_dmul>
 80080cc:	e9cd 0100 	strd	r0, r1, [sp]
 80080d0:	1136      	asrs	r6, r6, #4
 80080d2:	2300      	movs	r3, #0
 80080d4:	2502      	movs	r5, #2
 80080d6:	2e00      	cmp	r6, #0
 80080d8:	d17f      	bne.n	80081da <_dtoa_r+0x49a>
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d1e1      	bne.n	80080a2 <_dtoa_r+0x362>
 80080de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f000 8087 	beq.w	80081f4 <_dtoa_r+0x4b4>
 80080e6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80080ea:	2200      	movs	r2, #0
 80080ec:	4b93      	ldr	r3, [pc, #588]	; (800833c <_dtoa_r+0x5fc>)
 80080ee:	4630      	mov	r0, r6
 80080f0:	4639      	mov	r1, r7
 80080f2:	f7f8 fd03 	bl	8000afc <__aeabi_dcmplt>
 80080f6:	2800      	cmp	r0, #0
 80080f8:	d07c      	beq.n	80081f4 <_dtoa_r+0x4b4>
 80080fa:	f1b9 0f00 	cmp.w	r9, #0
 80080fe:	d079      	beq.n	80081f4 <_dtoa_r+0x4b4>
 8008100:	9b02      	ldr	r3, [sp, #8]
 8008102:	2b00      	cmp	r3, #0
 8008104:	dd35      	ble.n	8008172 <_dtoa_r+0x432>
 8008106:	f10a 33ff 	add.w	r3, sl, #4294967295
 800810a:	9308      	str	r3, [sp, #32]
 800810c:	4639      	mov	r1, r7
 800810e:	2200      	movs	r2, #0
 8008110:	4b8b      	ldr	r3, [pc, #556]	; (8008340 <_dtoa_r+0x600>)
 8008112:	4630      	mov	r0, r6
 8008114:	f7f8 fa80 	bl	8000618 <__aeabi_dmul>
 8008118:	e9cd 0100 	strd	r0, r1, [sp]
 800811c:	9f02      	ldr	r7, [sp, #8]
 800811e:	3501      	adds	r5, #1
 8008120:	4628      	mov	r0, r5
 8008122:	f7f8 fa0f 	bl	8000544 <__aeabi_i2d>
 8008126:	e9dd 2300 	ldrd	r2, r3, [sp]
 800812a:	f7f8 fa75 	bl	8000618 <__aeabi_dmul>
 800812e:	2200      	movs	r2, #0
 8008130:	4b84      	ldr	r3, [pc, #528]	; (8008344 <_dtoa_r+0x604>)
 8008132:	f7f8 f8bb 	bl	80002ac <__adddf3>
 8008136:	4605      	mov	r5, r0
 8008138:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800813c:	2f00      	cmp	r7, #0
 800813e:	d15d      	bne.n	80081fc <_dtoa_r+0x4bc>
 8008140:	2200      	movs	r2, #0
 8008142:	4b81      	ldr	r3, [pc, #516]	; (8008348 <_dtoa_r+0x608>)
 8008144:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008148:	f7f8 f8ae 	bl	80002a8 <__aeabi_dsub>
 800814c:	462a      	mov	r2, r5
 800814e:	4633      	mov	r3, r6
 8008150:	e9cd 0100 	strd	r0, r1, [sp]
 8008154:	f7f8 fcf0 	bl	8000b38 <__aeabi_dcmpgt>
 8008158:	2800      	cmp	r0, #0
 800815a:	f040 8288 	bne.w	800866e <_dtoa_r+0x92e>
 800815e:	462a      	mov	r2, r5
 8008160:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008164:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008168:	f7f8 fcc8 	bl	8000afc <__aeabi_dcmplt>
 800816c:	2800      	cmp	r0, #0
 800816e:	f040 827c 	bne.w	800866a <_dtoa_r+0x92a>
 8008172:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008176:	e9cd 2300 	strd	r2, r3, [sp]
 800817a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800817c:	2b00      	cmp	r3, #0
 800817e:	f2c0 8150 	blt.w	8008422 <_dtoa_r+0x6e2>
 8008182:	f1ba 0f0e 	cmp.w	sl, #14
 8008186:	f300 814c 	bgt.w	8008422 <_dtoa_r+0x6e2>
 800818a:	4b6a      	ldr	r3, [pc, #424]	; (8008334 <_dtoa_r+0x5f4>)
 800818c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008190:	ed93 7b00 	vldr	d7, [r3]
 8008194:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008196:	2b00      	cmp	r3, #0
 8008198:	ed8d 7b02 	vstr	d7, [sp, #8]
 800819c:	f280 80d8 	bge.w	8008350 <_dtoa_r+0x610>
 80081a0:	f1b9 0f00 	cmp.w	r9, #0
 80081a4:	f300 80d4 	bgt.w	8008350 <_dtoa_r+0x610>
 80081a8:	f040 825e 	bne.w	8008668 <_dtoa_r+0x928>
 80081ac:	2200      	movs	r2, #0
 80081ae:	4b66      	ldr	r3, [pc, #408]	; (8008348 <_dtoa_r+0x608>)
 80081b0:	ec51 0b17 	vmov	r0, r1, d7
 80081b4:	f7f8 fa30 	bl	8000618 <__aeabi_dmul>
 80081b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081bc:	f7f8 fcb2 	bl	8000b24 <__aeabi_dcmpge>
 80081c0:	464f      	mov	r7, r9
 80081c2:	464e      	mov	r6, r9
 80081c4:	2800      	cmp	r0, #0
 80081c6:	f040 8234 	bne.w	8008632 <_dtoa_r+0x8f2>
 80081ca:	2331      	movs	r3, #49	; 0x31
 80081cc:	f10b 0501 	add.w	r5, fp, #1
 80081d0:	f88b 3000 	strb.w	r3, [fp]
 80081d4:	f10a 0a01 	add.w	sl, sl, #1
 80081d8:	e22f      	b.n	800863a <_dtoa_r+0x8fa>
 80081da:	07f2      	lsls	r2, r6, #31
 80081dc:	d505      	bpl.n	80081ea <_dtoa_r+0x4aa>
 80081de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081e2:	f7f8 fa19 	bl	8000618 <__aeabi_dmul>
 80081e6:	3501      	adds	r5, #1
 80081e8:	2301      	movs	r3, #1
 80081ea:	1076      	asrs	r6, r6, #1
 80081ec:	3708      	adds	r7, #8
 80081ee:	e772      	b.n	80080d6 <_dtoa_r+0x396>
 80081f0:	2502      	movs	r5, #2
 80081f2:	e774      	b.n	80080de <_dtoa_r+0x39e>
 80081f4:	f8cd a020 	str.w	sl, [sp, #32]
 80081f8:	464f      	mov	r7, r9
 80081fa:	e791      	b.n	8008120 <_dtoa_r+0x3e0>
 80081fc:	4b4d      	ldr	r3, [pc, #308]	; (8008334 <_dtoa_r+0x5f4>)
 80081fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008202:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008208:	2b00      	cmp	r3, #0
 800820a:	d047      	beq.n	800829c <_dtoa_r+0x55c>
 800820c:	4602      	mov	r2, r0
 800820e:	460b      	mov	r3, r1
 8008210:	2000      	movs	r0, #0
 8008212:	494e      	ldr	r1, [pc, #312]	; (800834c <_dtoa_r+0x60c>)
 8008214:	f7f8 fb2a 	bl	800086c <__aeabi_ddiv>
 8008218:	462a      	mov	r2, r5
 800821a:	4633      	mov	r3, r6
 800821c:	f7f8 f844 	bl	80002a8 <__aeabi_dsub>
 8008220:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008224:	465d      	mov	r5, fp
 8008226:	e9dd 0100 	ldrd	r0, r1, [sp]
 800822a:	f7f8 fca5 	bl	8000b78 <__aeabi_d2iz>
 800822e:	4606      	mov	r6, r0
 8008230:	f7f8 f988 	bl	8000544 <__aeabi_i2d>
 8008234:	4602      	mov	r2, r0
 8008236:	460b      	mov	r3, r1
 8008238:	e9dd 0100 	ldrd	r0, r1, [sp]
 800823c:	f7f8 f834 	bl	80002a8 <__aeabi_dsub>
 8008240:	3630      	adds	r6, #48	; 0x30
 8008242:	f805 6b01 	strb.w	r6, [r5], #1
 8008246:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800824a:	e9cd 0100 	strd	r0, r1, [sp]
 800824e:	f7f8 fc55 	bl	8000afc <__aeabi_dcmplt>
 8008252:	2800      	cmp	r0, #0
 8008254:	d163      	bne.n	800831e <_dtoa_r+0x5de>
 8008256:	e9dd 2300 	ldrd	r2, r3, [sp]
 800825a:	2000      	movs	r0, #0
 800825c:	4937      	ldr	r1, [pc, #220]	; (800833c <_dtoa_r+0x5fc>)
 800825e:	f7f8 f823 	bl	80002a8 <__aeabi_dsub>
 8008262:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008266:	f7f8 fc49 	bl	8000afc <__aeabi_dcmplt>
 800826a:	2800      	cmp	r0, #0
 800826c:	f040 80b7 	bne.w	80083de <_dtoa_r+0x69e>
 8008270:	eba5 030b 	sub.w	r3, r5, fp
 8008274:	429f      	cmp	r7, r3
 8008276:	f77f af7c 	ble.w	8008172 <_dtoa_r+0x432>
 800827a:	2200      	movs	r2, #0
 800827c:	4b30      	ldr	r3, [pc, #192]	; (8008340 <_dtoa_r+0x600>)
 800827e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008282:	f7f8 f9c9 	bl	8000618 <__aeabi_dmul>
 8008286:	2200      	movs	r2, #0
 8008288:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800828c:	4b2c      	ldr	r3, [pc, #176]	; (8008340 <_dtoa_r+0x600>)
 800828e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008292:	f7f8 f9c1 	bl	8000618 <__aeabi_dmul>
 8008296:	e9cd 0100 	strd	r0, r1, [sp]
 800829a:	e7c4      	b.n	8008226 <_dtoa_r+0x4e6>
 800829c:	462a      	mov	r2, r5
 800829e:	4633      	mov	r3, r6
 80082a0:	f7f8 f9ba 	bl	8000618 <__aeabi_dmul>
 80082a4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80082a8:	eb0b 0507 	add.w	r5, fp, r7
 80082ac:	465e      	mov	r6, fp
 80082ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80082b2:	f7f8 fc61 	bl	8000b78 <__aeabi_d2iz>
 80082b6:	4607      	mov	r7, r0
 80082b8:	f7f8 f944 	bl	8000544 <__aeabi_i2d>
 80082bc:	3730      	adds	r7, #48	; 0x30
 80082be:	4602      	mov	r2, r0
 80082c0:	460b      	mov	r3, r1
 80082c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80082c6:	f7f7 ffef 	bl	80002a8 <__aeabi_dsub>
 80082ca:	f806 7b01 	strb.w	r7, [r6], #1
 80082ce:	42ae      	cmp	r6, r5
 80082d0:	e9cd 0100 	strd	r0, r1, [sp]
 80082d4:	f04f 0200 	mov.w	r2, #0
 80082d8:	d126      	bne.n	8008328 <_dtoa_r+0x5e8>
 80082da:	4b1c      	ldr	r3, [pc, #112]	; (800834c <_dtoa_r+0x60c>)
 80082dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80082e0:	f7f7 ffe4 	bl	80002ac <__adddf3>
 80082e4:	4602      	mov	r2, r0
 80082e6:	460b      	mov	r3, r1
 80082e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80082ec:	f7f8 fc24 	bl	8000b38 <__aeabi_dcmpgt>
 80082f0:	2800      	cmp	r0, #0
 80082f2:	d174      	bne.n	80083de <_dtoa_r+0x69e>
 80082f4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80082f8:	2000      	movs	r0, #0
 80082fa:	4914      	ldr	r1, [pc, #80]	; (800834c <_dtoa_r+0x60c>)
 80082fc:	f7f7 ffd4 	bl	80002a8 <__aeabi_dsub>
 8008300:	4602      	mov	r2, r0
 8008302:	460b      	mov	r3, r1
 8008304:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008308:	f7f8 fbf8 	bl	8000afc <__aeabi_dcmplt>
 800830c:	2800      	cmp	r0, #0
 800830e:	f43f af30 	beq.w	8008172 <_dtoa_r+0x432>
 8008312:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008316:	2b30      	cmp	r3, #48	; 0x30
 8008318:	f105 32ff 	add.w	r2, r5, #4294967295
 800831c:	d002      	beq.n	8008324 <_dtoa_r+0x5e4>
 800831e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008322:	e04a      	b.n	80083ba <_dtoa_r+0x67a>
 8008324:	4615      	mov	r5, r2
 8008326:	e7f4      	b.n	8008312 <_dtoa_r+0x5d2>
 8008328:	4b05      	ldr	r3, [pc, #20]	; (8008340 <_dtoa_r+0x600>)
 800832a:	f7f8 f975 	bl	8000618 <__aeabi_dmul>
 800832e:	e9cd 0100 	strd	r0, r1, [sp]
 8008332:	e7bc      	b.n	80082ae <_dtoa_r+0x56e>
 8008334:	0800a5f0 	.word	0x0800a5f0
 8008338:	0800a5c8 	.word	0x0800a5c8
 800833c:	3ff00000 	.word	0x3ff00000
 8008340:	40240000 	.word	0x40240000
 8008344:	401c0000 	.word	0x401c0000
 8008348:	40140000 	.word	0x40140000
 800834c:	3fe00000 	.word	0x3fe00000
 8008350:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008354:	465d      	mov	r5, fp
 8008356:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800835a:	4630      	mov	r0, r6
 800835c:	4639      	mov	r1, r7
 800835e:	f7f8 fa85 	bl	800086c <__aeabi_ddiv>
 8008362:	f7f8 fc09 	bl	8000b78 <__aeabi_d2iz>
 8008366:	4680      	mov	r8, r0
 8008368:	f7f8 f8ec 	bl	8000544 <__aeabi_i2d>
 800836c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008370:	f7f8 f952 	bl	8000618 <__aeabi_dmul>
 8008374:	4602      	mov	r2, r0
 8008376:	460b      	mov	r3, r1
 8008378:	4630      	mov	r0, r6
 800837a:	4639      	mov	r1, r7
 800837c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008380:	f7f7 ff92 	bl	80002a8 <__aeabi_dsub>
 8008384:	f805 6b01 	strb.w	r6, [r5], #1
 8008388:	eba5 060b 	sub.w	r6, r5, fp
 800838c:	45b1      	cmp	r9, r6
 800838e:	4602      	mov	r2, r0
 8008390:	460b      	mov	r3, r1
 8008392:	d139      	bne.n	8008408 <_dtoa_r+0x6c8>
 8008394:	f7f7 ff8a 	bl	80002ac <__adddf3>
 8008398:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800839c:	4606      	mov	r6, r0
 800839e:	460f      	mov	r7, r1
 80083a0:	f7f8 fbca 	bl	8000b38 <__aeabi_dcmpgt>
 80083a4:	b9c8      	cbnz	r0, 80083da <_dtoa_r+0x69a>
 80083a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80083aa:	4630      	mov	r0, r6
 80083ac:	4639      	mov	r1, r7
 80083ae:	f7f8 fb9b 	bl	8000ae8 <__aeabi_dcmpeq>
 80083b2:	b110      	cbz	r0, 80083ba <_dtoa_r+0x67a>
 80083b4:	f018 0f01 	tst.w	r8, #1
 80083b8:	d10f      	bne.n	80083da <_dtoa_r+0x69a>
 80083ba:	9904      	ldr	r1, [sp, #16]
 80083bc:	4620      	mov	r0, r4
 80083be:	f000 fe18 	bl	8008ff2 <_Bfree>
 80083c2:	2300      	movs	r3, #0
 80083c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80083c6:	702b      	strb	r3, [r5, #0]
 80083c8:	f10a 0301 	add.w	r3, sl, #1
 80083cc:	6013      	str	r3, [r2, #0]
 80083ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	f000 8241 	beq.w	8008858 <_dtoa_r+0xb18>
 80083d6:	601d      	str	r5, [r3, #0]
 80083d8:	e23e      	b.n	8008858 <_dtoa_r+0xb18>
 80083da:	f8cd a020 	str.w	sl, [sp, #32]
 80083de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80083e2:	2a39      	cmp	r2, #57	; 0x39
 80083e4:	f105 33ff 	add.w	r3, r5, #4294967295
 80083e8:	d108      	bne.n	80083fc <_dtoa_r+0x6bc>
 80083ea:	459b      	cmp	fp, r3
 80083ec:	d10a      	bne.n	8008404 <_dtoa_r+0x6c4>
 80083ee:	9b08      	ldr	r3, [sp, #32]
 80083f0:	3301      	adds	r3, #1
 80083f2:	9308      	str	r3, [sp, #32]
 80083f4:	2330      	movs	r3, #48	; 0x30
 80083f6:	f88b 3000 	strb.w	r3, [fp]
 80083fa:	465b      	mov	r3, fp
 80083fc:	781a      	ldrb	r2, [r3, #0]
 80083fe:	3201      	adds	r2, #1
 8008400:	701a      	strb	r2, [r3, #0]
 8008402:	e78c      	b.n	800831e <_dtoa_r+0x5de>
 8008404:	461d      	mov	r5, r3
 8008406:	e7ea      	b.n	80083de <_dtoa_r+0x69e>
 8008408:	2200      	movs	r2, #0
 800840a:	4b9b      	ldr	r3, [pc, #620]	; (8008678 <_dtoa_r+0x938>)
 800840c:	f7f8 f904 	bl	8000618 <__aeabi_dmul>
 8008410:	2200      	movs	r2, #0
 8008412:	2300      	movs	r3, #0
 8008414:	4606      	mov	r6, r0
 8008416:	460f      	mov	r7, r1
 8008418:	f7f8 fb66 	bl	8000ae8 <__aeabi_dcmpeq>
 800841c:	2800      	cmp	r0, #0
 800841e:	d09a      	beq.n	8008356 <_dtoa_r+0x616>
 8008420:	e7cb      	b.n	80083ba <_dtoa_r+0x67a>
 8008422:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008424:	2a00      	cmp	r2, #0
 8008426:	f000 808b 	beq.w	8008540 <_dtoa_r+0x800>
 800842a:	9a06      	ldr	r2, [sp, #24]
 800842c:	2a01      	cmp	r2, #1
 800842e:	dc6e      	bgt.n	800850e <_dtoa_r+0x7ce>
 8008430:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008432:	2a00      	cmp	r2, #0
 8008434:	d067      	beq.n	8008506 <_dtoa_r+0x7c6>
 8008436:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800843a:	9f07      	ldr	r7, [sp, #28]
 800843c:	9d05      	ldr	r5, [sp, #20]
 800843e:	9a05      	ldr	r2, [sp, #20]
 8008440:	2101      	movs	r1, #1
 8008442:	441a      	add	r2, r3
 8008444:	4620      	mov	r0, r4
 8008446:	9205      	str	r2, [sp, #20]
 8008448:	4498      	add	r8, r3
 800844a:	f000 feb0 	bl	80091ae <__i2b>
 800844e:	4606      	mov	r6, r0
 8008450:	2d00      	cmp	r5, #0
 8008452:	dd0c      	ble.n	800846e <_dtoa_r+0x72e>
 8008454:	f1b8 0f00 	cmp.w	r8, #0
 8008458:	dd09      	ble.n	800846e <_dtoa_r+0x72e>
 800845a:	4545      	cmp	r5, r8
 800845c:	9a05      	ldr	r2, [sp, #20]
 800845e:	462b      	mov	r3, r5
 8008460:	bfa8      	it	ge
 8008462:	4643      	movge	r3, r8
 8008464:	1ad2      	subs	r2, r2, r3
 8008466:	9205      	str	r2, [sp, #20]
 8008468:	1aed      	subs	r5, r5, r3
 800846a:	eba8 0803 	sub.w	r8, r8, r3
 800846e:	9b07      	ldr	r3, [sp, #28]
 8008470:	b1eb      	cbz	r3, 80084ae <_dtoa_r+0x76e>
 8008472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008474:	2b00      	cmp	r3, #0
 8008476:	d067      	beq.n	8008548 <_dtoa_r+0x808>
 8008478:	b18f      	cbz	r7, 800849e <_dtoa_r+0x75e>
 800847a:	4631      	mov	r1, r6
 800847c:	463a      	mov	r2, r7
 800847e:	4620      	mov	r0, r4
 8008480:	f000 ff34 	bl	80092ec <__pow5mult>
 8008484:	9a04      	ldr	r2, [sp, #16]
 8008486:	4601      	mov	r1, r0
 8008488:	4606      	mov	r6, r0
 800848a:	4620      	mov	r0, r4
 800848c:	f000 fe98 	bl	80091c0 <__multiply>
 8008490:	9904      	ldr	r1, [sp, #16]
 8008492:	9008      	str	r0, [sp, #32]
 8008494:	4620      	mov	r0, r4
 8008496:	f000 fdac 	bl	8008ff2 <_Bfree>
 800849a:	9b08      	ldr	r3, [sp, #32]
 800849c:	9304      	str	r3, [sp, #16]
 800849e:	9b07      	ldr	r3, [sp, #28]
 80084a0:	1bda      	subs	r2, r3, r7
 80084a2:	d004      	beq.n	80084ae <_dtoa_r+0x76e>
 80084a4:	9904      	ldr	r1, [sp, #16]
 80084a6:	4620      	mov	r0, r4
 80084a8:	f000 ff20 	bl	80092ec <__pow5mult>
 80084ac:	9004      	str	r0, [sp, #16]
 80084ae:	2101      	movs	r1, #1
 80084b0:	4620      	mov	r0, r4
 80084b2:	f000 fe7c 	bl	80091ae <__i2b>
 80084b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084b8:	4607      	mov	r7, r0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	f000 81d0 	beq.w	8008860 <_dtoa_r+0xb20>
 80084c0:	461a      	mov	r2, r3
 80084c2:	4601      	mov	r1, r0
 80084c4:	4620      	mov	r0, r4
 80084c6:	f000 ff11 	bl	80092ec <__pow5mult>
 80084ca:	9b06      	ldr	r3, [sp, #24]
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	4607      	mov	r7, r0
 80084d0:	dc40      	bgt.n	8008554 <_dtoa_r+0x814>
 80084d2:	9b00      	ldr	r3, [sp, #0]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d139      	bne.n	800854c <_dtoa_r+0x80c>
 80084d8:	9b01      	ldr	r3, [sp, #4]
 80084da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d136      	bne.n	8008550 <_dtoa_r+0x810>
 80084e2:	9b01      	ldr	r3, [sp, #4]
 80084e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80084e8:	0d1b      	lsrs	r3, r3, #20
 80084ea:	051b      	lsls	r3, r3, #20
 80084ec:	b12b      	cbz	r3, 80084fa <_dtoa_r+0x7ba>
 80084ee:	9b05      	ldr	r3, [sp, #20]
 80084f0:	3301      	adds	r3, #1
 80084f2:	9305      	str	r3, [sp, #20]
 80084f4:	f108 0801 	add.w	r8, r8, #1
 80084f8:	2301      	movs	r3, #1
 80084fa:	9307      	str	r3, [sp, #28]
 80084fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d12a      	bne.n	8008558 <_dtoa_r+0x818>
 8008502:	2001      	movs	r0, #1
 8008504:	e030      	b.n	8008568 <_dtoa_r+0x828>
 8008506:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008508:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800850c:	e795      	b.n	800843a <_dtoa_r+0x6fa>
 800850e:	9b07      	ldr	r3, [sp, #28]
 8008510:	f109 37ff 	add.w	r7, r9, #4294967295
 8008514:	42bb      	cmp	r3, r7
 8008516:	bfbf      	itttt	lt
 8008518:	9b07      	ldrlt	r3, [sp, #28]
 800851a:	9707      	strlt	r7, [sp, #28]
 800851c:	1afa      	sublt	r2, r7, r3
 800851e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008520:	bfbb      	ittet	lt
 8008522:	189b      	addlt	r3, r3, r2
 8008524:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008526:	1bdf      	subge	r7, r3, r7
 8008528:	2700      	movlt	r7, #0
 800852a:	f1b9 0f00 	cmp.w	r9, #0
 800852e:	bfb5      	itete	lt
 8008530:	9b05      	ldrlt	r3, [sp, #20]
 8008532:	9d05      	ldrge	r5, [sp, #20]
 8008534:	eba3 0509 	sublt.w	r5, r3, r9
 8008538:	464b      	movge	r3, r9
 800853a:	bfb8      	it	lt
 800853c:	2300      	movlt	r3, #0
 800853e:	e77e      	b.n	800843e <_dtoa_r+0x6fe>
 8008540:	9f07      	ldr	r7, [sp, #28]
 8008542:	9d05      	ldr	r5, [sp, #20]
 8008544:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008546:	e783      	b.n	8008450 <_dtoa_r+0x710>
 8008548:	9a07      	ldr	r2, [sp, #28]
 800854a:	e7ab      	b.n	80084a4 <_dtoa_r+0x764>
 800854c:	2300      	movs	r3, #0
 800854e:	e7d4      	b.n	80084fa <_dtoa_r+0x7ba>
 8008550:	9b00      	ldr	r3, [sp, #0]
 8008552:	e7d2      	b.n	80084fa <_dtoa_r+0x7ba>
 8008554:	2300      	movs	r3, #0
 8008556:	9307      	str	r3, [sp, #28]
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800855e:	6918      	ldr	r0, [r3, #16]
 8008560:	f000 fdd7 	bl	8009112 <__hi0bits>
 8008564:	f1c0 0020 	rsb	r0, r0, #32
 8008568:	4440      	add	r0, r8
 800856a:	f010 001f 	ands.w	r0, r0, #31
 800856e:	d047      	beq.n	8008600 <_dtoa_r+0x8c0>
 8008570:	f1c0 0320 	rsb	r3, r0, #32
 8008574:	2b04      	cmp	r3, #4
 8008576:	dd3b      	ble.n	80085f0 <_dtoa_r+0x8b0>
 8008578:	9b05      	ldr	r3, [sp, #20]
 800857a:	f1c0 001c 	rsb	r0, r0, #28
 800857e:	4403      	add	r3, r0
 8008580:	9305      	str	r3, [sp, #20]
 8008582:	4405      	add	r5, r0
 8008584:	4480      	add	r8, r0
 8008586:	9b05      	ldr	r3, [sp, #20]
 8008588:	2b00      	cmp	r3, #0
 800858a:	dd05      	ble.n	8008598 <_dtoa_r+0x858>
 800858c:	461a      	mov	r2, r3
 800858e:	9904      	ldr	r1, [sp, #16]
 8008590:	4620      	mov	r0, r4
 8008592:	f000 fef9 	bl	8009388 <__lshift>
 8008596:	9004      	str	r0, [sp, #16]
 8008598:	f1b8 0f00 	cmp.w	r8, #0
 800859c:	dd05      	ble.n	80085aa <_dtoa_r+0x86a>
 800859e:	4639      	mov	r1, r7
 80085a0:	4642      	mov	r2, r8
 80085a2:	4620      	mov	r0, r4
 80085a4:	f000 fef0 	bl	8009388 <__lshift>
 80085a8:	4607      	mov	r7, r0
 80085aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085ac:	b353      	cbz	r3, 8008604 <_dtoa_r+0x8c4>
 80085ae:	4639      	mov	r1, r7
 80085b0:	9804      	ldr	r0, [sp, #16]
 80085b2:	f000 ff3d 	bl	8009430 <__mcmp>
 80085b6:	2800      	cmp	r0, #0
 80085b8:	da24      	bge.n	8008604 <_dtoa_r+0x8c4>
 80085ba:	2300      	movs	r3, #0
 80085bc:	220a      	movs	r2, #10
 80085be:	9904      	ldr	r1, [sp, #16]
 80085c0:	4620      	mov	r0, r4
 80085c2:	f000 fd2d 	bl	8009020 <__multadd>
 80085c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085c8:	9004      	str	r0, [sp, #16]
 80085ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	f000 814d 	beq.w	800886e <_dtoa_r+0xb2e>
 80085d4:	2300      	movs	r3, #0
 80085d6:	4631      	mov	r1, r6
 80085d8:	220a      	movs	r2, #10
 80085da:	4620      	mov	r0, r4
 80085dc:	f000 fd20 	bl	8009020 <__multadd>
 80085e0:	9b02      	ldr	r3, [sp, #8]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	4606      	mov	r6, r0
 80085e6:	dc4f      	bgt.n	8008688 <_dtoa_r+0x948>
 80085e8:	9b06      	ldr	r3, [sp, #24]
 80085ea:	2b02      	cmp	r3, #2
 80085ec:	dd4c      	ble.n	8008688 <_dtoa_r+0x948>
 80085ee:	e011      	b.n	8008614 <_dtoa_r+0x8d4>
 80085f0:	d0c9      	beq.n	8008586 <_dtoa_r+0x846>
 80085f2:	9a05      	ldr	r2, [sp, #20]
 80085f4:	331c      	adds	r3, #28
 80085f6:	441a      	add	r2, r3
 80085f8:	9205      	str	r2, [sp, #20]
 80085fa:	441d      	add	r5, r3
 80085fc:	4498      	add	r8, r3
 80085fe:	e7c2      	b.n	8008586 <_dtoa_r+0x846>
 8008600:	4603      	mov	r3, r0
 8008602:	e7f6      	b.n	80085f2 <_dtoa_r+0x8b2>
 8008604:	f1b9 0f00 	cmp.w	r9, #0
 8008608:	dc38      	bgt.n	800867c <_dtoa_r+0x93c>
 800860a:	9b06      	ldr	r3, [sp, #24]
 800860c:	2b02      	cmp	r3, #2
 800860e:	dd35      	ble.n	800867c <_dtoa_r+0x93c>
 8008610:	f8cd 9008 	str.w	r9, [sp, #8]
 8008614:	9b02      	ldr	r3, [sp, #8]
 8008616:	b963      	cbnz	r3, 8008632 <_dtoa_r+0x8f2>
 8008618:	4639      	mov	r1, r7
 800861a:	2205      	movs	r2, #5
 800861c:	4620      	mov	r0, r4
 800861e:	f000 fcff 	bl	8009020 <__multadd>
 8008622:	4601      	mov	r1, r0
 8008624:	4607      	mov	r7, r0
 8008626:	9804      	ldr	r0, [sp, #16]
 8008628:	f000 ff02 	bl	8009430 <__mcmp>
 800862c:	2800      	cmp	r0, #0
 800862e:	f73f adcc 	bgt.w	80081ca <_dtoa_r+0x48a>
 8008632:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008634:	465d      	mov	r5, fp
 8008636:	ea6f 0a03 	mvn.w	sl, r3
 800863a:	f04f 0900 	mov.w	r9, #0
 800863e:	4639      	mov	r1, r7
 8008640:	4620      	mov	r0, r4
 8008642:	f000 fcd6 	bl	8008ff2 <_Bfree>
 8008646:	2e00      	cmp	r6, #0
 8008648:	f43f aeb7 	beq.w	80083ba <_dtoa_r+0x67a>
 800864c:	f1b9 0f00 	cmp.w	r9, #0
 8008650:	d005      	beq.n	800865e <_dtoa_r+0x91e>
 8008652:	45b1      	cmp	r9, r6
 8008654:	d003      	beq.n	800865e <_dtoa_r+0x91e>
 8008656:	4649      	mov	r1, r9
 8008658:	4620      	mov	r0, r4
 800865a:	f000 fcca 	bl	8008ff2 <_Bfree>
 800865e:	4631      	mov	r1, r6
 8008660:	4620      	mov	r0, r4
 8008662:	f000 fcc6 	bl	8008ff2 <_Bfree>
 8008666:	e6a8      	b.n	80083ba <_dtoa_r+0x67a>
 8008668:	2700      	movs	r7, #0
 800866a:	463e      	mov	r6, r7
 800866c:	e7e1      	b.n	8008632 <_dtoa_r+0x8f2>
 800866e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008672:	463e      	mov	r6, r7
 8008674:	e5a9      	b.n	80081ca <_dtoa_r+0x48a>
 8008676:	bf00      	nop
 8008678:	40240000 	.word	0x40240000
 800867c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800867e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008682:	2b00      	cmp	r3, #0
 8008684:	f000 80fa 	beq.w	800887c <_dtoa_r+0xb3c>
 8008688:	2d00      	cmp	r5, #0
 800868a:	dd05      	ble.n	8008698 <_dtoa_r+0x958>
 800868c:	4631      	mov	r1, r6
 800868e:	462a      	mov	r2, r5
 8008690:	4620      	mov	r0, r4
 8008692:	f000 fe79 	bl	8009388 <__lshift>
 8008696:	4606      	mov	r6, r0
 8008698:	9b07      	ldr	r3, [sp, #28]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d04c      	beq.n	8008738 <_dtoa_r+0x9f8>
 800869e:	6871      	ldr	r1, [r6, #4]
 80086a0:	4620      	mov	r0, r4
 80086a2:	f000 fc72 	bl	8008f8a <_Balloc>
 80086a6:	6932      	ldr	r2, [r6, #16]
 80086a8:	3202      	adds	r2, #2
 80086aa:	4605      	mov	r5, r0
 80086ac:	0092      	lsls	r2, r2, #2
 80086ae:	f106 010c 	add.w	r1, r6, #12
 80086b2:	300c      	adds	r0, #12
 80086b4:	f000 fc5e 	bl	8008f74 <memcpy>
 80086b8:	2201      	movs	r2, #1
 80086ba:	4629      	mov	r1, r5
 80086bc:	4620      	mov	r0, r4
 80086be:	f000 fe63 	bl	8009388 <__lshift>
 80086c2:	9b00      	ldr	r3, [sp, #0]
 80086c4:	f8cd b014 	str.w	fp, [sp, #20]
 80086c8:	f003 0301 	and.w	r3, r3, #1
 80086cc:	46b1      	mov	r9, r6
 80086ce:	9307      	str	r3, [sp, #28]
 80086d0:	4606      	mov	r6, r0
 80086d2:	4639      	mov	r1, r7
 80086d4:	9804      	ldr	r0, [sp, #16]
 80086d6:	f7ff faa5 	bl	8007c24 <quorem>
 80086da:	4649      	mov	r1, r9
 80086dc:	4605      	mov	r5, r0
 80086de:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80086e2:	9804      	ldr	r0, [sp, #16]
 80086e4:	f000 fea4 	bl	8009430 <__mcmp>
 80086e8:	4632      	mov	r2, r6
 80086ea:	9000      	str	r0, [sp, #0]
 80086ec:	4639      	mov	r1, r7
 80086ee:	4620      	mov	r0, r4
 80086f0:	f000 feb8 	bl	8009464 <__mdiff>
 80086f4:	68c3      	ldr	r3, [r0, #12]
 80086f6:	4602      	mov	r2, r0
 80086f8:	bb03      	cbnz	r3, 800873c <_dtoa_r+0x9fc>
 80086fa:	4601      	mov	r1, r0
 80086fc:	9008      	str	r0, [sp, #32]
 80086fe:	9804      	ldr	r0, [sp, #16]
 8008700:	f000 fe96 	bl	8009430 <__mcmp>
 8008704:	9a08      	ldr	r2, [sp, #32]
 8008706:	4603      	mov	r3, r0
 8008708:	4611      	mov	r1, r2
 800870a:	4620      	mov	r0, r4
 800870c:	9308      	str	r3, [sp, #32]
 800870e:	f000 fc70 	bl	8008ff2 <_Bfree>
 8008712:	9b08      	ldr	r3, [sp, #32]
 8008714:	b9a3      	cbnz	r3, 8008740 <_dtoa_r+0xa00>
 8008716:	9a06      	ldr	r2, [sp, #24]
 8008718:	b992      	cbnz	r2, 8008740 <_dtoa_r+0xa00>
 800871a:	9a07      	ldr	r2, [sp, #28]
 800871c:	b982      	cbnz	r2, 8008740 <_dtoa_r+0xa00>
 800871e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008722:	d029      	beq.n	8008778 <_dtoa_r+0xa38>
 8008724:	9b00      	ldr	r3, [sp, #0]
 8008726:	2b00      	cmp	r3, #0
 8008728:	dd01      	ble.n	800872e <_dtoa_r+0x9ee>
 800872a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800872e:	9b05      	ldr	r3, [sp, #20]
 8008730:	1c5d      	adds	r5, r3, #1
 8008732:	f883 8000 	strb.w	r8, [r3]
 8008736:	e782      	b.n	800863e <_dtoa_r+0x8fe>
 8008738:	4630      	mov	r0, r6
 800873a:	e7c2      	b.n	80086c2 <_dtoa_r+0x982>
 800873c:	2301      	movs	r3, #1
 800873e:	e7e3      	b.n	8008708 <_dtoa_r+0x9c8>
 8008740:	9a00      	ldr	r2, [sp, #0]
 8008742:	2a00      	cmp	r2, #0
 8008744:	db04      	blt.n	8008750 <_dtoa_r+0xa10>
 8008746:	d125      	bne.n	8008794 <_dtoa_r+0xa54>
 8008748:	9a06      	ldr	r2, [sp, #24]
 800874a:	bb1a      	cbnz	r2, 8008794 <_dtoa_r+0xa54>
 800874c:	9a07      	ldr	r2, [sp, #28]
 800874e:	bb0a      	cbnz	r2, 8008794 <_dtoa_r+0xa54>
 8008750:	2b00      	cmp	r3, #0
 8008752:	ddec      	ble.n	800872e <_dtoa_r+0x9ee>
 8008754:	2201      	movs	r2, #1
 8008756:	9904      	ldr	r1, [sp, #16]
 8008758:	4620      	mov	r0, r4
 800875a:	f000 fe15 	bl	8009388 <__lshift>
 800875e:	4639      	mov	r1, r7
 8008760:	9004      	str	r0, [sp, #16]
 8008762:	f000 fe65 	bl	8009430 <__mcmp>
 8008766:	2800      	cmp	r0, #0
 8008768:	dc03      	bgt.n	8008772 <_dtoa_r+0xa32>
 800876a:	d1e0      	bne.n	800872e <_dtoa_r+0x9ee>
 800876c:	f018 0f01 	tst.w	r8, #1
 8008770:	d0dd      	beq.n	800872e <_dtoa_r+0x9ee>
 8008772:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008776:	d1d8      	bne.n	800872a <_dtoa_r+0x9ea>
 8008778:	9b05      	ldr	r3, [sp, #20]
 800877a:	9a05      	ldr	r2, [sp, #20]
 800877c:	1c5d      	adds	r5, r3, #1
 800877e:	2339      	movs	r3, #57	; 0x39
 8008780:	7013      	strb	r3, [r2, #0]
 8008782:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008786:	2b39      	cmp	r3, #57	; 0x39
 8008788:	f105 32ff 	add.w	r2, r5, #4294967295
 800878c:	d04f      	beq.n	800882e <_dtoa_r+0xaee>
 800878e:	3301      	adds	r3, #1
 8008790:	7013      	strb	r3, [r2, #0]
 8008792:	e754      	b.n	800863e <_dtoa_r+0x8fe>
 8008794:	9a05      	ldr	r2, [sp, #20]
 8008796:	2b00      	cmp	r3, #0
 8008798:	f102 0501 	add.w	r5, r2, #1
 800879c:	dd06      	ble.n	80087ac <_dtoa_r+0xa6c>
 800879e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80087a2:	d0e9      	beq.n	8008778 <_dtoa_r+0xa38>
 80087a4:	f108 0801 	add.w	r8, r8, #1
 80087a8:	9b05      	ldr	r3, [sp, #20]
 80087aa:	e7c2      	b.n	8008732 <_dtoa_r+0x9f2>
 80087ac:	9a02      	ldr	r2, [sp, #8]
 80087ae:	f805 8c01 	strb.w	r8, [r5, #-1]
 80087b2:	eba5 030b 	sub.w	r3, r5, fp
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d021      	beq.n	80087fe <_dtoa_r+0xabe>
 80087ba:	2300      	movs	r3, #0
 80087bc:	220a      	movs	r2, #10
 80087be:	9904      	ldr	r1, [sp, #16]
 80087c0:	4620      	mov	r0, r4
 80087c2:	f000 fc2d 	bl	8009020 <__multadd>
 80087c6:	45b1      	cmp	r9, r6
 80087c8:	9004      	str	r0, [sp, #16]
 80087ca:	f04f 0300 	mov.w	r3, #0
 80087ce:	f04f 020a 	mov.w	r2, #10
 80087d2:	4649      	mov	r1, r9
 80087d4:	4620      	mov	r0, r4
 80087d6:	d105      	bne.n	80087e4 <_dtoa_r+0xaa4>
 80087d8:	f000 fc22 	bl	8009020 <__multadd>
 80087dc:	4681      	mov	r9, r0
 80087de:	4606      	mov	r6, r0
 80087e0:	9505      	str	r5, [sp, #20]
 80087e2:	e776      	b.n	80086d2 <_dtoa_r+0x992>
 80087e4:	f000 fc1c 	bl	8009020 <__multadd>
 80087e8:	4631      	mov	r1, r6
 80087ea:	4681      	mov	r9, r0
 80087ec:	2300      	movs	r3, #0
 80087ee:	220a      	movs	r2, #10
 80087f0:	4620      	mov	r0, r4
 80087f2:	f000 fc15 	bl	8009020 <__multadd>
 80087f6:	4606      	mov	r6, r0
 80087f8:	e7f2      	b.n	80087e0 <_dtoa_r+0xaa0>
 80087fa:	f04f 0900 	mov.w	r9, #0
 80087fe:	2201      	movs	r2, #1
 8008800:	9904      	ldr	r1, [sp, #16]
 8008802:	4620      	mov	r0, r4
 8008804:	f000 fdc0 	bl	8009388 <__lshift>
 8008808:	4639      	mov	r1, r7
 800880a:	9004      	str	r0, [sp, #16]
 800880c:	f000 fe10 	bl	8009430 <__mcmp>
 8008810:	2800      	cmp	r0, #0
 8008812:	dcb6      	bgt.n	8008782 <_dtoa_r+0xa42>
 8008814:	d102      	bne.n	800881c <_dtoa_r+0xadc>
 8008816:	f018 0f01 	tst.w	r8, #1
 800881a:	d1b2      	bne.n	8008782 <_dtoa_r+0xa42>
 800881c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008820:	2b30      	cmp	r3, #48	; 0x30
 8008822:	f105 32ff 	add.w	r2, r5, #4294967295
 8008826:	f47f af0a 	bne.w	800863e <_dtoa_r+0x8fe>
 800882a:	4615      	mov	r5, r2
 800882c:	e7f6      	b.n	800881c <_dtoa_r+0xadc>
 800882e:	4593      	cmp	fp, r2
 8008830:	d105      	bne.n	800883e <_dtoa_r+0xafe>
 8008832:	2331      	movs	r3, #49	; 0x31
 8008834:	f10a 0a01 	add.w	sl, sl, #1
 8008838:	f88b 3000 	strb.w	r3, [fp]
 800883c:	e6ff      	b.n	800863e <_dtoa_r+0x8fe>
 800883e:	4615      	mov	r5, r2
 8008840:	e79f      	b.n	8008782 <_dtoa_r+0xa42>
 8008842:	f8df b064 	ldr.w	fp, [pc, #100]	; 80088a8 <_dtoa_r+0xb68>
 8008846:	e007      	b.n	8008858 <_dtoa_r+0xb18>
 8008848:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800884a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80088ac <_dtoa_r+0xb6c>
 800884e:	b11b      	cbz	r3, 8008858 <_dtoa_r+0xb18>
 8008850:	f10b 0308 	add.w	r3, fp, #8
 8008854:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008856:	6013      	str	r3, [r2, #0]
 8008858:	4658      	mov	r0, fp
 800885a:	b017      	add	sp, #92	; 0x5c
 800885c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008860:	9b06      	ldr	r3, [sp, #24]
 8008862:	2b01      	cmp	r3, #1
 8008864:	f77f ae35 	ble.w	80084d2 <_dtoa_r+0x792>
 8008868:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800886a:	9307      	str	r3, [sp, #28]
 800886c:	e649      	b.n	8008502 <_dtoa_r+0x7c2>
 800886e:	9b02      	ldr	r3, [sp, #8]
 8008870:	2b00      	cmp	r3, #0
 8008872:	dc03      	bgt.n	800887c <_dtoa_r+0xb3c>
 8008874:	9b06      	ldr	r3, [sp, #24]
 8008876:	2b02      	cmp	r3, #2
 8008878:	f73f aecc 	bgt.w	8008614 <_dtoa_r+0x8d4>
 800887c:	465d      	mov	r5, fp
 800887e:	4639      	mov	r1, r7
 8008880:	9804      	ldr	r0, [sp, #16]
 8008882:	f7ff f9cf 	bl	8007c24 <quorem>
 8008886:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800888a:	f805 8b01 	strb.w	r8, [r5], #1
 800888e:	9a02      	ldr	r2, [sp, #8]
 8008890:	eba5 030b 	sub.w	r3, r5, fp
 8008894:	429a      	cmp	r2, r3
 8008896:	ddb0      	ble.n	80087fa <_dtoa_r+0xaba>
 8008898:	2300      	movs	r3, #0
 800889a:	220a      	movs	r2, #10
 800889c:	9904      	ldr	r1, [sp, #16]
 800889e:	4620      	mov	r0, r4
 80088a0:	f000 fbbe 	bl	8009020 <__multadd>
 80088a4:	9004      	str	r0, [sp, #16]
 80088a6:	e7ea      	b.n	800887e <_dtoa_r+0xb3e>
 80088a8:	0800a6eb 	.word	0x0800a6eb
 80088ac:	0800a5b0 	.word	0x0800a5b0

080088b0 <rshift>:
 80088b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088b2:	6906      	ldr	r6, [r0, #16]
 80088b4:	114b      	asrs	r3, r1, #5
 80088b6:	429e      	cmp	r6, r3
 80088b8:	f100 0414 	add.w	r4, r0, #20
 80088bc:	dd30      	ble.n	8008920 <rshift+0x70>
 80088be:	f011 011f 	ands.w	r1, r1, #31
 80088c2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80088c6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80088ca:	d108      	bne.n	80088de <rshift+0x2e>
 80088cc:	4621      	mov	r1, r4
 80088ce:	42b2      	cmp	r2, r6
 80088d0:	460b      	mov	r3, r1
 80088d2:	d211      	bcs.n	80088f8 <rshift+0x48>
 80088d4:	f852 3b04 	ldr.w	r3, [r2], #4
 80088d8:	f841 3b04 	str.w	r3, [r1], #4
 80088dc:	e7f7      	b.n	80088ce <rshift+0x1e>
 80088de:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80088e2:	f1c1 0c20 	rsb	ip, r1, #32
 80088e6:	40cd      	lsrs	r5, r1
 80088e8:	3204      	adds	r2, #4
 80088ea:	4623      	mov	r3, r4
 80088ec:	42b2      	cmp	r2, r6
 80088ee:	4617      	mov	r7, r2
 80088f0:	d30c      	bcc.n	800890c <rshift+0x5c>
 80088f2:	601d      	str	r5, [r3, #0]
 80088f4:	b105      	cbz	r5, 80088f8 <rshift+0x48>
 80088f6:	3304      	adds	r3, #4
 80088f8:	1b1a      	subs	r2, r3, r4
 80088fa:	42a3      	cmp	r3, r4
 80088fc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008900:	bf08      	it	eq
 8008902:	2300      	moveq	r3, #0
 8008904:	6102      	str	r2, [r0, #16]
 8008906:	bf08      	it	eq
 8008908:	6143      	streq	r3, [r0, #20]
 800890a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800890c:	683f      	ldr	r7, [r7, #0]
 800890e:	fa07 f70c 	lsl.w	r7, r7, ip
 8008912:	433d      	orrs	r5, r7
 8008914:	f843 5b04 	str.w	r5, [r3], #4
 8008918:	f852 5b04 	ldr.w	r5, [r2], #4
 800891c:	40cd      	lsrs	r5, r1
 800891e:	e7e5      	b.n	80088ec <rshift+0x3c>
 8008920:	4623      	mov	r3, r4
 8008922:	e7e9      	b.n	80088f8 <rshift+0x48>

08008924 <__hexdig_fun>:
 8008924:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008928:	2b09      	cmp	r3, #9
 800892a:	d802      	bhi.n	8008932 <__hexdig_fun+0xe>
 800892c:	3820      	subs	r0, #32
 800892e:	b2c0      	uxtb	r0, r0
 8008930:	4770      	bx	lr
 8008932:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008936:	2b05      	cmp	r3, #5
 8008938:	d801      	bhi.n	800893e <__hexdig_fun+0x1a>
 800893a:	3847      	subs	r0, #71	; 0x47
 800893c:	e7f7      	b.n	800892e <__hexdig_fun+0xa>
 800893e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008942:	2b05      	cmp	r3, #5
 8008944:	d801      	bhi.n	800894a <__hexdig_fun+0x26>
 8008946:	3827      	subs	r0, #39	; 0x27
 8008948:	e7f1      	b.n	800892e <__hexdig_fun+0xa>
 800894a:	2000      	movs	r0, #0
 800894c:	4770      	bx	lr

0800894e <__gethex>:
 800894e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008952:	b08b      	sub	sp, #44	; 0x2c
 8008954:	468a      	mov	sl, r1
 8008956:	9002      	str	r0, [sp, #8]
 8008958:	9816      	ldr	r0, [sp, #88]	; 0x58
 800895a:	9306      	str	r3, [sp, #24]
 800895c:	4690      	mov	r8, r2
 800895e:	f000 fadf 	bl	8008f20 <__localeconv_l>
 8008962:	6803      	ldr	r3, [r0, #0]
 8008964:	9303      	str	r3, [sp, #12]
 8008966:	4618      	mov	r0, r3
 8008968:	f7f7 fc3c 	bl	80001e4 <strlen>
 800896c:	9b03      	ldr	r3, [sp, #12]
 800896e:	9001      	str	r0, [sp, #4]
 8008970:	4403      	add	r3, r0
 8008972:	f04f 0b00 	mov.w	fp, #0
 8008976:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800897a:	9307      	str	r3, [sp, #28]
 800897c:	f8da 3000 	ldr.w	r3, [sl]
 8008980:	3302      	adds	r3, #2
 8008982:	461f      	mov	r7, r3
 8008984:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008988:	2830      	cmp	r0, #48	; 0x30
 800898a:	d06c      	beq.n	8008a66 <__gethex+0x118>
 800898c:	f7ff ffca 	bl	8008924 <__hexdig_fun>
 8008990:	4604      	mov	r4, r0
 8008992:	2800      	cmp	r0, #0
 8008994:	d16a      	bne.n	8008a6c <__gethex+0x11e>
 8008996:	9a01      	ldr	r2, [sp, #4]
 8008998:	9903      	ldr	r1, [sp, #12]
 800899a:	4638      	mov	r0, r7
 800899c:	f001 fc40 	bl	800a220 <strncmp>
 80089a0:	2800      	cmp	r0, #0
 80089a2:	d166      	bne.n	8008a72 <__gethex+0x124>
 80089a4:	9b01      	ldr	r3, [sp, #4]
 80089a6:	5cf8      	ldrb	r0, [r7, r3]
 80089a8:	18fe      	adds	r6, r7, r3
 80089aa:	f7ff ffbb 	bl	8008924 <__hexdig_fun>
 80089ae:	2800      	cmp	r0, #0
 80089b0:	d062      	beq.n	8008a78 <__gethex+0x12a>
 80089b2:	4633      	mov	r3, r6
 80089b4:	7818      	ldrb	r0, [r3, #0]
 80089b6:	2830      	cmp	r0, #48	; 0x30
 80089b8:	461f      	mov	r7, r3
 80089ba:	f103 0301 	add.w	r3, r3, #1
 80089be:	d0f9      	beq.n	80089b4 <__gethex+0x66>
 80089c0:	f7ff ffb0 	bl	8008924 <__hexdig_fun>
 80089c4:	fab0 f580 	clz	r5, r0
 80089c8:	096d      	lsrs	r5, r5, #5
 80089ca:	4634      	mov	r4, r6
 80089cc:	f04f 0b01 	mov.w	fp, #1
 80089d0:	463a      	mov	r2, r7
 80089d2:	4616      	mov	r6, r2
 80089d4:	3201      	adds	r2, #1
 80089d6:	7830      	ldrb	r0, [r6, #0]
 80089d8:	f7ff ffa4 	bl	8008924 <__hexdig_fun>
 80089dc:	2800      	cmp	r0, #0
 80089de:	d1f8      	bne.n	80089d2 <__gethex+0x84>
 80089e0:	9a01      	ldr	r2, [sp, #4]
 80089e2:	9903      	ldr	r1, [sp, #12]
 80089e4:	4630      	mov	r0, r6
 80089e6:	f001 fc1b 	bl	800a220 <strncmp>
 80089ea:	b950      	cbnz	r0, 8008a02 <__gethex+0xb4>
 80089ec:	b954      	cbnz	r4, 8008a04 <__gethex+0xb6>
 80089ee:	9b01      	ldr	r3, [sp, #4]
 80089f0:	18f4      	adds	r4, r6, r3
 80089f2:	4622      	mov	r2, r4
 80089f4:	4616      	mov	r6, r2
 80089f6:	3201      	adds	r2, #1
 80089f8:	7830      	ldrb	r0, [r6, #0]
 80089fa:	f7ff ff93 	bl	8008924 <__hexdig_fun>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	d1f8      	bne.n	80089f4 <__gethex+0xa6>
 8008a02:	b10c      	cbz	r4, 8008a08 <__gethex+0xba>
 8008a04:	1ba4      	subs	r4, r4, r6
 8008a06:	00a4      	lsls	r4, r4, #2
 8008a08:	7833      	ldrb	r3, [r6, #0]
 8008a0a:	2b50      	cmp	r3, #80	; 0x50
 8008a0c:	d001      	beq.n	8008a12 <__gethex+0xc4>
 8008a0e:	2b70      	cmp	r3, #112	; 0x70
 8008a10:	d140      	bne.n	8008a94 <__gethex+0x146>
 8008a12:	7873      	ldrb	r3, [r6, #1]
 8008a14:	2b2b      	cmp	r3, #43	; 0x2b
 8008a16:	d031      	beq.n	8008a7c <__gethex+0x12e>
 8008a18:	2b2d      	cmp	r3, #45	; 0x2d
 8008a1a:	d033      	beq.n	8008a84 <__gethex+0x136>
 8008a1c:	1c71      	adds	r1, r6, #1
 8008a1e:	f04f 0900 	mov.w	r9, #0
 8008a22:	7808      	ldrb	r0, [r1, #0]
 8008a24:	f7ff ff7e 	bl	8008924 <__hexdig_fun>
 8008a28:	1e43      	subs	r3, r0, #1
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	2b18      	cmp	r3, #24
 8008a2e:	d831      	bhi.n	8008a94 <__gethex+0x146>
 8008a30:	f1a0 0210 	sub.w	r2, r0, #16
 8008a34:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008a38:	f7ff ff74 	bl	8008924 <__hexdig_fun>
 8008a3c:	1e43      	subs	r3, r0, #1
 8008a3e:	b2db      	uxtb	r3, r3
 8008a40:	2b18      	cmp	r3, #24
 8008a42:	d922      	bls.n	8008a8a <__gethex+0x13c>
 8008a44:	f1b9 0f00 	cmp.w	r9, #0
 8008a48:	d000      	beq.n	8008a4c <__gethex+0xfe>
 8008a4a:	4252      	negs	r2, r2
 8008a4c:	4414      	add	r4, r2
 8008a4e:	f8ca 1000 	str.w	r1, [sl]
 8008a52:	b30d      	cbz	r5, 8008a98 <__gethex+0x14a>
 8008a54:	f1bb 0f00 	cmp.w	fp, #0
 8008a58:	bf0c      	ite	eq
 8008a5a:	2706      	moveq	r7, #6
 8008a5c:	2700      	movne	r7, #0
 8008a5e:	4638      	mov	r0, r7
 8008a60:	b00b      	add	sp, #44	; 0x2c
 8008a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a66:	f10b 0b01 	add.w	fp, fp, #1
 8008a6a:	e78a      	b.n	8008982 <__gethex+0x34>
 8008a6c:	2500      	movs	r5, #0
 8008a6e:	462c      	mov	r4, r5
 8008a70:	e7ae      	b.n	80089d0 <__gethex+0x82>
 8008a72:	463e      	mov	r6, r7
 8008a74:	2501      	movs	r5, #1
 8008a76:	e7c7      	b.n	8008a08 <__gethex+0xba>
 8008a78:	4604      	mov	r4, r0
 8008a7a:	e7fb      	b.n	8008a74 <__gethex+0x126>
 8008a7c:	f04f 0900 	mov.w	r9, #0
 8008a80:	1cb1      	adds	r1, r6, #2
 8008a82:	e7ce      	b.n	8008a22 <__gethex+0xd4>
 8008a84:	f04f 0901 	mov.w	r9, #1
 8008a88:	e7fa      	b.n	8008a80 <__gethex+0x132>
 8008a8a:	230a      	movs	r3, #10
 8008a8c:	fb03 0202 	mla	r2, r3, r2, r0
 8008a90:	3a10      	subs	r2, #16
 8008a92:	e7cf      	b.n	8008a34 <__gethex+0xe6>
 8008a94:	4631      	mov	r1, r6
 8008a96:	e7da      	b.n	8008a4e <__gethex+0x100>
 8008a98:	1bf3      	subs	r3, r6, r7
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	4629      	mov	r1, r5
 8008a9e:	2b07      	cmp	r3, #7
 8008aa0:	dc49      	bgt.n	8008b36 <__gethex+0x1e8>
 8008aa2:	9802      	ldr	r0, [sp, #8]
 8008aa4:	f000 fa71 	bl	8008f8a <_Balloc>
 8008aa8:	9b01      	ldr	r3, [sp, #4]
 8008aaa:	f100 0914 	add.w	r9, r0, #20
 8008aae:	f04f 0b00 	mov.w	fp, #0
 8008ab2:	f1c3 0301 	rsb	r3, r3, #1
 8008ab6:	4605      	mov	r5, r0
 8008ab8:	f8cd 9010 	str.w	r9, [sp, #16]
 8008abc:	46da      	mov	sl, fp
 8008abe:	9308      	str	r3, [sp, #32]
 8008ac0:	42b7      	cmp	r7, r6
 8008ac2:	d33b      	bcc.n	8008b3c <__gethex+0x1ee>
 8008ac4:	9804      	ldr	r0, [sp, #16]
 8008ac6:	f840 ab04 	str.w	sl, [r0], #4
 8008aca:	eba0 0009 	sub.w	r0, r0, r9
 8008ace:	1080      	asrs	r0, r0, #2
 8008ad0:	6128      	str	r0, [r5, #16]
 8008ad2:	0147      	lsls	r7, r0, #5
 8008ad4:	4650      	mov	r0, sl
 8008ad6:	f000 fb1c 	bl	8009112 <__hi0bits>
 8008ada:	f8d8 6000 	ldr.w	r6, [r8]
 8008ade:	1a3f      	subs	r7, r7, r0
 8008ae0:	42b7      	cmp	r7, r6
 8008ae2:	dd64      	ble.n	8008bae <__gethex+0x260>
 8008ae4:	1bbf      	subs	r7, r7, r6
 8008ae6:	4639      	mov	r1, r7
 8008ae8:	4628      	mov	r0, r5
 8008aea:	f000 fe2b 	bl	8009744 <__any_on>
 8008aee:	4682      	mov	sl, r0
 8008af0:	b178      	cbz	r0, 8008b12 <__gethex+0x1c4>
 8008af2:	1e7b      	subs	r3, r7, #1
 8008af4:	1159      	asrs	r1, r3, #5
 8008af6:	f003 021f 	and.w	r2, r3, #31
 8008afa:	f04f 0a01 	mov.w	sl, #1
 8008afe:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008b02:	fa0a f202 	lsl.w	r2, sl, r2
 8008b06:	420a      	tst	r2, r1
 8008b08:	d003      	beq.n	8008b12 <__gethex+0x1c4>
 8008b0a:	4553      	cmp	r3, sl
 8008b0c:	dc46      	bgt.n	8008b9c <__gethex+0x24e>
 8008b0e:	f04f 0a02 	mov.w	sl, #2
 8008b12:	4639      	mov	r1, r7
 8008b14:	4628      	mov	r0, r5
 8008b16:	f7ff fecb 	bl	80088b0 <rshift>
 8008b1a:	443c      	add	r4, r7
 8008b1c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b20:	42a3      	cmp	r3, r4
 8008b22:	da52      	bge.n	8008bca <__gethex+0x27c>
 8008b24:	4629      	mov	r1, r5
 8008b26:	9802      	ldr	r0, [sp, #8]
 8008b28:	f000 fa63 	bl	8008ff2 <_Bfree>
 8008b2c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008b2e:	2300      	movs	r3, #0
 8008b30:	6013      	str	r3, [r2, #0]
 8008b32:	27a3      	movs	r7, #163	; 0xa3
 8008b34:	e793      	b.n	8008a5e <__gethex+0x110>
 8008b36:	3101      	adds	r1, #1
 8008b38:	105b      	asrs	r3, r3, #1
 8008b3a:	e7b0      	b.n	8008a9e <__gethex+0x150>
 8008b3c:	1e73      	subs	r3, r6, #1
 8008b3e:	9305      	str	r3, [sp, #20]
 8008b40:	9a07      	ldr	r2, [sp, #28]
 8008b42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d018      	beq.n	8008b7c <__gethex+0x22e>
 8008b4a:	f1bb 0f20 	cmp.w	fp, #32
 8008b4e:	d107      	bne.n	8008b60 <__gethex+0x212>
 8008b50:	9b04      	ldr	r3, [sp, #16]
 8008b52:	f8c3 a000 	str.w	sl, [r3]
 8008b56:	3304      	adds	r3, #4
 8008b58:	f04f 0a00 	mov.w	sl, #0
 8008b5c:	9304      	str	r3, [sp, #16]
 8008b5e:	46d3      	mov	fp, sl
 8008b60:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008b64:	f7ff fede 	bl	8008924 <__hexdig_fun>
 8008b68:	f000 000f 	and.w	r0, r0, #15
 8008b6c:	fa00 f00b 	lsl.w	r0, r0, fp
 8008b70:	ea4a 0a00 	orr.w	sl, sl, r0
 8008b74:	f10b 0b04 	add.w	fp, fp, #4
 8008b78:	9b05      	ldr	r3, [sp, #20]
 8008b7a:	e00d      	b.n	8008b98 <__gethex+0x24a>
 8008b7c:	9b05      	ldr	r3, [sp, #20]
 8008b7e:	9a08      	ldr	r2, [sp, #32]
 8008b80:	4413      	add	r3, r2
 8008b82:	42bb      	cmp	r3, r7
 8008b84:	d3e1      	bcc.n	8008b4a <__gethex+0x1fc>
 8008b86:	4618      	mov	r0, r3
 8008b88:	9a01      	ldr	r2, [sp, #4]
 8008b8a:	9903      	ldr	r1, [sp, #12]
 8008b8c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b8e:	f001 fb47 	bl	800a220 <strncmp>
 8008b92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b94:	2800      	cmp	r0, #0
 8008b96:	d1d8      	bne.n	8008b4a <__gethex+0x1fc>
 8008b98:	461e      	mov	r6, r3
 8008b9a:	e791      	b.n	8008ac0 <__gethex+0x172>
 8008b9c:	1eb9      	subs	r1, r7, #2
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	f000 fdd0 	bl	8009744 <__any_on>
 8008ba4:	2800      	cmp	r0, #0
 8008ba6:	d0b2      	beq.n	8008b0e <__gethex+0x1c0>
 8008ba8:	f04f 0a03 	mov.w	sl, #3
 8008bac:	e7b1      	b.n	8008b12 <__gethex+0x1c4>
 8008bae:	da09      	bge.n	8008bc4 <__gethex+0x276>
 8008bb0:	1bf7      	subs	r7, r6, r7
 8008bb2:	4629      	mov	r1, r5
 8008bb4:	463a      	mov	r2, r7
 8008bb6:	9802      	ldr	r0, [sp, #8]
 8008bb8:	f000 fbe6 	bl	8009388 <__lshift>
 8008bbc:	1be4      	subs	r4, r4, r7
 8008bbe:	4605      	mov	r5, r0
 8008bc0:	f100 0914 	add.w	r9, r0, #20
 8008bc4:	f04f 0a00 	mov.w	sl, #0
 8008bc8:	e7a8      	b.n	8008b1c <__gethex+0x1ce>
 8008bca:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008bce:	42a0      	cmp	r0, r4
 8008bd0:	dd6a      	ble.n	8008ca8 <__gethex+0x35a>
 8008bd2:	1b04      	subs	r4, r0, r4
 8008bd4:	42a6      	cmp	r6, r4
 8008bd6:	dc2e      	bgt.n	8008c36 <__gethex+0x2e8>
 8008bd8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008bdc:	2b02      	cmp	r3, #2
 8008bde:	d022      	beq.n	8008c26 <__gethex+0x2d8>
 8008be0:	2b03      	cmp	r3, #3
 8008be2:	d024      	beq.n	8008c2e <__gethex+0x2e0>
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d115      	bne.n	8008c14 <__gethex+0x2c6>
 8008be8:	42a6      	cmp	r6, r4
 8008bea:	d113      	bne.n	8008c14 <__gethex+0x2c6>
 8008bec:	2e01      	cmp	r6, #1
 8008bee:	dc0b      	bgt.n	8008c08 <__gethex+0x2ba>
 8008bf0:	9a06      	ldr	r2, [sp, #24]
 8008bf2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008bf6:	6013      	str	r3, [r2, #0]
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	612b      	str	r3, [r5, #16]
 8008bfc:	f8c9 3000 	str.w	r3, [r9]
 8008c00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c02:	2762      	movs	r7, #98	; 0x62
 8008c04:	601d      	str	r5, [r3, #0]
 8008c06:	e72a      	b.n	8008a5e <__gethex+0x110>
 8008c08:	1e71      	subs	r1, r6, #1
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	f000 fd9a 	bl	8009744 <__any_on>
 8008c10:	2800      	cmp	r0, #0
 8008c12:	d1ed      	bne.n	8008bf0 <__gethex+0x2a2>
 8008c14:	4629      	mov	r1, r5
 8008c16:	9802      	ldr	r0, [sp, #8]
 8008c18:	f000 f9eb 	bl	8008ff2 <_Bfree>
 8008c1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008c1e:	2300      	movs	r3, #0
 8008c20:	6013      	str	r3, [r2, #0]
 8008c22:	2750      	movs	r7, #80	; 0x50
 8008c24:	e71b      	b.n	8008a5e <__gethex+0x110>
 8008c26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d0e1      	beq.n	8008bf0 <__gethex+0x2a2>
 8008c2c:	e7f2      	b.n	8008c14 <__gethex+0x2c6>
 8008c2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d1dd      	bne.n	8008bf0 <__gethex+0x2a2>
 8008c34:	e7ee      	b.n	8008c14 <__gethex+0x2c6>
 8008c36:	1e67      	subs	r7, r4, #1
 8008c38:	f1ba 0f00 	cmp.w	sl, #0
 8008c3c:	d131      	bne.n	8008ca2 <__gethex+0x354>
 8008c3e:	b127      	cbz	r7, 8008c4a <__gethex+0x2fc>
 8008c40:	4639      	mov	r1, r7
 8008c42:	4628      	mov	r0, r5
 8008c44:	f000 fd7e 	bl	8009744 <__any_on>
 8008c48:	4682      	mov	sl, r0
 8008c4a:	117a      	asrs	r2, r7, #5
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	f007 071f 	and.w	r7, r7, #31
 8008c52:	fa03 f707 	lsl.w	r7, r3, r7
 8008c56:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8008c5a:	4621      	mov	r1, r4
 8008c5c:	421f      	tst	r7, r3
 8008c5e:	4628      	mov	r0, r5
 8008c60:	bf18      	it	ne
 8008c62:	f04a 0a02 	orrne.w	sl, sl, #2
 8008c66:	1b36      	subs	r6, r6, r4
 8008c68:	f7ff fe22 	bl	80088b0 <rshift>
 8008c6c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008c70:	2702      	movs	r7, #2
 8008c72:	f1ba 0f00 	cmp.w	sl, #0
 8008c76:	d048      	beq.n	8008d0a <__gethex+0x3bc>
 8008c78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008c7c:	2b02      	cmp	r3, #2
 8008c7e:	d015      	beq.n	8008cac <__gethex+0x35e>
 8008c80:	2b03      	cmp	r3, #3
 8008c82:	d017      	beq.n	8008cb4 <__gethex+0x366>
 8008c84:	2b01      	cmp	r3, #1
 8008c86:	d109      	bne.n	8008c9c <__gethex+0x34e>
 8008c88:	f01a 0f02 	tst.w	sl, #2
 8008c8c:	d006      	beq.n	8008c9c <__gethex+0x34e>
 8008c8e:	f8d9 3000 	ldr.w	r3, [r9]
 8008c92:	ea4a 0a03 	orr.w	sl, sl, r3
 8008c96:	f01a 0f01 	tst.w	sl, #1
 8008c9a:	d10e      	bne.n	8008cba <__gethex+0x36c>
 8008c9c:	f047 0710 	orr.w	r7, r7, #16
 8008ca0:	e033      	b.n	8008d0a <__gethex+0x3bc>
 8008ca2:	f04f 0a01 	mov.w	sl, #1
 8008ca6:	e7d0      	b.n	8008c4a <__gethex+0x2fc>
 8008ca8:	2701      	movs	r7, #1
 8008caa:	e7e2      	b.n	8008c72 <__gethex+0x324>
 8008cac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008cae:	f1c3 0301 	rsb	r3, r3, #1
 8008cb2:	9315      	str	r3, [sp, #84]	; 0x54
 8008cb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d0f0      	beq.n	8008c9c <__gethex+0x34e>
 8008cba:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008cbe:	f105 0314 	add.w	r3, r5, #20
 8008cc2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8008cc6:	eb03 010a 	add.w	r1, r3, sl
 8008cca:	f04f 0c00 	mov.w	ip, #0
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cd4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008cd8:	d01c      	beq.n	8008d14 <__gethex+0x3c6>
 8008cda:	3201      	adds	r2, #1
 8008cdc:	6002      	str	r2, [r0, #0]
 8008cde:	2f02      	cmp	r7, #2
 8008ce0:	f105 0314 	add.w	r3, r5, #20
 8008ce4:	d138      	bne.n	8008d58 <__gethex+0x40a>
 8008ce6:	f8d8 2000 	ldr.w	r2, [r8]
 8008cea:	3a01      	subs	r2, #1
 8008cec:	42b2      	cmp	r2, r6
 8008cee:	d10a      	bne.n	8008d06 <__gethex+0x3b8>
 8008cf0:	1171      	asrs	r1, r6, #5
 8008cf2:	2201      	movs	r2, #1
 8008cf4:	f006 061f 	and.w	r6, r6, #31
 8008cf8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008cfc:	fa02 f606 	lsl.w	r6, r2, r6
 8008d00:	421e      	tst	r6, r3
 8008d02:	bf18      	it	ne
 8008d04:	4617      	movne	r7, r2
 8008d06:	f047 0720 	orr.w	r7, r7, #32
 8008d0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d0c:	601d      	str	r5, [r3, #0]
 8008d0e:	9b06      	ldr	r3, [sp, #24]
 8008d10:	601c      	str	r4, [r3, #0]
 8008d12:	e6a4      	b.n	8008a5e <__gethex+0x110>
 8008d14:	4299      	cmp	r1, r3
 8008d16:	f843 cc04 	str.w	ip, [r3, #-4]
 8008d1a:	d8d8      	bhi.n	8008cce <__gethex+0x380>
 8008d1c:	68ab      	ldr	r3, [r5, #8]
 8008d1e:	4599      	cmp	r9, r3
 8008d20:	db12      	blt.n	8008d48 <__gethex+0x3fa>
 8008d22:	6869      	ldr	r1, [r5, #4]
 8008d24:	9802      	ldr	r0, [sp, #8]
 8008d26:	3101      	adds	r1, #1
 8008d28:	f000 f92f 	bl	8008f8a <_Balloc>
 8008d2c:	692a      	ldr	r2, [r5, #16]
 8008d2e:	3202      	adds	r2, #2
 8008d30:	f105 010c 	add.w	r1, r5, #12
 8008d34:	4683      	mov	fp, r0
 8008d36:	0092      	lsls	r2, r2, #2
 8008d38:	300c      	adds	r0, #12
 8008d3a:	f000 f91b 	bl	8008f74 <memcpy>
 8008d3e:	4629      	mov	r1, r5
 8008d40:	9802      	ldr	r0, [sp, #8]
 8008d42:	f000 f956 	bl	8008ff2 <_Bfree>
 8008d46:	465d      	mov	r5, fp
 8008d48:	692b      	ldr	r3, [r5, #16]
 8008d4a:	1c5a      	adds	r2, r3, #1
 8008d4c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008d50:	612a      	str	r2, [r5, #16]
 8008d52:	2201      	movs	r2, #1
 8008d54:	615a      	str	r2, [r3, #20]
 8008d56:	e7c2      	b.n	8008cde <__gethex+0x390>
 8008d58:	692a      	ldr	r2, [r5, #16]
 8008d5a:	454a      	cmp	r2, r9
 8008d5c:	dd0b      	ble.n	8008d76 <__gethex+0x428>
 8008d5e:	2101      	movs	r1, #1
 8008d60:	4628      	mov	r0, r5
 8008d62:	f7ff fda5 	bl	80088b0 <rshift>
 8008d66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d6a:	3401      	adds	r4, #1
 8008d6c:	42a3      	cmp	r3, r4
 8008d6e:	f6ff aed9 	blt.w	8008b24 <__gethex+0x1d6>
 8008d72:	2701      	movs	r7, #1
 8008d74:	e7c7      	b.n	8008d06 <__gethex+0x3b8>
 8008d76:	f016 061f 	ands.w	r6, r6, #31
 8008d7a:	d0fa      	beq.n	8008d72 <__gethex+0x424>
 8008d7c:	449a      	add	sl, r3
 8008d7e:	f1c6 0620 	rsb	r6, r6, #32
 8008d82:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008d86:	f000 f9c4 	bl	8009112 <__hi0bits>
 8008d8a:	42b0      	cmp	r0, r6
 8008d8c:	dbe7      	blt.n	8008d5e <__gethex+0x410>
 8008d8e:	e7f0      	b.n	8008d72 <__gethex+0x424>

08008d90 <L_shift>:
 8008d90:	f1c2 0208 	rsb	r2, r2, #8
 8008d94:	0092      	lsls	r2, r2, #2
 8008d96:	b570      	push	{r4, r5, r6, lr}
 8008d98:	f1c2 0620 	rsb	r6, r2, #32
 8008d9c:	6843      	ldr	r3, [r0, #4]
 8008d9e:	6804      	ldr	r4, [r0, #0]
 8008da0:	fa03 f506 	lsl.w	r5, r3, r6
 8008da4:	432c      	orrs	r4, r5
 8008da6:	40d3      	lsrs	r3, r2
 8008da8:	6004      	str	r4, [r0, #0]
 8008daa:	f840 3f04 	str.w	r3, [r0, #4]!
 8008dae:	4288      	cmp	r0, r1
 8008db0:	d3f4      	bcc.n	8008d9c <L_shift+0xc>
 8008db2:	bd70      	pop	{r4, r5, r6, pc}

08008db4 <__match>:
 8008db4:	b530      	push	{r4, r5, lr}
 8008db6:	6803      	ldr	r3, [r0, #0]
 8008db8:	3301      	adds	r3, #1
 8008dba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dbe:	b914      	cbnz	r4, 8008dc6 <__match+0x12>
 8008dc0:	6003      	str	r3, [r0, #0]
 8008dc2:	2001      	movs	r0, #1
 8008dc4:	bd30      	pop	{r4, r5, pc}
 8008dc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dca:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008dce:	2d19      	cmp	r5, #25
 8008dd0:	bf98      	it	ls
 8008dd2:	3220      	addls	r2, #32
 8008dd4:	42a2      	cmp	r2, r4
 8008dd6:	d0f0      	beq.n	8008dba <__match+0x6>
 8008dd8:	2000      	movs	r0, #0
 8008dda:	e7f3      	b.n	8008dc4 <__match+0x10>

08008ddc <__hexnan>:
 8008ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de0:	680b      	ldr	r3, [r1, #0]
 8008de2:	6801      	ldr	r1, [r0, #0]
 8008de4:	115f      	asrs	r7, r3, #5
 8008de6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8008dea:	f013 031f 	ands.w	r3, r3, #31
 8008dee:	b087      	sub	sp, #28
 8008df0:	bf18      	it	ne
 8008df2:	3704      	addne	r7, #4
 8008df4:	2500      	movs	r5, #0
 8008df6:	1f3e      	subs	r6, r7, #4
 8008df8:	4682      	mov	sl, r0
 8008dfa:	4690      	mov	r8, r2
 8008dfc:	9301      	str	r3, [sp, #4]
 8008dfe:	f847 5c04 	str.w	r5, [r7, #-4]
 8008e02:	46b1      	mov	r9, r6
 8008e04:	4634      	mov	r4, r6
 8008e06:	9502      	str	r5, [sp, #8]
 8008e08:	46ab      	mov	fp, r5
 8008e0a:	784a      	ldrb	r2, [r1, #1]
 8008e0c:	1c4b      	adds	r3, r1, #1
 8008e0e:	9303      	str	r3, [sp, #12]
 8008e10:	b342      	cbz	r2, 8008e64 <__hexnan+0x88>
 8008e12:	4610      	mov	r0, r2
 8008e14:	9105      	str	r1, [sp, #20]
 8008e16:	9204      	str	r2, [sp, #16]
 8008e18:	f7ff fd84 	bl	8008924 <__hexdig_fun>
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	d143      	bne.n	8008ea8 <__hexnan+0xcc>
 8008e20:	9a04      	ldr	r2, [sp, #16]
 8008e22:	9905      	ldr	r1, [sp, #20]
 8008e24:	2a20      	cmp	r2, #32
 8008e26:	d818      	bhi.n	8008e5a <__hexnan+0x7e>
 8008e28:	9b02      	ldr	r3, [sp, #8]
 8008e2a:	459b      	cmp	fp, r3
 8008e2c:	dd13      	ble.n	8008e56 <__hexnan+0x7a>
 8008e2e:	454c      	cmp	r4, r9
 8008e30:	d206      	bcs.n	8008e40 <__hexnan+0x64>
 8008e32:	2d07      	cmp	r5, #7
 8008e34:	dc04      	bgt.n	8008e40 <__hexnan+0x64>
 8008e36:	462a      	mov	r2, r5
 8008e38:	4649      	mov	r1, r9
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	f7ff ffa8 	bl	8008d90 <L_shift>
 8008e40:	4544      	cmp	r4, r8
 8008e42:	d944      	bls.n	8008ece <__hexnan+0xf2>
 8008e44:	2300      	movs	r3, #0
 8008e46:	f1a4 0904 	sub.w	r9, r4, #4
 8008e4a:	f844 3c04 	str.w	r3, [r4, #-4]
 8008e4e:	f8cd b008 	str.w	fp, [sp, #8]
 8008e52:	464c      	mov	r4, r9
 8008e54:	461d      	mov	r5, r3
 8008e56:	9903      	ldr	r1, [sp, #12]
 8008e58:	e7d7      	b.n	8008e0a <__hexnan+0x2e>
 8008e5a:	2a29      	cmp	r2, #41	; 0x29
 8008e5c:	d14a      	bne.n	8008ef4 <__hexnan+0x118>
 8008e5e:	3102      	adds	r1, #2
 8008e60:	f8ca 1000 	str.w	r1, [sl]
 8008e64:	f1bb 0f00 	cmp.w	fp, #0
 8008e68:	d044      	beq.n	8008ef4 <__hexnan+0x118>
 8008e6a:	454c      	cmp	r4, r9
 8008e6c:	d206      	bcs.n	8008e7c <__hexnan+0xa0>
 8008e6e:	2d07      	cmp	r5, #7
 8008e70:	dc04      	bgt.n	8008e7c <__hexnan+0xa0>
 8008e72:	462a      	mov	r2, r5
 8008e74:	4649      	mov	r1, r9
 8008e76:	4620      	mov	r0, r4
 8008e78:	f7ff ff8a 	bl	8008d90 <L_shift>
 8008e7c:	4544      	cmp	r4, r8
 8008e7e:	d928      	bls.n	8008ed2 <__hexnan+0xf6>
 8008e80:	4643      	mov	r3, r8
 8008e82:	f854 2b04 	ldr.w	r2, [r4], #4
 8008e86:	f843 2b04 	str.w	r2, [r3], #4
 8008e8a:	42a6      	cmp	r6, r4
 8008e8c:	d2f9      	bcs.n	8008e82 <__hexnan+0xa6>
 8008e8e:	2200      	movs	r2, #0
 8008e90:	f843 2b04 	str.w	r2, [r3], #4
 8008e94:	429e      	cmp	r6, r3
 8008e96:	d2fb      	bcs.n	8008e90 <__hexnan+0xb4>
 8008e98:	6833      	ldr	r3, [r6, #0]
 8008e9a:	b91b      	cbnz	r3, 8008ea4 <__hexnan+0xc8>
 8008e9c:	4546      	cmp	r6, r8
 8008e9e:	d127      	bne.n	8008ef0 <__hexnan+0x114>
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	6033      	str	r3, [r6, #0]
 8008ea4:	2005      	movs	r0, #5
 8008ea6:	e026      	b.n	8008ef6 <__hexnan+0x11a>
 8008ea8:	3501      	adds	r5, #1
 8008eaa:	2d08      	cmp	r5, #8
 8008eac:	f10b 0b01 	add.w	fp, fp, #1
 8008eb0:	dd06      	ble.n	8008ec0 <__hexnan+0xe4>
 8008eb2:	4544      	cmp	r4, r8
 8008eb4:	d9cf      	bls.n	8008e56 <__hexnan+0x7a>
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	f844 3c04 	str.w	r3, [r4, #-4]
 8008ebc:	2501      	movs	r5, #1
 8008ebe:	3c04      	subs	r4, #4
 8008ec0:	6822      	ldr	r2, [r4, #0]
 8008ec2:	f000 000f 	and.w	r0, r0, #15
 8008ec6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008eca:	6020      	str	r0, [r4, #0]
 8008ecc:	e7c3      	b.n	8008e56 <__hexnan+0x7a>
 8008ece:	2508      	movs	r5, #8
 8008ed0:	e7c1      	b.n	8008e56 <__hexnan+0x7a>
 8008ed2:	9b01      	ldr	r3, [sp, #4]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d0df      	beq.n	8008e98 <__hexnan+0xbc>
 8008ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8008edc:	f1c3 0320 	rsb	r3, r3, #32
 8008ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ee4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008ee8:	401a      	ands	r2, r3
 8008eea:	f847 2c04 	str.w	r2, [r7, #-4]
 8008eee:	e7d3      	b.n	8008e98 <__hexnan+0xbc>
 8008ef0:	3e04      	subs	r6, #4
 8008ef2:	e7d1      	b.n	8008e98 <__hexnan+0xbc>
 8008ef4:	2004      	movs	r0, #4
 8008ef6:	b007      	add	sp, #28
 8008ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008efc <__locale_ctype_ptr_l>:
 8008efc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008f00:	4770      	bx	lr
	...

08008f04 <__locale_ctype_ptr>:
 8008f04:	4b04      	ldr	r3, [pc, #16]	; (8008f18 <__locale_ctype_ptr+0x14>)
 8008f06:	4a05      	ldr	r2, [pc, #20]	; (8008f1c <__locale_ctype_ptr+0x18>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	6a1b      	ldr	r3, [r3, #32]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	bf08      	it	eq
 8008f10:	4613      	moveq	r3, r2
 8008f12:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8008f16:	4770      	bx	lr
 8008f18:	20000014 	.word	0x20000014
 8008f1c:	20000078 	.word	0x20000078

08008f20 <__localeconv_l>:
 8008f20:	30f0      	adds	r0, #240	; 0xf0
 8008f22:	4770      	bx	lr

08008f24 <_localeconv_r>:
 8008f24:	4b04      	ldr	r3, [pc, #16]	; (8008f38 <_localeconv_r+0x14>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	6a18      	ldr	r0, [r3, #32]
 8008f2a:	4b04      	ldr	r3, [pc, #16]	; (8008f3c <_localeconv_r+0x18>)
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	bf08      	it	eq
 8008f30:	4618      	moveq	r0, r3
 8008f32:	30f0      	adds	r0, #240	; 0xf0
 8008f34:	4770      	bx	lr
 8008f36:	bf00      	nop
 8008f38:	20000014 	.word	0x20000014
 8008f3c:	20000078 	.word	0x20000078

08008f40 <malloc>:
 8008f40:	4b02      	ldr	r3, [pc, #8]	; (8008f4c <malloc+0xc>)
 8008f42:	4601      	mov	r1, r0
 8008f44:	6818      	ldr	r0, [r3, #0]
 8008f46:	f000 bc7b 	b.w	8009840 <_malloc_r>
 8008f4a:	bf00      	nop
 8008f4c:	20000014 	.word	0x20000014

08008f50 <__ascii_mbtowc>:
 8008f50:	b082      	sub	sp, #8
 8008f52:	b901      	cbnz	r1, 8008f56 <__ascii_mbtowc+0x6>
 8008f54:	a901      	add	r1, sp, #4
 8008f56:	b142      	cbz	r2, 8008f6a <__ascii_mbtowc+0x1a>
 8008f58:	b14b      	cbz	r3, 8008f6e <__ascii_mbtowc+0x1e>
 8008f5a:	7813      	ldrb	r3, [r2, #0]
 8008f5c:	600b      	str	r3, [r1, #0]
 8008f5e:	7812      	ldrb	r2, [r2, #0]
 8008f60:	1c10      	adds	r0, r2, #0
 8008f62:	bf18      	it	ne
 8008f64:	2001      	movne	r0, #1
 8008f66:	b002      	add	sp, #8
 8008f68:	4770      	bx	lr
 8008f6a:	4610      	mov	r0, r2
 8008f6c:	e7fb      	b.n	8008f66 <__ascii_mbtowc+0x16>
 8008f6e:	f06f 0001 	mvn.w	r0, #1
 8008f72:	e7f8      	b.n	8008f66 <__ascii_mbtowc+0x16>

08008f74 <memcpy>:
 8008f74:	b510      	push	{r4, lr}
 8008f76:	1e43      	subs	r3, r0, #1
 8008f78:	440a      	add	r2, r1
 8008f7a:	4291      	cmp	r1, r2
 8008f7c:	d100      	bne.n	8008f80 <memcpy+0xc>
 8008f7e:	bd10      	pop	{r4, pc}
 8008f80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f88:	e7f7      	b.n	8008f7a <memcpy+0x6>

08008f8a <_Balloc>:
 8008f8a:	b570      	push	{r4, r5, r6, lr}
 8008f8c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008f8e:	4604      	mov	r4, r0
 8008f90:	460e      	mov	r6, r1
 8008f92:	b93d      	cbnz	r5, 8008fa4 <_Balloc+0x1a>
 8008f94:	2010      	movs	r0, #16
 8008f96:	f7ff ffd3 	bl	8008f40 <malloc>
 8008f9a:	6260      	str	r0, [r4, #36]	; 0x24
 8008f9c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008fa0:	6005      	str	r5, [r0, #0]
 8008fa2:	60c5      	str	r5, [r0, #12]
 8008fa4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008fa6:	68eb      	ldr	r3, [r5, #12]
 8008fa8:	b183      	cbz	r3, 8008fcc <_Balloc+0x42>
 8008faa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fac:	68db      	ldr	r3, [r3, #12]
 8008fae:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008fb2:	b9b8      	cbnz	r0, 8008fe4 <_Balloc+0x5a>
 8008fb4:	2101      	movs	r1, #1
 8008fb6:	fa01 f506 	lsl.w	r5, r1, r6
 8008fba:	1d6a      	adds	r2, r5, #5
 8008fbc:	0092      	lsls	r2, r2, #2
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	f000 fbe1 	bl	8009786 <_calloc_r>
 8008fc4:	b160      	cbz	r0, 8008fe0 <_Balloc+0x56>
 8008fc6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008fca:	e00e      	b.n	8008fea <_Balloc+0x60>
 8008fcc:	2221      	movs	r2, #33	; 0x21
 8008fce:	2104      	movs	r1, #4
 8008fd0:	4620      	mov	r0, r4
 8008fd2:	f000 fbd8 	bl	8009786 <_calloc_r>
 8008fd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fd8:	60e8      	str	r0, [r5, #12]
 8008fda:	68db      	ldr	r3, [r3, #12]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d1e4      	bne.n	8008faa <_Balloc+0x20>
 8008fe0:	2000      	movs	r0, #0
 8008fe2:	bd70      	pop	{r4, r5, r6, pc}
 8008fe4:	6802      	ldr	r2, [r0, #0]
 8008fe6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008fea:	2300      	movs	r3, #0
 8008fec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008ff0:	e7f7      	b.n	8008fe2 <_Balloc+0x58>

08008ff2 <_Bfree>:
 8008ff2:	b570      	push	{r4, r5, r6, lr}
 8008ff4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008ff6:	4606      	mov	r6, r0
 8008ff8:	460d      	mov	r5, r1
 8008ffa:	b93c      	cbnz	r4, 800900c <_Bfree+0x1a>
 8008ffc:	2010      	movs	r0, #16
 8008ffe:	f7ff ff9f 	bl	8008f40 <malloc>
 8009002:	6270      	str	r0, [r6, #36]	; 0x24
 8009004:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009008:	6004      	str	r4, [r0, #0]
 800900a:	60c4      	str	r4, [r0, #12]
 800900c:	b13d      	cbz	r5, 800901e <_Bfree+0x2c>
 800900e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009010:	686a      	ldr	r2, [r5, #4]
 8009012:	68db      	ldr	r3, [r3, #12]
 8009014:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009018:	6029      	str	r1, [r5, #0]
 800901a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800901e:	bd70      	pop	{r4, r5, r6, pc}

08009020 <__multadd>:
 8009020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009024:	690d      	ldr	r5, [r1, #16]
 8009026:	461f      	mov	r7, r3
 8009028:	4606      	mov	r6, r0
 800902a:	460c      	mov	r4, r1
 800902c:	f101 0c14 	add.w	ip, r1, #20
 8009030:	2300      	movs	r3, #0
 8009032:	f8dc 0000 	ldr.w	r0, [ip]
 8009036:	b281      	uxth	r1, r0
 8009038:	fb02 7101 	mla	r1, r2, r1, r7
 800903c:	0c0f      	lsrs	r7, r1, #16
 800903e:	0c00      	lsrs	r0, r0, #16
 8009040:	fb02 7000 	mla	r0, r2, r0, r7
 8009044:	b289      	uxth	r1, r1
 8009046:	3301      	adds	r3, #1
 8009048:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800904c:	429d      	cmp	r5, r3
 800904e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009052:	f84c 1b04 	str.w	r1, [ip], #4
 8009056:	dcec      	bgt.n	8009032 <__multadd+0x12>
 8009058:	b1d7      	cbz	r7, 8009090 <__multadd+0x70>
 800905a:	68a3      	ldr	r3, [r4, #8]
 800905c:	42ab      	cmp	r3, r5
 800905e:	dc12      	bgt.n	8009086 <__multadd+0x66>
 8009060:	6861      	ldr	r1, [r4, #4]
 8009062:	4630      	mov	r0, r6
 8009064:	3101      	adds	r1, #1
 8009066:	f7ff ff90 	bl	8008f8a <_Balloc>
 800906a:	6922      	ldr	r2, [r4, #16]
 800906c:	3202      	adds	r2, #2
 800906e:	f104 010c 	add.w	r1, r4, #12
 8009072:	4680      	mov	r8, r0
 8009074:	0092      	lsls	r2, r2, #2
 8009076:	300c      	adds	r0, #12
 8009078:	f7ff ff7c 	bl	8008f74 <memcpy>
 800907c:	4621      	mov	r1, r4
 800907e:	4630      	mov	r0, r6
 8009080:	f7ff ffb7 	bl	8008ff2 <_Bfree>
 8009084:	4644      	mov	r4, r8
 8009086:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800908a:	3501      	adds	r5, #1
 800908c:	615f      	str	r7, [r3, #20]
 800908e:	6125      	str	r5, [r4, #16]
 8009090:	4620      	mov	r0, r4
 8009092:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009096 <__s2b>:
 8009096:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800909a:	460c      	mov	r4, r1
 800909c:	4615      	mov	r5, r2
 800909e:	461f      	mov	r7, r3
 80090a0:	2209      	movs	r2, #9
 80090a2:	3308      	adds	r3, #8
 80090a4:	4606      	mov	r6, r0
 80090a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80090aa:	2100      	movs	r1, #0
 80090ac:	2201      	movs	r2, #1
 80090ae:	429a      	cmp	r2, r3
 80090b0:	db20      	blt.n	80090f4 <__s2b+0x5e>
 80090b2:	4630      	mov	r0, r6
 80090b4:	f7ff ff69 	bl	8008f8a <_Balloc>
 80090b8:	9b08      	ldr	r3, [sp, #32]
 80090ba:	6143      	str	r3, [r0, #20]
 80090bc:	2d09      	cmp	r5, #9
 80090be:	f04f 0301 	mov.w	r3, #1
 80090c2:	6103      	str	r3, [r0, #16]
 80090c4:	dd19      	ble.n	80090fa <__s2b+0x64>
 80090c6:	f104 0809 	add.w	r8, r4, #9
 80090ca:	46c1      	mov	r9, r8
 80090cc:	442c      	add	r4, r5
 80090ce:	f819 3b01 	ldrb.w	r3, [r9], #1
 80090d2:	4601      	mov	r1, r0
 80090d4:	3b30      	subs	r3, #48	; 0x30
 80090d6:	220a      	movs	r2, #10
 80090d8:	4630      	mov	r0, r6
 80090da:	f7ff ffa1 	bl	8009020 <__multadd>
 80090de:	45a1      	cmp	r9, r4
 80090e0:	d1f5      	bne.n	80090ce <__s2b+0x38>
 80090e2:	eb08 0405 	add.w	r4, r8, r5
 80090e6:	3c08      	subs	r4, #8
 80090e8:	1b2d      	subs	r5, r5, r4
 80090ea:	1963      	adds	r3, r4, r5
 80090ec:	42bb      	cmp	r3, r7
 80090ee:	db07      	blt.n	8009100 <__s2b+0x6a>
 80090f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090f4:	0052      	lsls	r2, r2, #1
 80090f6:	3101      	adds	r1, #1
 80090f8:	e7d9      	b.n	80090ae <__s2b+0x18>
 80090fa:	340a      	adds	r4, #10
 80090fc:	2509      	movs	r5, #9
 80090fe:	e7f3      	b.n	80090e8 <__s2b+0x52>
 8009100:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009104:	4601      	mov	r1, r0
 8009106:	3b30      	subs	r3, #48	; 0x30
 8009108:	220a      	movs	r2, #10
 800910a:	4630      	mov	r0, r6
 800910c:	f7ff ff88 	bl	8009020 <__multadd>
 8009110:	e7eb      	b.n	80090ea <__s2b+0x54>

08009112 <__hi0bits>:
 8009112:	0c02      	lsrs	r2, r0, #16
 8009114:	0412      	lsls	r2, r2, #16
 8009116:	4603      	mov	r3, r0
 8009118:	b9b2      	cbnz	r2, 8009148 <__hi0bits+0x36>
 800911a:	0403      	lsls	r3, r0, #16
 800911c:	2010      	movs	r0, #16
 800911e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009122:	bf04      	itt	eq
 8009124:	021b      	lsleq	r3, r3, #8
 8009126:	3008      	addeq	r0, #8
 8009128:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800912c:	bf04      	itt	eq
 800912e:	011b      	lsleq	r3, r3, #4
 8009130:	3004      	addeq	r0, #4
 8009132:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009136:	bf04      	itt	eq
 8009138:	009b      	lsleq	r3, r3, #2
 800913a:	3002      	addeq	r0, #2
 800913c:	2b00      	cmp	r3, #0
 800913e:	db06      	blt.n	800914e <__hi0bits+0x3c>
 8009140:	005b      	lsls	r3, r3, #1
 8009142:	d503      	bpl.n	800914c <__hi0bits+0x3a>
 8009144:	3001      	adds	r0, #1
 8009146:	4770      	bx	lr
 8009148:	2000      	movs	r0, #0
 800914a:	e7e8      	b.n	800911e <__hi0bits+0xc>
 800914c:	2020      	movs	r0, #32
 800914e:	4770      	bx	lr

08009150 <__lo0bits>:
 8009150:	6803      	ldr	r3, [r0, #0]
 8009152:	f013 0207 	ands.w	r2, r3, #7
 8009156:	4601      	mov	r1, r0
 8009158:	d00b      	beq.n	8009172 <__lo0bits+0x22>
 800915a:	07da      	lsls	r2, r3, #31
 800915c:	d423      	bmi.n	80091a6 <__lo0bits+0x56>
 800915e:	0798      	lsls	r0, r3, #30
 8009160:	bf49      	itett	mi
 8009162:	085b      	lsrmi	r3, r3, #1
 8009164:	089b      	lsrpl	r3, r3, #2
 8009166:	2001      	movmi	r0, #1
 8009168:	600b      	strmi	r3, [r1, #0]
 800916a:	bf5c      	itt	pl
 800916c:	600b      	strpl	r3, [r1, #0]
 800916e:	2002      	movpl	r0, #2
 8009170:	4770      	bx	lr
 8009172:	b298      	uxth	r0, r3
 8009174:	b9a8      	cbnz	r0, 80091a2 <__lo0bits+0x52>
 8009176:	0c1b      	lsrs	r3, r3, #16
 8009178:	2010      	movs	r0, #16
 800917a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800917e:	bf04      	itt	eq
 8009180:	0a1b      	lsreq	r3, r3, #8
 8009182:	3008      	addeq	r0, #8
 8009184:	071a      	lsls	r2, r3, #28
 8009186:	bf04      	itt	eq
 8009188:	091b      	lsreq	r3, r3, #4
 800918a:	3004      	addeq	r0, #4
 800918c:	079a      	lsls	r2, r3, #30
 800918e:	bf04      	itt	eq
 8009190:	089b      	lsreq	r3, r3, #2
 8009192:	3002      	addeq	r0, #2
 8009194:	07da      	lsls	r2, r3, #31
 8009196:	d402      	bmi.n	800919e <__lo0bits+0x4e>
 8009198:	085b      	lsrs	r3, r3, #1
 800919a:	d006      	beq.n	80091aa <__lo0bits+0x5a>
 800919c:	3001      	adds	r0, #1
 800919e:	600b      	str	r3, [r1, #0]
 80091a0:	4770      	bx	lr
 80091a2:	4610      	mov	r0, r2
 80091a4:	e7e9      	b.n	800917a <__lo0bits+0x2a>
 80091a6:	2000      	movs	r0, #0
 80091a8:	4770      	bx	lr
 80091aa:	2020      	movs	r0, #32
 80091ac:	4770      	bx	lr

080091ae <__i2b>:
 80091ae:	b510      	push	{r4, lr}
 80091b0:	460c      	mov	r4, r1
 80091b2:	2101      	movs	r1, #1
 80091b4:	f7ff fee9 	bl	8008f8a <_Balloc>
 80091b8:	2201      	movs	r2, #1
 80091ba:	6144      	str	r4, [r0, #20]
 80091bc:	6102      	str	r2, [r0, #16]
 80091be:	bd10      	pop	{r4, pc}

080091c0 <__multiply>:
 80091c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091c4:	4614      	mov	r4, r2
 80091c6:	690a      	ldr	r2, [r1, #16]
 80091c8:	6923      	ldr	r3, [r4, #16]
 80091ca:	429a      	cmp	r2, r3
 80091cc:	bfb8      	it	lt
 80091ce:	460b      	movlt	r3, r1
 80091d0:	4688      	mov	r8, r1
 80091d2:	bfbc      	itt	lt
 80091d4:	46a0      	movlt	r8, r4
 80091d6:	461c      	movlt	r4, r3
 80091d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80091dc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80091e0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80091e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80091e8:	eb07 0609 	add.w	r6, r7, r9
 80091ec:	42b3      	cmp	r3, r6
 80091ee:	bfb8      	it	lt
 80091f0:	3101      	addlt	r1, #1
 80091f2:	f7ff feca 	bl	8008f8a <_Balloc>
 80091f6:	f100 0514 	add.w	r5, r0, #20
 80091fa:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80091fe:	462b      	mov	r3, r5
 8009200:	2200      	movs	r2, #0
 8009202:	4573      	cmp	r3, lr
 8009204:	d316      	bcc.n	8009234 <__multiply+0x74>
 8009206:	f104 0214 	add.w	r2, r4, #20
 800920a:	f108 0114 	add.w	r1, r8, #20
 800920e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009212:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009216:	9300      	str	r3, [sp, #0]
 8009218:	9b00      	ldr	r3, [sp, #0]
 800921a:	9201      	str	r2, [sp, #4]
 800921c:	4293      	cmp	r3, r2
 800921e:	d80c      	bhi.n	800923a <__multiply+0x7a>
 8009220:	2e00      	cmp	r6, #0
 8009222:	dd03      	ble.n	800922c <__multiply+0x6c>
 8009224:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009228:	2b00      	cmp	r3, #0
 800922a:	d05d      	beq.n	80092e8 <__multiply+0x128>
 800922c:	6106      	str	r6, [r0, #16]
 800922e:	b003      	add	sp, #12
 8009230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009234:	f843 2b04 	str.w	r2, [r3], #4
 8009238:	e7e3      	b.n	8009202 <__multiply+0x42>
 800923a:	f8b2 b000 	ldrh.w	fp, [r2]
 800923e:	f1bb 0f00 	cmp.w	fp, #0
 8009242:	d023      	beq.n	800928c <__multiply+0xcc>
 8009244:	4689      	mov	r9, r1
 8009246:	46ac      	mov	ip, r5
 8009248:	f04f 0800 	mov.w	r8, #0
 800924c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009250:	f8dc a000 	ldr.w	sl, [ip]
 8009254:	b2a3      	uxth	r3, r4
 8009256:	fa1f fa8a 	uxth.w	sl, sl
 800925a:	fb0b a303 	mla	r3, fp, r3, sl
 800925e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009262:	f8dc 4000 	ldr.w	r4, [ip]
 8009266:	4443      	add	r3, r8
 8009268:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800926c:	fb0b 840a 	mla	r4, fp, sl, r8
 8009270:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009274:	46e2      	mov	sl, ip
 8009276:	b29b      	uxth	r3, r3
 8009278:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800927c:	454f      	cmp	r7, r9
 800927e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009282:	f84a 3b04 	str.w	r3, [sl], #4
 8009286:	d82b      	bhi.n	80092e0 <__multiply+0x120>
 8009288:	f8cc 8004 	str.w	r8, [ip, #4]
 800928c:	9b01      	ldr	r3, [sp, #4]
 800928e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009292:	3204      	adds	r2, #4
 8009294:	f1ba 0f00 	cmp.w	sl, #0
 8009298:	d020      	beq.n	80092dc <__multiply+0x11c>
 800929a:	682b      	ldr	r3, [r5, #0]
 800929c:	4689      	mov	r9, r1
 800929e:	46a8      	mov	r8, r5
 80092a0:	f04f 0b00 	mov.w	fp, #0
 80092a4:	f8b9 c000 	ldrh.w	ip, [r9]
 80092a8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80092ac:	fb0a 440c 	mla	r4, sl, ip, r4
 80092b0:	445c      	add	r4, fp
 80092b2:	46c4      	mov	ip, r8
 80092b4:	b29b      	uxth	r3, r3
 80092b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80092ba:	f84c 3b04 	str.w	r3, [ip], #4
 80092be:	f859 3b04 	ldr.w	r3, [r9], #4
 80092c2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80092c6:	0c1b      	lsrs	r3, r3, #16
 80092c8:	fb0a b303 	mla	r3, sl, r3, fp
 80092cc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80092d0:	454f      	cmp	r7, r9
 80092d2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80092d6:	d805      	bhi.n	80092e4 <__multiply+0x124>
 80092d8:	f8c8 3004 	str.w	r3, [r8, #4]
 80092dc:	3504      	adds	r5, #4
 80092de:	e79b      	b.n	8009218 <__multiply+0x58>
 80092e0:	46d4      	mov	ip, sl
 80092e2:	e7b3      	b.n	800924c <__multiply+0x8c>
 80092e4:	46e0      	mov	r8, ip
 80092e6:	e7dd      	b.n	80092a4 <__multiply+0xe4>
 80092e8:	3e01      	subs	r6, #1
 80092ea:	e799      	b.n	8009220 <__multiply+0x60>

080092ec <__pow5mult>:
 80092ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092f0:	4615      	mov	r5, r2
 80092f2:	f012 0203 	ands.w	r2, r2, #3
 80092f6:	4606      	mov	r6, r0
 80092f8:	460f      	mov	r7, r1
 80092fa:	d007      	beq.n	800930c <__pow5mult+0x20>
 80092fc:	3a01      	subs	r2, #1
 80092fe:	4c21      	ldr	r4, [pc, #132]	; (8009384 <__pow5mult+0x98>)
 8009300:	2300      	movs	r3, #0
 8009302:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009306:	f7ff fe8b 	bl	8009020 <__multadd>
 800930a:	4607      	mov	r7, r0
 800930c:	10ad      	asrs	r5, r5, #2
 800930e:	d035      	beq.n	800937c <__pow5mult+0x90>
 8009310:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009312:	b93c      	cbnz	r4, 8009324 <__pow5mult+0x38>
 8009314:	2010      	movs	r0, #16
 8009316:	f7ff fe13 	bl	8008f40 <malloc>
 800931a:	6270      	str	r0, [r6, #36]	; 0x24
 800931c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009320:	6004      	str	r4, [r0, #0]
 8009322:	60c4      	str	r4, [r0, #12]
 8009324:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009328:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800932c:	b94c      	cbnz	r4, 8009342 <__pow5mult+0x56>
 800932e:	f240 2171 	movw	r1, #625	; 0x271
 8009332:	4630      	mov	r0, r6
 8009334:	f7ff ff3b 	bl	80091ae <__i2b>
 8009338:	2300      	movs	r3, #0
 800933a:	f8c8 0008 	str.w	r0, [r8, #8]
 800933e:	4604      	mov	r4, r0
 8009340:	6003      	str	r3, [r0, #0]
 8009342:	f04f 0800 	mov.w	r8, #0
 8009346:	07eb      	lsls	r3, r5, #31
 8009348:	d50a      	bpl.n	8009360 <__pow5mult+0x74>
 800934a:	4639      	mov	r1, r7
 800934c:	4622      	mov	r2, r4
 800934e:	4630      	mov	r0, r6
 8009350:	f7ff ff36 	bl	80091c0 <__multiply>
 8009354:	4639      	mov	r1, r7
 8009356:	4681      	mov	r9, r0
 8009358:	4630      	mov	r0, r6
 800935a:	f7ff fe4a 	bl	8008ff2 <_Bfree>
 800935e:	464f      	mov	r7, r9
 8009360:	106d      	asrs	r5, r5, #1
 8009362:	d00b      	beq.n	800937c <__pow5mult+0x90>
 8009364:	6820      	ldr	r0, [r4, #0]
 8009366:	b938      	cbnz	r0, 8009378 <__pow5mult+0x8c>
 8009368:	4622      	mov	r2, r4
 800936a:	4621      	mov	r1, r4
 800936c:	4630      	mov	r0, r6
 800936e:	f7ff ff27 	bl	80091c0 <__multiply>
 8009372:	6020      	str	r0, [r4, #0]
 8009374:	f8c0 8000 	str.w	r8, [r0]
 8009378:	4604      	mov	r4, r0
 800937a:	e7e4      	b.n	8009346 <__pow5mult+0x5a>
 800937c:	4638      	mov	r0, r7
 800937e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009382:	bf00      	nop
 8009384:	0800a6b8 	.word	0x0800a6b8

08009388 <__lshift>:
 8009388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800938c:	460c      	mov	r4, r1
 800938e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009392:	6923      	ldr	r3, [r4, #16]
 8009394:	6849      	ldr	r1, [r1, #4]
 8009396:	eb0a 0903 	add.w	r9, sl, r3
 800939a:	68a3      	ldr	r3, [r4, #8]
 800939c:	4607      	mov	r7, r0
 800939e:	4616      	mov	r6, r2
 80093a0:	f109 0501 	add.w	r5, r9, #1
 80093a4:	42ab      	cmp	r3, r5
 80093a6:	db32      	blt.n	800940e <__lshift+0x86>
 80093a8:	4638      	mov	r0, r7
 80093aa:	f7ff fdee 	bl	8008f8a <_Balloc>
 80093ae:	2300      	movs	r3, #0
 80093b0:	4680      	mov	r8, r0
 80093b2:	f100 0114 	add.w	r1, r0, #20
 80093b6:	461a      	mov	r2, r3
 80093b8:	4553      	cmp	r3, sl
 80093ba:	db2b      	blt.n	8009414 <__lshift+0x8c>
 80093bc:	6920      	ldr	r0, [r4, #16]
 80093be:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093c2:	f104 0314 	add.w	r3, r4, #20
 80093c6:	f016 021f 	ands.w	r2, r6, #31
 80093ca:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093ce:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80093d2:	d025      	beq.n	8009420 <__lshift+0x98>
 80093d4:	f1c2 0e20 	rsb	lr, r2, #32
 80093d8:	2000      	movs	r0, #0
 80093da:	681e      	ldr	r6, [r3, #0]
 80093dc:	468a      	mov	sl, r1
 80093de:	4096      	lsls	r6, r2
 80093e0:	4330      	orrs	r0, r6
 80093e2:	f84a 0b04 	str.w	r0, [sl], #4
 80093e6:	f853 0b04 	ldr.w	r0, [r3], #4
 80093ea:	459c      	cmp	ip, r3
 80093ec:	fa20 f00e 	lsr.w	r0, r0, lr
 80093f0:	d814      	bhi.n	800941c <__lshift+0x94>
 80093f2:	6048      	str	r0, [r1, #4]
 80093f4:	b108      	cbz	r0, 80093fa <__lshift+0x72>
 80093f6:	f109 0502 	add.w	r5, r9, #2
 80093fa:	3d01      	subs	r5, #1
 80093fc:	4638      	mov	r0, r7
 80093fe:	f8c8 5010 	str.w	r5, [r8, #16]
 8009402:	4621      	mov	r1, r4
 8009404:	f7ff fdf5 	bl	8008ff2 <_Bfree>
 8009408:	4640      	mov	r0, r8
 800940a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800940e:	3101      	adds	r1, #1
 8009410:	005b      	lsls	r3, r3, #1
 8009412:	e7c7      	b.n	80093a4 <__lshift+0x1c>
 8009414:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009418:	3301      	adds	r3, #1
 800941a:	e7cd      	b.n	80093b8 <__lshift+0x30>
 800941c:	4651      	mov	r1, sl
 800941e:	e7dc      	b.n	80093da <__lshift+0x52>
 8009420:	3904      	subs	r1, #4
 8009422:	f853 2b04 	ldr.w	r2, [r3], #4
 8009426:	f841 2f04 	str.w	r2, [r1, #4]!
 800942a:	459c      	cmp	ip, r3
 800942c:	d8f9      	bhi.n	8009422 <__lshift+0x9a>
 800942e:	e7e4      	b.n	80093fa <__lshift+0x72>

08009430 <__mcmp>:
 8009430:	6903      	ldr	r3, [r0, #16]
 8009432:	690a      	ldr	r2, [r1, #16]
 8009434:	1a9b      	subs	r3, r3, r2
 8009436:	b530      	push	{r4, r5, lr}
 8009438:	d10c      	bne.n	8009454 <__mcmp+0x24>
 800943a:	0092      	lsls	r2, r2, #2
 800943c:	3014      	adds	r0, #20
 800943e:	3114      	adds	r1, #20
 8009440:	1884      	adds	r4, r0, r2
 8009442:	4411      	add	r1, r2
 8009444:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009448:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800944c:	4295      	cmp	r5, r2
 800944e:	d003      	beq.n	8009458 <__mcmp+0x28>
 8009450:	d305      	bcc.n	800945e <__mcmp+0x2e>
 8009452:	2301      	movs	r3, #1
 8009454:	4618      	mov	r0, r3
 8009456:	bd30      	pop	{r4, r5, pc}
 8009458:	42a0      	cmp	r0, r4
 800945a:	d3f3      	bcc.n	8009444 <__mcmp+0x14>
 800945c:	e7fa      	b.n	8009454 <__mcmp+0x24>
 800945e:	f04f 33ff 	mov.w	r3, #4294967295
 8009462:	e7f7      	b.n	8009454 <__mcmp+0x24>

08009464 <__mdiff>:
 8009464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009468:	460d      	mov	r5, r1
 800946a:	4607      	mov	r7, r0
 800946c:	4611      	mov	r1, r2
 800946e:	4628      	mov	r0, r5
 8009470:	4614      	mov	r4, r2
 8009472:	f7ff ffdd 	bl	8009430 <__mcmp>
 8009476:	1e06      	subs	r6, r0, #0
 8009478:	d108      	bne.n	800948c <__mdiff+0x28>
 800947a:	4631      	mov	r1, r6
 800947c:	4638      	mov	r0, r7
 800947e:	f7ff fd84 	bl	8008f8a <_Balloc>
 8009482:	2301      	movs	r3, #1
 8009484:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009488:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800948c:	bfa4      	itt	ge
 800948e:	4623      	movge	r3, r4
 8009490:	462c      	movge	r4, r5
 8009492:	4638      	mov	r0, r7
 8009494:	6861      	ldr	r1, [r4, #4]
 8009496:	bfa6      	itte	ge
 8009498:	461d      	movge	r5, r3
 800949a:	2600      	movge	r6, #0
 800949c:	2601      	movlt	r6, #1
 800949e:	f7ff fd74 	bl	8008f8a <_Balloc>
 80094a2:	692b      	ldr	r3, [r5, #16]
 80094a4:	60c6      	str	r6, [r0, #12]
 80094a6:	6926      	ldr	r6, [r4, #16]
 80094a8:	f105 0914 	add.w	r9, r5, #20
 80094ac:	f104 0214 	add.w	r2, r4, #20
 80094b0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80094b4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80094b8:	f100 0514 	add.w	r5, r0, #20
 80094bc:	f04f 0e00 	mov.w	lr, #0
 80094c0:	f852 ab04 	ldr.w	sl, [r2], #4
 80094c4:	f859 4b04 	ldr.w	r4, [r9], #4
 80094c8:	fa1e f18a 	uxtah	r1, lr, sl
 80094cc:	b2a3      	uxth	r3, r4
 80094ce:	1ac9      	subs	r1, r1, r3
 80094d0:	0c23      	lsrs	r3, r4, #16
 80094d2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80094d6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80094da:	b289      	uxth	r1, r1
 80094dc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80094e0:	45c8      	cmp	r8, r9
 80094e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80094e6:	4694      	mov	ip, r2
 80094e8:	f845 3b04 	str.w	r3, [r5], #4
 80094ec:	d8e8      	bhi.n	80094c0 <__mdiff+0x5c>
 80094ee:	45bc      	cmp	ip, r7
 80094f0:	d304      	bcc.n	80094fc <__mdiff+0x98>
 80094f2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80094f6:	b183      	cbz	r3, 800951a <__mdiff+0xb6>
 80094f8:	6106      	str	r6, [r0, #16]
 80094fa:	e7c5      	b.n	8009488 <__mdiff+0x24>
 80094fc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009500:	fa1e f381 	uxtah	r3, lr, r1
 8009504:	141a      	asrs	r2, r3, #16
 8009506:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800950a:	b29b      	uxth	r3, r3
 800950c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009510:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009514:	f845 3b04 	str.w	r3, [r5], #4
 8009518:	e7e9      	b.n	80094ee <__mdiff+0x8a>
 800951a:	3e01      	subs	r6, #1
 800951c:	e7e9      	b.n	80094f2 <__mdiff+0x8e>
	...

08009520 <__ulp>:
 8009520:	4b12      	ldr	r3, [pc, #72]	; (800956c <__ulp+0x4c>)
 8009522:	ee10 2a90 	vmov	r2, s1
 8009526:	401a      	ands	r2, r3
 8009528:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800952c:	2b00      	cmp	r3, #0
 800952e:	dd04      	ble.n	800953a <__ulp+0x1a>
 8009530:	2000      	movs	r0, #0
 8009532:	4619      	mov	r1, r3
 8009534:	ec41 0b10 	vmov	d0, r0, r1
 8009538:	4770      	bx	lr
 800953a:	425b      	negs	r3, r3
 800953c:	151b      	asrs	r3, r3, #20
 800953e:	2b13      	cmp	r3, #19
 8009540:	f04f 0000 	mov.w	r0, #0
 8009544:	f04f 0100 	mov.w	r1, #0
 8009548:	dc04      	bgt.n	8009554 <__ulp+0x34>
 800954a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800954e:	fa42 f103 	asr.w	r1, r2, r3
 8009552:	e7ef      	b.n	8009534 <__ulp+0x14>
 8009554:	3b14      	subs	r3, #20
 8009556:	2b1e      	cmp	r3, #30
 8009558:	f04f 0201 	mov.w	r2, #1
 800955c:	bfda      	itte	le
 800955e:	f1c3 031f 	rsble	r3, r3, #31
 8009562:	fa02 f303 	lslle.w	r3, r2, r3
 8009566:	4613      	movgt	r3, r2
 8009568:	4618      	mov	r0, r3
 800956a:	e7e3      	b.n	8009534 <__ulp+0x14>
 800956c:	7ff00000 	.word	0x7ff00000

08009570 <__b2d>:
 8009570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009572:	6905      	ldr	r5, [r0, #16]
 8009574:	f100 0714 	add.w	r7, r0, #20
 8009578:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800957c:	1f2e      	subs	r6, r5, #4
 800957e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009582:	4620      	mov	r0, r4
 8009584:	f7ff fdc5 	bl	8009112 <__hi0bits>
 8009588:	f1c0 0320 	rsb	r3, r0, #32
 800958c:	280a      	cmp	r0, #10
 800958e:	600b      	str	r3, [r1, #0]
 8009590:	f8df c074 	ldr.w	ip, [pc, #116]	; 8009608 <__b2d+0x98>
 8009594:	dc14      	bgt.n	80095c0 <__b2d+0x50>
 8009596:	f1c0 0e0b 	rsb	lr, r0, #11
 800959a:	fa24 f10e 	lsr.w	r1, r4, lr
 800959e:	42b7      	cmp	r7, r6
 80095a0:	ea41 030c 	orr.w	r3, r1, ip
 80095a4:	bf34      	ite	cc
 80095a6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80095aa:	2100      	movcs	r1, #0
 80095ac:	3015      	adds	r0, #21
 80095ae:	fa04 f000 	lsl.w	r0, r4, r0
 80095b2:	fa21 f10e 	lsr.w	r1, r1, lr
 80095b6:	ea40 0201 	orr.w	r2, r0, r1
 80095ba:	ec43 2b10 	vmov	d0, r2, r3
 80095be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095c0:	42b7      	cmp	r7, r6
 80095c2:	bf3a      	itte	cc
 80095c4:	f1a5 0608 	subcc.w	r6, r5, #8
 80095c8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80095cc:	2100      	movcs	r1, #0
 80095ce:	380b      	subs	r0, #11
 80095d0:	d015      	beq.n	80095fe <__b2d+0x8e>
 80095d2:	4084      	lsls	r4, r0
 80095d4:	f1c0 0520 	rsb	r5, r0, #32
 80095d8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80095dc:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80095e0:	42be      	cmp	r6, r7
 80095e2:	fa21 fc05 	lsr.w	ip, r1, r5
 80095e6:	ea44 030c 	orr.w	r3, r4, ip
 80095ea:	bf8c      	ite	hi
 80095ec:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80095f0:	2400      	movls	r4, #0
 80095f2:	fa01 f000 	lsl.w	r0, r1, r0
 80095f6:	40ec      	lsrs	r4, r5
 80095f8:	ea40 0204 	orr.w	r2, r0, r4
 80095fc:	e7dd      	b.n	80095ba <__b2d+0x4a>
 80095fe:	ea44 030c 	orr.w	r3, r4, ip
 8009602:	460a      	mov	r2, r1
 8009604:	e7d9      	b.n	80095ba <__b2d+0x4a>
 8009606:	bf00      	nop
 8009608:	3ff00000 	.word	0x3ff00000

0800960c <__d2b>:
 800960c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009610:	460e      	mov	r6, r1
 8009612:	2101      	movs	r1, #1
 8009614:	ec59 8b10 	vmov	r8, r9, d0
 8009618:	4615      	mov	r5, r2
 800961a:	f7ff fcb6 	bl	8008f8a <_Balloc>
 800961e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009622:	4607      	mov	r7, r0
 8009624:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009628:	bb34      	cbnz	r4, 8009678 <__d2b+0x6c>
 800962a:	9301      	str	r3, [sp, #4]
 800962c:	f1b8 0300 	subs.w	r3, r8, #0
 8009630:	d027      	beq.n	8009682 <__d2b+0x76>
 8009632:	a802      	add	r0, sp, #8
 8009634:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009638:	f7ff fd8a 	bl	8009150 <__lo0bits>
 800963c:	9900      	ldr	r1, [sp, #0]
 800963e:	b1f0      	cbz	r0, 800967e <__d2b+0x72>
 8009640:	9a01      	ldr	r2, [sp, #4]
 8009642:	f1c0 0320 	rsb	r3, r0, #32
 8009646:	fa02 f303 	lsl.w	r3, r2, r3
 800964a:	430b      	orrs	r3, r1
 800964c:	40c2      	lsrs	r2, r0
 800964e:	617b      	str	r3, [r7, #20]
 8009650:	9201      	str	r2, [sp, #4]
 8009652:	9b01      	ldr	r3, [sp, #4]
 8009654:	61bb      	str	r3, [r7, #24]
 8009656:	2b00      	cmp	r3, #0
 8009658:	bf14      	ite	ne
 800965a:	2102      	movne	r1, #2
 800965c:	2101      	moveq	r1, #1
 800965e:	6139      	str	r1, [r7, #16]
 8009660:	b1c4      	cbz	r4, 8009694 <__d2b+0x88>
 8009662:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009666:	4404      	add	r4, r0
 8009668:	6034      	str	r4, [r6, #0]
 800966a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800966e:	6028      	str	r0, [r5, #0]
 8009670:	4638      	mov	r0, r7
 8009672:	b003      	add	sp, #12
 8009674:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009678:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800967c:	e7d5      	b.n	800962a <__d2b+0x1e>
 800967e:	6179      	str	r1, [r7, #20]
 8009680:	e7e7      	b.n	8009652 <__d2b+0x46>
 8009682:	a801      	add	r0, sp, #4
 8009684:	f7ff fd64 	bl	8009150 <__lo0bits>
 8009688:	9b01      	ldr	r3, [sp, #4]
 800968a:	617b      	str	r3, [r7, #20]
 800968c:	2101      	movs	r1, #1
 800968e:	6139      	str	r1, [r7, #16]
 8009690:	3020      	adds	r0, #32
 8009692:	e7e5      	b.n	8009660 <__d2b+0x54>
 8009694:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009698:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800969c:	6030      	str	r0, [r6, #0]
 800969e:	6918      	ldr	r0, [r3, #16]
 80096a0:	f7ff fd37 	bl	8009112 <__hi0bits>
 80096a4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80096a8:	e7e1      	b.n	800966e <__d2b+0x62>

080096aa <__ratio>:
 80096aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096ae:	4688      	mov	r8, r1
 80096b0:	4669      	mov	r1, sp
 80096b2:	4681      	mov	r9, r0
 80096b4:	f7ff ff5c 	bl	8009570 <__b2d>
 80096b8:	a901      	add	r1, sp, #4
 80096ba:	4640      	mov	r0, r8
 80096bc:	ec57 6b10 	vmov	r6, r7, d0
 80096c0:	f7ff ff56 	bl	8009570 <__b2d>
 80096c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80096c8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80096cc:	eba3 0c02 	sub.w	ip, r3, r2
 80096d0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80096d4:	1a9b      	subs	r3, r3, r2
 80096d6:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80096da:	ec5b ab10 	vmov	sl, fp, d0
 80096de:	2b00      	cmp	r3, #0
 80096e0:	bfce      	itee	gt
 80096e2:	463a      	movgt	r2, r7
 80096e4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80096e8:	465a      	movle	r2, fp
 80096ea:	4659      	mov	r1, fp
 80096ec:	463d      	mov	r5, r7
 80096ee:	bfd4      	ite	le
 80096f0:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80096f4:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80096f8:	4630      	mov	r0, r6
 80096fa:	ee10 2a10 	vmov	r2, s0
 80096fe:	460b      	mov	r3, r1
 8009700:	4629      	mov	r1, r5
 8009702:	f7f7 f8b3 	bl	800086c <__aeabi_ddiv>
 8009706:	ec41 0b10 	vmov	d0, r0, r1
 800970a:	b003      	add	sp, #12
 800970c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009710 <__copybits>:
 8009710:	3901      	subs	r1, #1
 8009712:	b510      	push	{r4, lr}
 8009714:	1149      	asrs	r1, r1, #5
 8009716:	6914      	ldr	r4, [r2, #16]
 8009718:	3101      	adds	r1, #1
 800971a:	f102 0314 	add.w	r3, r2, #20
 800971e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009722:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009726:	42a3      	cmp	r3, r4
 8009728:	4602      	mov	r2, r0
 800972a:	d303      	bcc.n	8009734 <__copybits+0x24>
 800972c:	2300      	movs	r3, #0
 800972e:	428a      	cmp	r2, r1
 8009730:	d305      	bcc.n	800973e <__copybits+0x2e>
 8009732:	bd10      	pop	{r4, pc}
 8009734:	f853 2b04 	ldr.w	r2, [r3], #4
 8009738:	f840 2b04 	str.w	r2, [r0], #4
 800973c:	e7f3      	b.n	8009726 <__copybits+0x16>
 800973e:	f842 3b04 	str.w	r3, [r2], #4
 8009742:	e7f4      	b.n	800972e <__copybits+0x1e>

08009744 <__any_on>:
 8009744:	f100 0214 	add.w	r2, r0, #20
 8009748:	6900      	ldr	r0, [r0, #16]
 800974a:	114b      	asrs	r3, r1, #5
 800974c:	4298      	cmp	r0, r3
 800974e:	b510      	push	{r4, lr}
 8009750:	db11      	blt.n	8009776 <__any_on+0x32>
 8009752:	dd0a      	ble.n	800976a <__any_on+0x26>
 8009754:	f011 011f 	ands.w	r1, r1, #31
 8009758:	d007      	beq.n	800976a <__any_on+0x26>
 800975a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800975e:	fa24 f001 	lsr.w	r0, r4, r1
 8009762:	fa00 f101 	lsl.w	r1, r0, r1
 8009766:	428c      	cmp	r4, r1
 8009768:	d10b      	bne.n	8009782 <__any_on+0x3e>
 800976a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800976e:	4293      	cmp	r3, r2
 8009770:	d803      	bhi.n	800977a <__any_on+0x36>
 8009772:	2000      	movs	r0, #0
 8009774:	bd10      	pop	{r4, pc}
 8009776:	4603      	mov	r3, r0
 8009778:	e7f7      	b.n	800976a <__any_on+0x26>
 800977a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800977e:	2900      	cmp	r1, #0
 8009780:	d0f5      	beq.n	800976e <__any_on+0x2a>
 8009782:	2001      	movs	r0, #1
 8009784:	e7f6      	b.n	8009774 <__any_on+0x30>

08009786 <_calloc_r>:
 8009786:	b538      	push	{r3, r4, r5, lr}
 8009788:	fb02 f401 	mul.w	r4, r2, r1
 800978c:	4621      	mov	r1, r4
 800978e:	f000 f857 	bl	8009840 <_malloc_r>
 8009792:	4605      	mov	r5, r0
 8009794:	b118      	cbz	r0, 800979e <_calloc_r+0x18>
 8009796:	4622      	mov	r2, r4
 8009798:	2100      	movs	r1, #0
 800979a:	f7fc fcfd 	bl	8006198 <memset>
 800979e:	4628      	mov	r0, r5
 80097a0:	bd38      	pop	{r3, r4, r5, pc}
	...

080097a4 <_free_r>:
 80097a4:	b538      	push	{r3, r4, r5, lr}
 80097a6:	4605      	mov	r5, r0
 80097a8:	2900      	cmp	r1, #0
 80097aa:	d045      	beq.n	8009838 <_free_r+0x94>
 80097ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097b0:	1f0c      	subs	r4, r1, #4
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	bfb8      	it	lt
 80097b6:	18e4      	addlt	r4, r4, r3
 80097b8:	f000 fe30 	bl	800a41c <__malloc_lock>
 80097bc:	4a1f      	ldr	r2, [pc, #124]	; (800983c <_free_r+0x98>)
 80097be:	6813      	ldr	r3, [r2, #0]
 80097c0:	4610      	mov	r0, r2
 80097c2:	b933      	cbnz	r3, 80097d2 <_free_r+0x2e>
 80097c4:	6063      	str	r3, [r4, #4]
 80097c6:	6014      	str	r4, [r2, #0]
 80097c8:	4628      	mov	r0, r5
 80097ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097ce:	f000 be26 	b.w	800a41e <__malloc_unlock>
 80097d2:	42a3      	cmp	r3, r4
 80097d4:	d90c      	bls.n	80097f0 <_free_r+0x4c>
 80097d6:	6821      	ldr	r1, [r4, #0]
 80097d8:	1862      	adds	r2, r4, r1
 80097da:	4293      	cmp	r3, r2
 80097dc:	bf04      	itt	eq
 80097de:	681a      	ldreq	r2, [r3, #0]
 80097e0:	685b      	ldreq	r3, [r3, #4]
 80097e2:	6063      	str	r3, [r4, #4]
 80097e4:	bf04      	itt	eq
 80097e6:	1852      	addeq	r2, r2, r1
 80097e8:	6022      	streq	r2, [r4, #0]
 80097ea:	6004      	str	r4, [r0, #0]
 80097ec:	e7ec      	b.n	80097c8 <_free_r+0x24>
 80097ee:	4613      	mov	r3, r2
 80097f0:	685a      	ldr	r2, [r3, #4]
 80097f2:	b10a      	cbz	r2, 80097f8 <_free_r+0x54>
 80097f4:	42a2      	cmp	r2, r4
 80097f6:	d9fa      	bls.n	80097ee <_free_r+0x4a>
 80097f8:	6819      	ldr	r1, [r3, #0]
 80097fa:	1858      	adds	r0, r3, r1
 80097fc:	42a0      	cmp	r0, r4
 80097fe:	d10b      	bne.n	8009818 <_free_r+0x74>
 8009800:	6820      	ldr	r0, [r4, #0]
 8009802:	4401      	add	r1, r0
 8009804:	1858      	adds	r0, r3, r1
 8009806:	4282      	cmp	r2, r0
 8009808:	6019      	str	r1, [r3, #0]
 800980a:	d1dd      	bne.n	80097c8 <_free_r+0x24>
 800980c:	6810      	ldr	r0, [r2, #0]
 800980e:	6852      	ldr	r2, [r2, #4]
 8009810:	605a      	str	r2, [r3, #4]
 8009812:	4401      	add	r1, r0
 8009814:	6019      	str	r1, [r3, #0]
 8009816:	e7d7      	b.n	80097c8 <_free_r+0x24>
 8009818:	d902      	bls.n	8009820 <_free_r+0x7c>
 800981a:	230c      	movs	r3, #12
 800981c:	602b      	str	r3, [r5, #0]
 800981e:	e7d3      	b.n	80097c8 <_free_r+0x24>
 8009820:	6820      	ldr	r0, [r4, #0]
 8009822:	1821      	adds	r1, r4, r0
 8009824:	428a      	cmp	r2, r1
 8009826:	bf04      	itt	eq
 8009828:	6811      	ldreq	r1, [r2, #0]
 800982a:	6852      	ldreq	r2, [r2, #4]
 800982c:	6062      	str	r2, [r4, #4]
 800982e:	bf04      	itt	eq
 8009830:	1809      	addeq	r1, r1, r0
 8009832:	6021      	streq	r1, [r4, #0]
 8009834:	605c      	str	r4, [r3, #4]
 8009836:	e7c7      	b.n	80097c8 <_free_r+0x24>
 8009838:	bd38      	pop	{r3, r4, r5, pc}
 800983a:	bf00      	nop
 800983c:	20000274 	.word	0x20000274

08009840 <_malloc_r>:
 8009840:	b570      	push	{r4, r5, r6, lr}
 8009842:	1ccd      	adds	r5, r1, #3
 8009844:	f025 0503 	bic.w	r5, r5, #3
 8009848:	3508      	adds	r5, #8
 800984a:	2d0c      	cmp	r5, #12
 800984c:	bf38      	it	cc
 800984e:	250c      	movcc	r5, #12
 8009850:	2d00      	cmp	r5, #0
 8009852:	4606      	mov	r6, r0
 8009854:	db01      	blt.n	800985a <_malloc_r+0x1a>
 8009856:	42a9      	cmp	r1, r5
 8009858:	d903      	bls.n	8009862 <_malloc_r+0x22>
 800985a:	230c      	movs	r3, #12
 800985c:	6033      	str	r3, [r6, #0]
 800985e:	2000      	movs	r0, #0
 8009860:	bd70      	pop	{r4, r5, r6, pc}
 8009862:	f000 fddb 	bl	800a41c <__malloc_lock>
 8009866:	4a21      	ldr	r2, [pc, #132]	; (80098ec <_malloc_r+0xac>)
 8009868:	6814      	ldr	r4, [r2, #0]
 800986a:	4621      	mov	r1, r4
 800986c:	b991      	cbnz	r1, 8009894 <_malloc_r+0x54>
 800986e:	4c20      	ldr	r4, [pc, #128]	; (80098f0 <_malloc_r+0xb0>)
 8009870:	6823      	ldr	r3, [r4, #0]
 8009872:	b91b      	cbnz	r3, 800987c <_malloc_r+0x3c>
 8009874:	4630      	mov	r0, r6
 8009876:	f000 fc91 	bl	800a19c <_sbrk_r>
 800987a:	6020      	str	r0, [r4, #0]
 800987c:	4629      	mov	r1, r5
 800987e:	4630      	mov	r0, r6
 8009880:	f000 fc8c 	bl	800a19c <_sbrk_r>
 8009884:	1c43      	adds	r3, r0, #1
 8009886:	d124      	bne.n	80098d2 <_malloc_r+0x92>
 8009888:	230c      	movs	r3, #12
 800988a:	6033      	str	r3, [r6, #0]
 800988c:	4630      	mov	r0, r6
 800988e:	f000 fdc6 	bl	800a41e <__malloc_unlock>
 8009892:	e7e4      	b.n	800985e <_malloc_r+0x1e>
 8009894:	680b      	ldr	r3, [r1, #0]
 8009896:	1b5b      	subs	r3, r3, r5
 8009898:	d418      	bmi.n	80098cc <_malloc_r+0x8c>
 800989a:	2b0b      	cmp	r3, #11
 800989c:	d90f      	bls.n	80098be <_malloc_r+0x7e>
 800989e:	600b      	str	r3, [r1, #0]
 80098a0:	50cd      	str	r5, [r1, r3]
 80098a2:	18cc      	adds	r4, r1, r3
 80098a4:	4630      	mov	r0, r6
 80098a6:	f000 fdba 	bl	800a41e <__malloc_unlock>
 80098aa:	f104 000b 	add.w	r0, r4, #11
 80098ae:	1d23      	adds	r3, r4, #4
 80098b0:	f020 0007 	bic.w	r0, r0, #7
 80098b4:	1ac3      	subs	r3, r0, r3
 80098b6:	d0d3      	beq.n	8009860 <_malloc_r+0x20>
 80098b8:	425a      	negs	r2, r3
 80098ba:	50e2      	str	r2, [r4, r3]
 80098bc:	e7d0      	b.n	8009860 <_malloc_r+0x20>
 80098be:	428c      	cmp	r4, r1
 80098c0:	684b      	ldr	r3, [r1, #4]
 80098c2:	bf16      	itet	ne
 80098c4:	6063      	strne	r3, [r4, #4]
 80098c6:	6013      	streq	r3, [r2, #0]
 80098c8:	460c      	movne	r4, r1
 80098ca:	e7eb      	b.n	80098a4 <_malloc_r+0x64>
 80098cc:	460c      	mov	r4, r1
 80098ce:	6849      	ldr	r1, [r1, #4]
 80098d0:	e7cc      	b.n	800986c <_malloc_r+0x2c>
 80098d2:	1cc4      	adds	r4, r0, #3
 80098d4:	f024 0403 	bic.w	r4, r4, #3
 80098d8:	42a0      	cmp	r0, r4
 80098da:	d005      	beq.n	80098e8 <_malloc_r+0xa8>
 80098dc:	1a21      	subs	r1, r4, r0
 80098de:	4630      	mov	r0, r6
 80098e0:	f000 fc5c 	bl	800a19c <_sbrk_r>
 80098e4:	3001      	adds	r0, #1
 80098e6:	d0cf      	beq.n	8009888 <_malloc_r+0x48>
 80098e8:	6025      	str	r5, [r4, #0]
 80098ea:	e7db      	b.n	80098a4 <_malloc_r+0x64>
 80098ec:	20000274 	.word	0x20000274
 80098f0:	20000278 	.word	0x20000278

080098f4 <__ssputs_r>:
 80098f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098f8:	688e      	ldr	r6, [r1, #8]
 80098fa:	429e      	cmp	r6, r3
 80098fc:	4682      	mov	sl, r0
 80098fe:	460c      	mov	r4, r1
 8009900:	4690      	mov	r8, r2
 8009902:	4699      	mov	r9, r3
 8009904:	d837      	bhi.n	8009976 <__ssputs_r+0x82>
 8009906:	898a      	ldrh	r2, [r1, #12]
 8009908:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800990c:	d031      	beq.n	8009972 <__ssputs_r+0x7e>
 800990e:	6825      	ldr	r5, [r4, #0]
 8009910:	6909      	ldr	r1, [r1, #16]
 8009912:	1a6f      	subs	r7, r5, r1
 8009914:	6965      	ldr	r5, [r4, #20]
 8009916:	2302      	movs	r3, #2
 8009918:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800991c:	fb95 f5f3 	sdiv	r5, r5, r3
 8009920:	f109 0301 	add.w	r3, r9, #1
 8009924:	443b      	add	r3, r7
 8009926:	429d      	cmp	r5, r3
 8009928:	bf38      	it	cc
 800992a:	461d      	movcc	r5, r3
 800992c:	0553      	lsls	r3, r2, #21
 800992e:	d530      	bpl.n	8009992 <__ssputs_r+0x9e>
 8009930:	4629      	mov	r1, r5
 8009932:	f7ff ff85 	bl	8009840 <_malloc_r>
 8009936:	4606      	mov	r6, r0
 8009938:	b950      	cbnz	r0, 8009950 <__ssputs_r+0x5c>
 800993a:	230c      	movs	r3, #12
 800993c:	f8ca 3000 	str.w	r3, [sl]
 8009940:	89a3      	ldrh	r3, [r4, #12]
 8009942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009946:	81a3      	strh	r3, [r4, #12]
 8009948:	f04f 30ff 	mov.w	r0, #4294967295
 800994c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009950:	463a      	mov	r2, r7
 8009952:	6921      	ldr	r1, [r4, #16]
 8009954:	f7ff fb0e 	bl	8008f74 <memcpy>
 8009958:	89a3      	ldrh	r3, [r4, #12]
 800995a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800995e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009962:	81a3      	strh	r3, [r4, #12]
 8009964:	6126      	str	r6, [r4, #16]
 8009966:	6165      	str	r5, [r4, #20]
 8009968:	443e      	add	r6, r7
 800996a:	1bed      	subs	r5, r5, r7
 800996c:	6026      	str	r6, [r4, #0]
 800996e:	60a5      	str	r5, [r4, #8]
 8009970:	464e      	mov	r6, r9
 8009972:	454e      	cmp	r6, r9
 8009974:	d900      	bls.n	8009978 <__ssputs_r+0x84>
 8009976:	464e      	mov	r6, r9
 8009978:	4632      	mov	r2, r6
 800997a:	4641      	mov	r1, r8
 800997c:	6820      	ldr	r0, [r4, #0]
 800997e:	f000 fd34 	bl	800a3ea <memmove>
 8009982:	68a3      	ldr	r3, [r4, #8]
 8009984:	1b9b      	subs	r3, r3, r6
 8009986:	60a3      	str	r3, [r4, #8]
 8009988:	6823      	ldr	r3, [r4, #0]
 800998a:	441e      	add	r6, r3
 800998c:	6026      	str	r6, [r4, #0]
 800998e:	2000      	movs	r0, #0
 8009990:	e7dc      	b.n	800994c <__ssputs_r+0x58>
 8009992:	462a      	mov	r2, r5
 8009994:	f000 fd44 	bl	800a420 <_realloc_r>
 8009998:	4606      	mov	r6, r0
 800999a:	2800      	cmp	r0, #0
 800999c:	d1e2      	bne.n	8009964 <__ssputs_r+0x70>
 800999e:	6921      	ldr	r1, [r4, #16]
 80099a0:	4650      	mov	r0, sl
 80099a2:	f7ff feff 	bl	80097a4 <_free_r>
 80099a6:	e7c8      	b.n	800993a <__ssputs_r+0x46>

080099a8 <_svfiprintf_r>:
 80099a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ac:	461d      	mov	r5, r3
 80099ae:	898b      	ldrh	r3, [r1, #12]
 80099b0:	061f      	lsls	r7, r3, #24
 80099b2:	b09d      	sub	sp, #116	; 0x74
 80099b4:	4680      	mov	r8, r0
 80099b6:	460c      	mov	r4, r1
 80099b8:	4616      	mov	r6, r2
 80099ba:	d50f      	bpl.n	80099dc <_svfiprintf_r+0x34>
 80099bc:	690b      	ldr	r3, [r1, #16]
 80099be:	b96b      	cbnz	r3, 80099dc <_svfiprintf_r+0x34>
 80099c0:	2140      	movs	r1, #64	; 0x40
 80099c2:	f7ff ff3d 	bl	8009840 <_malloc_r>
 80099c6:	6020      	str	r0, [r4, #0]
 80099c8:	6120      	str	r0, [r4, #16]
 80099ca:	b928      	cbnz	r0, 80099d8 <_svfiprintf_r+0x30>
 80099cc:	230c      	movs	r3, #12
 80099ce:	f8c8 3000 	str.w	r3, [r8]
 80099d2:	f04f 30ff 	mov.w	r0, #4294967295
 80099d6:	e0c8      	b.n	8009b6a <_svfiprintf_r+0x1c2>
 80099d8:	2340      	movs	r3, #64	; 0x40
 80099da:	6163      	str	r3, [r4, #20]
 80099dc:	2300      	movs	r3, #0
 80099de:	9309      	str	r3, [sp, #36]	; 0x24
 80099e0:	2320      	movs	r3, #32
 80099e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80099e6:	2330      	movs	r3, #48	; 0x30
 80099e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80099ec:	9503      	str	r5, [sp, #12]
 80099ee:	f04f 0b01 	mov.w	fp, #1
 80099f2:	4637      	mov	r7, r6
 80099f4:	463d      	mov	r5, r7
 80099f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80099fa:	b10b      	cbz	r3, 8009a00 <_svfiprintf_r+0x58>
 80099fc:	2b25      	cmp	r3, #37	; 0x25
 80099fe:	d13e      	bne.n	8009a7e <_svfiprintf_r+0xd6>
 8009a00:	ebb7 0a06 	subs.w	sl, r7, r6
 8009a04:	d00b      	beq.n	8009a1e <_svfiprintf_r+0x76>
 8009a06:	4653      	mov	r3, sl
 8009a08:	4632      	mov	r2, r6
 8009a0a:	4621      	mov	r1, r4
 8009a0c:	4640      	mov	r0, r8
 8009a0e:	f7ff ff71 	bl	80098f4 <__ssputs_r>
 8009a12:	3001      	adds	r0, #1
 8009a14:	f000 80a4 	beq.w	8009b60 <_svfiprintf_r+0x1b8>
 8009a18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a1a:	4453      	add	r3, sl
 8009a1c:	9309      	str	r3, [sp, #36]	; 0x24
 8009a1e:	783b      	ldrb	r3, [r7, #0]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	f000 809d 	beq.w	8009b60 <_svfiprintf_r+0x1b8>
 8009a26:	2300      	movs	r3, #0
 8009a28:	f04f 32ff 	mov.w	r2, #4294967295
 8009a2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a30:	9304      	str	r3, [sp, #16]
 8009a32:	9307      	str	r3, [sp, #28]
 8009a34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a38:	931a      	str	r3, [sp, #104]	; 0x68
 8009a3a:	462f      	mov	r7, r5
 8009a3c:	2205      	movs	r2, #5
 8009a3e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009a42:	4850      	ldr	r0, [pc, #320]	; (8009b84 <_svfiprintf_r+0x1dc>)
 8009a44:	f7f6 fbdc 	bl	8000200 <memchr>
 8009a48:	9b04      	ldr	r3, [sp, #16]
 8009a4a:	b9d0      	cbnz	r0, 8009a82 <_svfiprintf_r+0xda>
 8009a4c:	06d9      	lsls	r1, r3, #27
 8009a4e:	bf44      	itt	mi
 8009a50:	2220      	movmi	r2, #32
 8009a52:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009a56:	071a      	lsls	r2, r3, #28
 8009a58:	bf44      	itt	mi
 8009a5a:	222b      	movmi	r2, #43	; 0x2b
 8009a5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009a60:	782a      	ldrb	r2, [r5, #0]
 8009a62:	2a2a      	cmp	r2, #42	; 0x2a
 8009a64:	d015      	beq.n	8009a92 <_svfiprintf_r+0xea>
 8009a66:	9a07      	ldr	r2, [sp, #28]
 8009a68:	462f      	mov	r7, r5
 8009a6a:	2000      	movs	r0, #0
 8009a6c:	250a      	movs	r5, #10
 8009a6e:	4639      	mov	r1, r7
 8009a70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a74:	3b30      	subs	r3, #48	; 0x30
 8009a76:	2b09      	cmp	r3, #9
 8009a78:	d94d      	bls.n	8009b16 <_svfiprintf_r+0x16e>
 8009a7a:	b1b8      	cbz	r0, 8009aac <_svfiprintf_r+0x104>
 8009a7c:	e00f      	b.n	8009a9e <_svfiprintf_r+0xf6>
 8009a7e:	462f      	mov	r7, r5
 8009a80:	e7b8      	b.n	80099f4 <_svfiprintf_r+0x4c>
 8009a82:	4a40      	ldr	r2, [pc, #256]	; (8009b84 <_svfiprintf_r+0x1dc>)
 8009a84:	1a80      	subs	r0, r0, r2
 8009a86:	fa0b f000 	lsl.w	r0, fp, r0
 8009a8a:	4318      	orrs	r0, r3
 8009a8c:	9004      	str	r0, [sp, #16]
 8009a8e:	463d      	mov	r5, r7
 8009a90:	e7d3      	b.n	8009a3a <_svfiprintf_r+0x92>
 8009a92:	9a03      	ldr	r2, [sp, #12]
 8009a94:	1d11      	adds	r1, r2, #4
 8009a96:	6812      	ldr	r2, [r2, #0]
 8009a98:	9103      	str	r1, [sp, #12]
 8009a9a:	2a00      	cmp	r2, #0
 8009a9c:	db01      	blt.n	8009aa2 <_svfiprintf_r+0xfa>
 8009a9e:	9207      	str	r2, [sp, #28]
 8009aa0:	e004      	b.n	8009aac <_svfiprintf_r+0x104>
 8009aa2:	4252      	negs	r2, r2
 8009aa4:	f043 0302 	orr.w	r3, r3, #2
 8009aa8:	9207      	str	r2, [sp, #28]
 8009aaa:	9304      	str	r3, [sp, #16]
 8009aac:	783b      	ldrb	r3, [r7, #0]
 8009aae:	2b2e      	cmp	r3, #46	; 0x2e
 8009ab0:	d10c      	bne.n	8009acc <_svfiprintf_r+0x124>
 8009ab2:	787b      	ldrb	r3, [r7, #1]
 8009ab4:	2b2a      	cmp	r3, #42	; 0x2a
 8009ab6:	d133      	bne.n	8009b20 <_svfiprintf_r+0x178>
 8009ab8:	9b03      	ldr	r3, [sp, #12]
 8009aba:	1d1a      	adds	r2, r3, #4
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	9203      	str	r2, [sp, #12]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	bfb8      	it	lt
 8009ac4:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ac8:	3702      	adds	r7, #2
 8009aca:	9305      	str	r3, [sp, #20]
 8009acc:	4d2e      	ldr	r5, [pc, #184]	; (8009b88 <_svfiprintf_r+0x1e0>)
 8009ace:	7839      	ldrb	r1, [r7, #0]
 8009ad0:	2203      	movs	r2, #3
 8009ad2:	4628      	mov	r0, r5
 8009ad4:	f7f6 fb94 	bl	8000200 <memchr>
 8009ad8:	b138      	cbz	r0, 8009aea <_svfiprintf_r+0x142>
 8009ada:	2340      	movs	r3, #64	; 0x40
 8009adc:	1b40      	subs	r0, r0, r5
 8009ade:	fa03 f000 	lsl.w	r0, r3, r0
 8009ae2:	9b04      	ldr	r3, [sp, #16]
 8009ae4:	4303      	orrs	r3, r0
 8009ae6:	3701      	adds	r7, #1
 8009ae8:	9304      	str	r3, [sp, #16]
 8009aea:	7839      	ldrb	r1, [r7, #0]
 8009aec:	4827      	ldr	r0, [pc, #156]	; (8009b8c <_svfiprintf_r+0x1e4>)
 8009aee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009af2:	2206      	movs	r2, #6
 8009af4:	1c7e      	adds	r6, r7, #1
 8009af6:	f7f6 fb83 	bl	8000200 <memchr>
 8009afa:	2800      	cmp	r0, #0
 8009afc:	d038      	beq.n	8009b70 <_svfiprintf_r+0x1c8>
 8009afe:	4b24      	ldr	r3, [pc, #144]	; (8009b90 <_svfiprintf_r+0x1e8>)
 8009b00:	bb13      	cbnz	r3, 8009b48 <_svfiprintf_r+0x1a0>
 8009b02:	9b03      	ldr	r3, [sp, #12]
 8009b04:	3307      	adds	r3, #7
 8009b06:	f023 0307 	bic.w	r3, r3, #7
 8009b0a:	3308      	adds	r3, #8
 8009b0c:	9303      	str	r3, [sp, #12]
 8009b0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b10:	444b      	add	r3, r9
 8009b12:	9309      	str	r3, [sp, #36]	; 0x24
 8009b14:	e76d      	b.n	80099f2 <_svfiprintf_r+0x4a>
 8009b16:	fb05 3202 	mla	r2, r5, r2, r3
 8009b1a:	2001      	movs	r0, #1
 8009b1c:	460f      	mov	r7, r1
 8009b1e:	e7a6      	b.n	8009a6e <_svfiprintf_r+0xc6>
 8009b20:	2300      	movs	r3, #0
 8009b22:	3701      	adds	r7, #1
 8009b24:	9305      	str	r3, [sp, #20]
 8009b26:	4619      	mov	r1, r3
 8009b28:	250a      	movs	r5, #10
 8009b2a:	4638      	mov	r0, r7
 8009b2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b30:	3a30      	subs	r2, #48	; 0x30
 8009b32:	2a09      	cmp	r2, #9
 8009b34:	d903      	bls.n	8009b3e <_svfiprintf_r+0x196>
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d0c8      	beq.n	8009acc <_svfiprintf_r+0x124>
 8009b3a:	9105      	str	r1, [sp, #20]
 8009b3c:	e7c6      	b.n	8009acc <_svfiprintf_r+0x124>
 8009b3e:	fb05 2101 	mla	r1, r5, r1, r2
 8009b42:	2301      	movs	r3, #1
 8009b44:	4607      	mov	r7, r0
 8009b46:	e7f0      	b.n	8009b2a <_svfiprintf_r+0x182>
 8009b48:	ab03      	add	r3, sp, #12
 8009b4a:	9300      	str	r3, [sp, #0]
 8009b4c:	4622      	mov	r2, r4
 8009b4e:	4b11      	ldr	r3, [pc, #68]	; (8009b94 <_svfiprintf_r+0x1ec>)
 8009b50:	a904      	add	r1, sp, #16
 8009b52:	4640      	mov	r0, r8
 8009b54:	f7fc fbbc 	bl	80062d0 <_printf_float>
 8009b58:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009b5c:	4681      	mov	r9, r0
 8009b5e:	d1d6      	bne.n	8009b0e <_svfiprintf_r+0x166>
 8009b60:	89a3      	ldrh	r3, [r4, #12]
 8009b62:	065b      	lsls	r3, r3, #25
 8009b64:	f53f af35 	bmi.w	80099d2 <_svfiprintf_r+0x2a>
 8009b68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b6a:	b01d      	add	sp, #116	; 0x74
 8009b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b70:	ab03      	add	r3, sp, #12
 8009b72:	9300      	str	r3, [sp, #0]
 8009b74:	4622      	mov	r2, r4
 8009b76:	4b07      	ldr	r3, [pc, #28]	; (8009b94 <_svfiprintf_r+0x1ec>)
 8009b78:	a904      	add	r1, sp, #16
 8009b7a:	4640      	mov	r0, r8
 8009b7c:	f7fc fe5e 	bl	800683c <_printf_i>
 8009b80:	e7ea      	b.n	8009b58 <_svfiprintf_r+0x1b0>
 8009b82:	bf00      	nop
 8009b84:	0800a6c4 	.word	0x0800a6c4
 8009b88:	0800a6ca 	.word	0x0800a6ca
 8009b8c:	0800a6ce 	.word	0x0800a6ce
 8009b90:	080062d1 	.word	0x080062d1
 8009b94:	080098f5 	.word	0x080098f5

08009b98 <_sungetc_r>:
 8009b98:	b538      	push	{r3, r4, r5, lr}
 8009b9a:	1c4b      	adds	r3, r1, #1
 8009b9c:	4614      	mov	r4, r2
 8009b9e:	d103      	bne.n	8009ba8 <_sungetc_r+0x10>
 8009ba0:	f04f 35ff 	mov.w	r5, #4294967295
 8009ba4:	4628      	mov	r0, r5
 8009ba6:	bd38      	pop	{r3, r4, r5, pc}
 8009ba8:	8993      	ldrh	r3, [r2, #12]
 8009baa:	f023 0320 	bic.w	r3, r3, #32
 8009bae:	8193      	strh	r3, [r2, #12]
 8009bb0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009bb2:	6852      	ldr	r2, [r2, #4]
 8009bb4:	b2cd      	uxtb	r5, r1
 8009bb6:	b18b      	cbz	r3, 8009bdc <_sungetc_r+0x44>
 8009bb8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	dd08      	ble.n	8009bd0 <_sungetc_r+0x38>
 8009bbe:	6823      	ldr	r3, [r4, #0]
 8009bc0:	1e5a      	subs	r2, r3, #1
 8009bc2:	6022      	str	r2, [r4, #0]
 8009bc4:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009bc8:	6863      	ldr	r3, [r4, #4]
 8009bca:	3301      	adds	r3, #1
 8009bcc:	6063      	str	r3, [r4, #4]
 8009bce:	e7e9      	b.n	8009ba4 <_sungetc_r+0xc>
 8009bd0:	4621      	mov	r1, r4
 8009bd2:	f000 fbc3 	bl	800a35c <__submore>
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	d0f1      	beq.n	8009bbe <_sungetc_r+0x26>
 8009bda:	e7e1      	b.n	8009ba0 <_sungetc_r+0x8>
 8009bdc:	6921      	ldr	r1, [r4, #16]
 8009bde:	6823      	ldr	r3, [r4, #0]
 8009be0:	b151      	cbz	r1, 8009bf8 <_sungetc_r+0x60>
 8009be2:	4299      	cmp	r1, r3
 8009be4:	d208      	bcs.n	8009bf8 <_sungetc_r+0x60>
 8009be6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009bea:	42a9      	cmp	r1, r5
 8009bec:	d104      	bne.n	8009bf8 <_sungetc_r+0x60>
 8009bee:	3b01      	subs	r3, #1
 8009bf0:	3201      	adds	r2, #1
 8009bf2:	6023      	str	r3, [r4, #0]
 8009bf4:	6062      	str	r2, [r4, #4]
 8009bf6:	e7d5      	b.n	8009ba4 <_sungetc_r+0xc>
 8009bf8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009bfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c00:	6363      	str	r3, [r4, #52]	; 0x34
 8009c02:	2303      	movs	r3, #3
 8009c04:	63a3      	str	r3, [r4, #56]	; 0x38
 8009c06:	4623      	mov	r3, r4
 8009c08:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009c0c:	6023      	str	r3, [r4, #0]
 8009c0e:	2301      	movs	r3, #1
 8009c10:	e7dc      	b.n	8009bcc <_sungetc_r+0x34>

08009c12 <__ssrefill_r>:
 8009c12:	b510      	push	{r4, lr}
 8009c14:	460c      	mov	r4, r1
 8009c16:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009c18:	b169      	cbz	r1, 8009c36 <__ssrefill_r+0x24>
 8009c1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c1e:	4299      	cmp	r1, r3
 8009c20:	d001      	beq.n	8009c26 <__ssrefill_r+0x14>
 8009c22:	f7ff fdbf 	bl	80097a4 <_free_r>
 8009c26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c28:	6063      	str	r3, [r4, #4]
 8009c2a:	2000      	movs	r0, #0
 8009c2c:	6360      	str	r0, [r4, #52]	; 0x34
 8009c2e:	b113      	cbz	r3, 8009c36 <__ssrefill_r+0x24>
 8009c30:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009c32:	6023      	str	r3, [r4, #0]
 8009c34:	bd10      	pop	{r4, pc}
 8009c36:	6923      	ldr	r3, [r4, #16]
 8009c38:	6023      	str	r3, [r4, #0]
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	6063      	str	r3, [r4, #4]
 8009c3e:	89a3      	ldrh	r3, [r4, #12]
 8009c40:	f043 0320 	orr.w	r3, r3, #32
 8009c44:	81a3      	strh	r3, [r4, #12]
 8009c46:	f04f 30ff 	mov.w	r0, #4294967295
 8009c4a:	e7f3      	b.n	8009c34 <__ssrefill_r+0x22>

08009c4c <__ssvfiscanf_r>:
 8009c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c50:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8009c54:	460c      	mov	r4, r1
 8009c56:	2100      	movs	r1, #0
 8009c58:	9144      	str	r1, [sp, #272]	; 0x110
 8009c5a:	9145      	str	r1, [sp, #276]	; 0x114
 8009c5c:	499f      	ldr	r1, [pc, #636]	; (8009edc <__ssvfiscanf_r+0x290>)
 8009c5e:	91a0      	str	r1, [sp, #640]	; 0x280
 8009c60:	f10d 0804 	add.w	r8, sp, #4
 8009c64:	499e      	ldr	r1, [pc, #632]	; (8009ee0 <__ssvfiscanf_r+0x294>)
 8009c66:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8009ee4 <__ssvfiscanf_r+0x298>
 8009c6a:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009c6e:	4606      	mov	r6, r0
 8009c70:	4692      	mov	sl, r2
 8009c72:	91a1      	str	r1, [sp, #644]	; 0x284
 8009c74:	9300      	str	r3, [sp, #0]
 8009c76:	270a      	movs	r7, #10
 8009c78:	f89a 3000 	ldrb.w	r3, [sl]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	f000 812a 	beq.w	8009ed6 <__ssvfiscanf_r+0x28a>
 8009c82:	4655      	mov	r5, sl
 8009c84:	f7ff f93e 	bl	8008f04 <__locale_ctype_ptr>
 8009c88:	f815 bb01 	ldrb.w	fp, [r5], #1
 8009c8c:	4458      	add	r0, fp
 8009c8e:	7843      	ldrb	r3, [r0, #1]
 8009c90:	f013 0308 	ands.w	r3, r3, #8
 8009c94:	d01c      	beq.n	8009cd0 <__ssvfiscanf_r+0x84>
 8009c96:	6863      	ldr	r3, [r4, #4]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	dd12      	ble.n	8009cc2 <__ssvfiscanf_r+0x76>
 8009c9c:	f7ff f932 	bl	8008f04 <__locale_ctype_ptr>
 8009ca0:	6823      	ldr	r3, [r4, #0]
 8009ca2:	781a      	ldrb	r2, [r3, #0]
 8009ca4:	4410      	add	r0, r2
 8009ca6:	7842      	ldrb	r2, [r0, #1]
 8009ca8:	0712      	lsls	r2, r2, #28
 8009caa:	d401      	bmi.n	8009cb0 <__ssvfiscanf_r+0x64>
 8009cac:	46aa      	mov	sl, r5
 8009cae:	e7e3      	b.n	8009c78 <__ssvfiscanf_r+0x2c>
 8009cb0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009cb2:	3201      	adds	r2, #1
 8009cb4:	9245      	str	r2, [sp, #276]	; 0x114
 8009cb6:	6862      	ldr	r2, [r4, #4]
 8009cb8:	3301      	adds	r3, #1
 8009cba:	3a01      	subs	r2, #1
 8009cbc:	6062      	str	r2, [r4, #4]
 8009cbe:	6023      	str	r3, [r4, #0]
 8009cc0:	e7e9      	b.n	8009c96 <__ssvfiscanf_r+0x4a>
 8009cc2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009cc4:	4621      	mov	r1, r4
 8009cc6:	4630      	mov	r0, r6
 8009cc8:	4798      	blx	r3
 8009cca:	2800      	cmp	r0, #0
 8009ccc:	d0e6      	beq.n	8009c9c <__ssvfiscanf_r+0x50>
 8009cce:	e7ed      	b.n	8009cac <__ssvfiscanf_r+0x60>
 8009cd0:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8009cd4:	f040 8082 	bne.w	8009ddc <__ssvfiscanf_r+0x190>
 8009cd8:	9343      	str	r3, [sp, #268]	; 0x10c
 8009cda:	9341      	str	r3, [sp, #260]	; 0x104
 8009cdc:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8009ce0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ce2:	d103      	bne.n	8009cec <__ssvfiscanf_r+0xa0>
 8009ce4:	2310      	movs	r3, #16
 8009ce6:	9341      	str	r3, [sp, #260]	; 0x104
 8009ce8:	f10a 0502 	add.w	r5, sl, #2
 8009cec:	46aa      	mov	sl, r5
 8009cee:	f815 1b01 	ldrb.w	r1, [r5], #1
 8009cf2:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8009cf6:	2a09      	cmp	r2, #9
 8009cf8:	d922      	bls.n	8009d40 <__ssvfiscanf_r+0xf4>
 8009cfa:	2203      	movs	r2, #3
 8009cfc:	4879      	ldr	r0, [pc, #484]	; (8009ee4 <__ssvfiscanf_r+0x298>)
 8009cfe:	f7f6 fa7f 	bl	8000200 <memchr>
 8009d02:	b138      	cbz	r0, 8009d14 <__ssvfiscanf_r+0xc8>
 8009d04:	eba0 0309 	sub.w	r3, r0, r9
 8009d08:	2001      	movs	r0, #1
 8009d0a:	4098      	lsls	r0, r3
 8009d0c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009d0e:	4318      	orrs	r0, r3
 8009d10:	9041      	str	r0, [sp, #260]	; 0x104
 8009d12:	46aa      	mov	sl, r5
 8009d14:	f89a 3000 	ldrb.w	r3, [sl]
 8009d18:	2b67      	cmp	r3, #103	; 0x67
 8009d1a:	f10a 0501 	add.w	r5, sl, #1
 8009d1e:	d82b      	bhi.n	8009d78 <__ssvfiscanf_r+0x12c>
 8009d20:	2b65      	cmp	r3, #101	; 0x65
 8009d22:	f080 809f 	bcs.w	8009e64 <__ssvfiscanf_r+0x218>
 8009d26:	2b47      	cmp	r3, #71	; 0x47
 8009d28:	d810      	bhi.n	8009d4c <__ssvfiscanf_r+0x100>
 8009d2a:	2b45      	cmp	r3, #69	; 0x45
 8009d2c:	f080 809a 	bcs.w	8009e64 <__ssvfiscanf_r+0x218>
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d06c      	beq.n	8009e0e <__ssvfiscanf_r+0x1c2>
 8009d34:	2b25      	cmp	r3, #37	; 0x25
 8009d36:	d051      	beq.n	8009ddc <__ssvfiscanf_r+0x190>
 8009d38:	2303      	movs	r3, #3
 8009d3a:	9347      	str	r3, [sp, #284]	; 0x11c
 8009d3c:	9742      	str	r7, [sp, #264]	; 0x108
 8009d3e:	e027      	b.n	8009d90 <__ssvfiscanf_r+0x144>
 8009d40:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009d42:	fb07 1303 	mla	r3, r7, r3, r1
 8009d46:	3b30      	subs	r3, #48	; 0x30
 8009d48:	9343      	str	r3, [sp, #268]	; 0x10c
 8009d4a:	e7cf      	b.n	8009cec <__ssvfiscanf_r+0xa0>
 8009d4c:	2b5b      	cmp	r3, #91	; 0x5b
 8009d4e:	d06a      	beq.n	8009e26 <__ssvfiscanf_r+0x1da>
 8009d50:	d80c      	bhi.n	8009d6c <__ssvfiscanf_r+0x120>
 8009d52:	2b58      	cmp	r3, #88	; 0x58
 8009d54:	d1f0      	bne.n	8009d38 <__ssvfiscanf_r+0xec>
 8009d56:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009d58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009d5c:	9241      	str	r2, [sp, #260]	; 0x104
 8009d5e:	2210      	movs	r2, #16
 8009d60:	9242      	str	r2, [sp, #264]	; 0x108
 8009d62:	2b6e      	cmp	r3, #110	; 0x6e
 8009d64:	bf8c      	ite	hi
 8009d66:	2304      	movhi	r3, #4
 8009d68:	2303      	movls	r3, #3
 8009d6a:	e010      	b.n	8009d8e <__ssvfiscanf_r+0x142>
 8009d6c:	2b63      	cmp	r3, #99	; 0x63
 8009d6e:	d065      	beq.n	8009e3c <__ssvfiscanf_r+0x1f0>
 8009d70:	2b64      	cmp	r3, #100	; 0x64
 8009d72:	d1e1      	bne.n	8009d38 <__ssvfiscanf_r+0xec>
 8009d74:	9742      	str	r7, [sp, #264]	; 0x108
 8009d76:	e7f4      	b.n	8009d62 <__ssvfiscanf_r+0x116>
 8009d78:	2b70      	cmp	r3, #112	; 0x70
 8009d7a:	d04b      	beq.n	8009e14 <__ssvfiscanf_r+0x1c8>
 8009d7c:	d826      	bhi.n	8009dcc <__ssvfiscanf_r+0x180>
 8009d7e:	2b6e      	cmp	r3, #110	; 0x6e
 8009d80:	d062      	beq.n	8009e48 <__ssvfiscanf_r+0x1fc>
 8009d82:	d84c      	bhi.n	8009e1e <__ssvfiscanf_r+0x1d2>
 8009d84:	2b69      	cmp	r3, #105	; 0x69
 8009d86:	d1d7      	bne.n	8009d38 <__ssvfiscanf_r+0xec>
 8009d88:	2300      	movs	r3, #0
 8009d8a:	9342      	str	r3, [sp, #264]	; 0x108
 8009d8c:	2303      	movs	r3, #3
 8009d8e:	9347      	str	r3, [sp, #284]	; 0x11c
 8009d90:	6863      	ldr	r3, [r4, #4]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	dd68      	ble.n	8009e68 <__ssvfiscanf_r+0x21c>
 8009d96:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009d98:	0659      	lsls	r1, r3, #25
 8009d9a:	d407      	bmi.n	8009dac <__ssvfiscanf_r+0x160>
 8009d9c:	f7ff f8b2 	bl	8008f04 <__locale_ctype_ptr>
 8009da0:	6823      	ldr	r3, [r4, #0]
 8009da2:	781a      	ldrb	r2, [r3, #0]
 8009da4:	4410      	add	r0, r2
 8009da6:	7842      	ldrb	r2, [r0, #1]
 8009da8:	0712      	lsls	r2, r2, #28
 8009daa:	d464      	bmi.n	8009e76 <__ssvfiscanf_r+0x22a>
 8009dac:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009dae:	2b02      	cmp	r3, #2
 8009db0:	dc73      	bgt.n	8009e9a <__ssvfiscanf_r+0x24e>
 8009db2:	466b      	mov	r3, sp
 8009db4:	4622      	mov	r2, r4
 8009db6:	a941      	add	r1, sp, #260	; 0x104
 8009db8:	4630      	mov	r0, r6
 8009dba:	f000 f897 	bl	8009eec <_scanf_chars>
 8009dbe:	2801      	cmp	r0, #1
 8009dc0:	f000 8089 	beq.w	8009ed6 <__ssvfiscanf_r+0x28a>
 8009dc4:	2802      	cmp	r0, #2
 8009dc6:	f47f af71 	bne.w	8009cac <__ssvfiscanf_r+0x60>
 8009dca:	e01d      	b.n	8009e08 <__ssvfiscanf_r+0x1bc>
 8009dcc:	2b75      	cmp	r3, #117	; 0x75
 8009dce:	d0d1      	beq.n	8009d74 <__ssvfiscanf_r+0x128>
 8009dd0:	2b78      	cmp	r3, #120	; 0x78
 8009dd2:	d0c0      	beq.n	8009d56 <__ssvfiscanf_r+0x10a>
 8009dd4:	2b73      	cmp	r3, #115	; 0x73
 8009dd6:	d1af      	bne.n	8009d38 <__ssvfiscanf_r+0xec>
 8009dd8:	2302      	movs	r3, #2
 8009dda:	e7d8      	b.n	8009d8e <__ssvfiscanf_r+0x142>
 8009ddc:	6863      	ldr	r3, [r4, #4]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	dd0c      	ble.n	8009dfc <__ssvfiscanf_r+0x1b0>
 8009de2:	6823      	ldr	r3, [r4, #0]
 8009de4:	781a      	ldrb	r2, [r3, #0]
 8009de6:	455a      	cmp	r2, fp
 8009de8:	d175      	bne.n	8009ed6 <__ssvfiscanf_r+0x28a>
 8009dea:	3301      	adds	r3, #1
 8009dec:	6862      	ldr	r2, [r4, #4]
 8009dee:	6023      	str	r3, [r4, #0]
 8009df0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009df2:	3a01      	subs	r2, #1
 8009df4:	3301      	adds	r3, #1
 8009df6:	6062      	str	r2, [r4, #4]
 8009df8:	9345      	str	r3, [sp, #276]	; 0x114
 8009dfa:	e757      	b.n	8009cac <__ssvfiscanf_r+0x60>
 8009dfc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009dfe:	4621      	mov	r1, r4
 8009e00:	4630      	mov	r0, r6
 8009e02:	4798      	blx	r3
 8009e04:	2800      	cmp	r0, #0
 8009e06:	d0ec      	beq.n	8009de2 <__ssvfiscanf_r+0x196>
 8009e08:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009e0a:	2800      	cmp	r0, #0
 8009e0c:	d159      	bne.n	8009ec2 <__ssvfiscanf_r+0x276>
 8009e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e12:	e05c      	b.n	8009ece <__ssvfiscanf_r+0x282>
 8009e14:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009e16:	f042 0220 	orr.w	r2, r2, #32
 8009e1a:	9241      	str	r2, [sp, #260]	; 0x104
 8009e1c:	e79b      	b.n	8009d56 <__ssvfiscanf_r+0x10a>
 8009e1e:	2308      	movs	r3, #8
 8009e20:	9342      	str	r3, [sp, #264]	; 0x108
 8009e22:	2304      	movs	r3, #4
 8009e24:	e7b3      	b.n	8009d8e <__ssvfiscanf_r+0x142>
 8009e26:	4629      	mov	r1, r5
 8009e28:	4640      	mov	r0, r8
 8009e2a:	f000 f9c7 	bl	800a1bc <__sccl>
 8009e2e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009e30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e34:	9341      	str	r3, [sp, #260]	; 0x104
 8009e36:	4605      	mov	r5, r0
 8009e38:	2301      	movs	r3, #1
 8009e3a:	e7a8      	b.n	8009d8e <__ssvfiscanf_r+0x142>
 8009e3c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009e3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e42:	9341      	str	r3, [sp, #260]	; 0x104
 8009e44:	2300      	movs	r3, #0
 8009e46:	e7a2      	b.n	8009d8e <__ssvfiscanf_r+0x142>
 8009e48:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009e4a:	06c3      	lsls	r3, r0, #27
 8009e4c:	f53f af2e 	bmi.w	8009cac <__ssvfiscanf_r+0x60>
 8009e50:	9b00      	ldr	r3, [sp, #0]
 8009e52:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009e54:	1d19      	adds	r1, r3, #4
 8009e56:	9100      	str	r1, [sp, #0]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	07c0      	lsls	r0, r0, #31
 8009e5c:	bf4c      	ite	mi
 8009e5e:	801a      	strhmi	r2, [r3, #0]
 8009e60:	601a      	strpl	r2, [r3, #0]
 8009e62:	e723      	b.n	8009cac <__ssvfiscanf_r+0x60>
 8009e64:	2305      	movs	r3, #5
 8009e66:	e792      	b.n	8009d8e <__ssvfiscanf_r+0x142>
 8009e68:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009e6a:	4621      	mov	r1, r4
 8009e6c:	4630      	mov	r0, r6
 8009e6e:	4798      	blx	r3
 8009e70:	2800      	cmp	r0, #0
 8009e72:	d090      	beq.n	8009d96 <__ssvfiscanf_r+0x14a>
 8009e74:	e7c8      	b.n	8009e08 <__ssvfiscanf_r+0x1bc>
 8009e76:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009e78:	3201      	adds	r2, #1
 8009e7a:	9245      	str	r2, [sp, #276]	; 0x114
 8009e7c:	6862      	ldr	r2, [r4, #4]
 8009e7e:	3a01      	subs	r2, #1
 8009e80:	2a00      	cmp	r2, #0
 8009e82:	6062      	str	r2, [r4, #4]
 8009e84:	dd02      	ble.n	8009e8c <__ssvfiscanf_r+0x240>
 8009e86:	3301      	adds	r3, #1
 8009e88:	6023      	str	r3, [r4, #0]
 8009e8a:	e787      	b.n	8009d9c <__ssvfiscanf_r+0x150>
 8009e8c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009e8e:	4621      	mov	r1, r4
 8009e90:	4630      	mov	r0, r6
 8009e92:	4798      	blx	r3
 8009e94:	2800      	cmp	r0, #0
 8009e96:	d081      	beq.n	8009d9c <__ssvfiscanf_r+0x150>
 8009e98:	e7b6      	b.n	8009e08 <__ssvfiscanf_r+0x1bc>
 8009e9a:	2b04      	cmp	r3, #4
 8009e9c:	dc06      	bgt.n	8009eac <__ssvfiscanf_r+0x260>
 8009e9e:	466b      	mov	r3, sp
 8009ea0:	4622      	mov	r2, r4
 8009ea2:	a941      	add	r1, sp, #260	; 0x104
 8009ea4:	4630      	mov	r0, r6
 8009ea6:	f000 f885 	bl	8009fb4 <_scanf_i>
 8009eaa:	e788      	b.n	8009dbe <__ssvfiscanf_r+0x172>
 8009eac:	4b0e      	ldr	r3, [pc, #56]	; (8009ee8 <__ssvfiscanf_r+0x29c>)
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	f43f aefc 	beq.w	8009cac <__ssvfiscanf_r+0x60>
 8009eb4:	466b      	mov	r3, sp
 8009eb6:	4622      	mov	r2, r4
 8009eb8:	a941      	add	r1, sp, #260	; 0x104
 8009eba:	4630      	mov	r0, r6
 8009ebc:	f7fc fdd0 	bl	8006a60 <_scanf_float>
 8009ec0:	e77d      	b.n	8009dbe <__ssvfiscanf_r+0x172>
 8009ec2:	89a3      	ldrh	r3, [r4, #12]
 8009ec4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009ec8:	bf18      	it	ne
 8009eca:	f04f 30ff 	movne.w	r0, #4294967295
 8009ece:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8009ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ed6:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009ed8:	e7f9      	b.n	8009ece <__ssvfiscanf_r+0x282>
 8009eda:	bf00      	nop
 8009edc:	08009b99 	.word	0x08009b99
 8009ee0:	08009c13 	.word	0x08009c13
 8009ee4:	0800a6ca 	.word	0x0800a6ca
 8009ee8:	08006a61 	.word	0x08006a61

08009eec <_scanf_chars>:
 8009eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ef0:	4615      	mov	r5, r2
 8009ef2:	688a      	ldr	r2, [r1, #8]
 8009ef4:	4680      	mov	r8, r0
 8009ef6:	460c      	mov	r4, r1
 8009ef8:	b932      	cbnz	r2, 8009f08 <_scanf_chars+0x1c>
 8009efa:	698a      	ldr	r2, [r1, #24]
 8009efc:	2a00      	cmp	r2, #0
 8009efe:	bf14      	ite	ne
 8009f00:	f04f 32ff 	movne.w	r2, #4294967295
 8009f04:	2201      	moveq	r2, #1
 8009f06:	608a      	str	r2, [r1, #8]
 8009f08:	6822      	ldr	r2, [r4, #0]
 8009f0a:	06d1      	lsls	r1, r2, #27
 8009f0c:	bf5f      	itttt	pl
 8009f0e:	681a      	ldrpl	r2, [r3, #0]
 8009f10:	1d11      	addpl	r1, r2, #4
 8009f12:	6019      	strpl	r1, [r3, #0]
 8009f14:	6817      	ldrpl	r7, [r2, #0]
 8009f16:	2600      	movs	r6, #0
 8009f18:	69a3      	ldr	r3, [r4, #24]
 8009f1a:	b1db      	cbz	r3, 8009f54 <_scanf_chars+0x68>
 8009f1c:	2b01      	cmp	r3, #1
 8009f1e:	d107      	bne.n	8009f30 <_scanf_chars+0x44>
 8009f20:	682b      	ldr	r3, [r5, #0]
 8009f22:	6962      	ldr	r2, [r4, #20]
 8009f24:	781b      	ldrb	r3, [r3, #0]
 8009f26:	5cd3      	ldrb	r3, [r2, r3]
 8009f28:	b9a3      	cbnz	r3, 8009f54 <_scanf_chars+0x68>
 8009f2a:	2e00      	cmp	r6, #0
 8009f2c:	d132      	bne.n	8009f94 <_scanf_chars+0xa8>
 8009f2e:	e006      	b.n	8009f3e <_scanf_chars+0x52>
 8009f30:	2b02      	cmp	r3, #2
 8009f32:	d007      	beq.n	8009f44 <_scanf_chars+0x58>
 8009f34:	2e00      	cmp	r6, #0
 8009f36:	d12d      	bne.n	8009f94 <_scanf_chars+0xa8>
 8009f38:	69a3      	ldr	r3, [r4, #24]
 8009f3a:	2b01      	cmp	r3, #1
 8009f3c:	d12a      	bne.n	8009f94 <_scanf_chars+0xa8>
 8009f3e:	2001      	movs	r0, #1
 8009f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f44:	f7fe ffde 	bl	8008f04 <__locale_ctype_ptr>
 8009f48:	682b      	ldr	r3, [r5, #0]
 8009f4a:	781b      	ldrb	r3, [r3, #0]
 8009f4c:	4418      	add	r0, r3
 8009f4e:	7843      	ldrb	r3, [r0, #1]
 8009f50:	071b      	lsls	r3, r3, #28
 8009f52:	d4ef      	bmi.n	8009f34 <_scanf_chars+0x48>
 8009f54:	6823      	ldr	r3, [r4, #0]
 8009f56:	06da      	lsls	r2, r3, #27
 8009f58:	bf5e      	ittt	pl
 8009f5a:	682b      	ldrpl	r3, [r5, #0]
 8009f5c:	781b      	ldrbpl	r3, [r3, #0]
 8009f5e:	703b      	strbpl	r3, [r7, #0]
 8009f60:	682a      	ldr	r2, [r5, #0]
 8009f62:	686b      	ldr	r3, [r5, #4]
 8009f64:	f102 0201 	add.w	r2, r2, #1
 8009f68:	602a      	str	r2, [r5, #0]
 8009f6a:	68a2      	ldr	r2, [r4, #8]
 8009f6c:	f103 33ff 	add.w	r3, r3, #4294967295
 8009f70:	f102 32ff 	add.w	r2, r2, #4294967295
 8009f74:	606b      	str	r3, [r5, #4]
 8009f76:	f106 0601 	add.w	r6, r6, #1
 8009f7a:	bf58      	it	pl
 8009f7c:	3701      	addpl	r7, #1
 8009f7e:	60a2      	str	r2, [r4, #8]
 8009f80:	b142      	cbz	r2, 8009f94 <_scanf_chars+0xa8>
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	dcc8      	bgt.n	8009f18 <_scanf_chars+0x2c>
 8009f86:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009f8a:	4629      	mov	r1, r5
 8009f8c:	4640      	mov	r0, r8
 8009f8e:	4798      	blx	r3
 8009f90:	2800      	cmp	r0, #0
 8009f92:	d0c1      	beq.n	8009f18 <_scanf_chars+0x2c>
 8009f94:	6823      	ldr	r3, [r4, #0]
 8009f96:	f013 0310 	ands.w	r3, r3, #16
 8009f9a:	d105      	bne.n	8009fa8 <_scanf_chars+0xbc>
 8009f9c:	68e2      	ldr	r2, [r4, #12]
 8009f9e:	3201      	adds	r2, #1
 8009fa0:	60e2      	str	r2, [r4, #12]
 8009fa2:	69a2      	ldr	r2, [r4, #24]
 8009fa4:	b102      	cbz	r2, 8009fa8 <_scanf_chars+0xbc>
 8009fa6:	703b      	strb	r3, [r7, #0]
 8009fa8:	6923      	ldr	r3, [r4, #16]
 8009faa:	441e      	add	r6, r3
 8009fac:	6126      	str	r6, [r4, #16]
 8009fae:	2000      	movs	r0, #0
 8009fb0:	e7c6      	b.n	8009f40 <_scanf_chars+0x54>
	...

08009fb4 <_scanf_i>:
 8009fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fb8:	469a      	mov	sl, r3
 8009fba:	4b74      	ldr	r3, [pc, #464]	; (800a18c <_scanf_i+0x1d8>)
 8009fbc:	460c      	mov	r4, r1
 8009fbe:	4683      	mov	fp, r0
 8009fc0:	4616      	mov	r6, r2
 8009fc2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009fc6:	b087      	sub	sp, #28
 8009fc8:	ab03      	add	r3, sp, #12
 8009fca:	68a7      	ldr	r7, [r4, #8]
 8009fcc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009fd0:	4b6f      	ldr	r3, [pc, #444]	; (800a190 <_scanf_i+0x1dc>)
 8009fd2:	69a1      	ldr	r1, [r4, #24]
 8009fd4:	4a6f      	ldr	r2, [pc, #444]	; (800a194 <_scanf_i+0x1e0>)
 8009fd6:	2903      	cmp	r1, #3
 8009fd8:	bf08      	it	eq
 8009fda:	461a      	moveq	r2, r3
 8009fdc:	1e7b      	subs	r3, r7, #1
 8009fde:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8009fe2:	bf84      	itt	hi
 8009fe4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009fe8:	60a3      	strhi	r3, [r4, #8]
 8009fea:	6823      	ldr	r3, [r4, #0]
 8009fec:	9200      	str	r2, [sp, #0]
 8009fee:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009ff2:	bf88      	it	hi
 8009ff4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009ff8:	f104 091c 	add.w	r9, r4, #28
 8009ffc:	6023      	str	r3, [r4, #0]
 8009ffe:	bf8c      	ite	hi
 800a000:	197f      	addhi	r7, r7, r5
 800a002:	2700      	movls	r7, #0
 800a004:	464b      	mov	r3, r9
 800a006:	f04f 0800 	mov.w	r8, #0
 800a00a:	9301      	str	r3, [sp, #4]
 800a00c:	6831      	ldr	r1, [r6, #0]
 800a00e:	ab03      	add	r3, sp, #12
 800a010:	2202      	movs	r2, #2
 800a012:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a016:	7809      	ldrb	r1, [r1, #0]
 800a018:	f7f6 f8f2 	bl	8000200 <memchr>
 800a01c:	9b01      	ldr	r3, [sp, #4]
 800a01e:	b330      	cbz	r0, 800a06e <_scanf_i+0xba>
 800a020:	f1b8 0f01 	cmp.w	r8, #1
 800a024:	d15a      	bne.n	800a0dc <_scanf_i+0x128>
 800a026:	6862      	ldr	r2, [r4, #4]
 800a028:	b92a      	cbnz	r2, 800a036 <_scanf_i+0x82>
 800a02a:	6822      	ldr	r2, [r4, #0]
 800a02c:	2108      	movs	r1, #8
 800a02e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a032:	6061      	str	r1, [r4, #4]
 800a034:	6022      	str	r2, [r4, #0]
 800a036:	6822      	ldr	r2, [r4, #0]
 800a038:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a03c:	6022      	str	r2, [r4, #0]
 800a03e:	68a2      	ldr	r2, [r4, #8]
 800a040:	1e51      	subs	r1, r2, #1
 800a042:	60a1      	str	r1, [r4, #8]
 800a044:	b19a      	cbz	r2, 800a06e <_scanf_i+0xba>
 800a046:	6832      	ldr	r2, [r6, #0]
 800a048:	1c51      	adds	r1, r2, #1
 800a04a:	6031      	str	r1, [r6, #0]
 800a04c:	7812      	ldrb	r2, [r2, #0]
 800a04e:	701a      	strb	r2, [r3, #0]
 800a050:	1c5d      	adds	r5, r3, #1
 800a052:	6873      	ldr	r3, [r6, #4]
 800a054:	3b01      	subs	r3, #1
 800a056:	2b00      	cmp	r3, #0
 800a058:	6073      	str	r3, [r6, #4]
 800a05a:	dc07      	bgt.n	800a06c <_scanf_i+0xb8>
 800a05c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a060:	4631      	mov	r1, r6
 800a062:	4658      	mov	r0, fp
 800a064:	4798      	blx	r3
 800a066:	2800      	cmp	r0, #0
 800a068:	f040 8086 	bne.w	800a178 <_scanf_i+0x1c4>
 800a06c:	462b      	mov	r3, r5
 800a06e:	f108 0801 	add.w	r8, r8, #1
 800a072:	f1b8 0f03 	cmp.w	r8, #3
 800a076:	d1c8      	bne.n	800a00a <_scanf_i+0x56>
 800a078:	6862      	ldr	r2, [r4, #4]
 800a07a:	b90a      	cbnz	r2, 800a080 <_scanf_i+0xcc>
 800a07c:	220a      	movs	r2, #10
 800a07e:	6062      	str	r2, [r4, #4]
 800a080:	6862      	ldr	r2, [r4, #4]
 800a082:	4945      	ldr	r1, [pc, #276]	; (800a198 <_scanf_i+0x1e4>)
 800a084:	6960      	ldr	r0, [r4, #20]
 800a086:	9301      	str	r3, [sp, #4]
 800a088:	1a89      	subs	r1, r1, r2
 800a08a:	f000 f897 	bl	800a1bc <__sccl>
 800a08e:	9b01      	ldr	r3, [sp, #4]
 800a090:	f04f 0800 	mov.w	r8, #0
 800a094:	461d      	mov	r5, r3
 800a096:	68a3      	ldr	r3, [r4, #8]
 800a098:	6822      	ldr	r2, [r4, #0]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d03a      	beq.n	800a114 <_scanf_i+0x160>
 800a09e:	6831      	ldr	r1, [r6, #0]
 800a0a0:	6960      	ldr	r0, [r4, #20]
 800a0a2:	f891 c000 	ldrb.w	ip, [r1]
 800a0a6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a0aa:	2800      	cmp	r0, #0
 800a0ac:	d032      	beq.n	800a114 <_scanf_i+0x160>
 800a0ae:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a0b2:	d121      	bne.n	800a0f8 <_scanf_i+0x144>
 800a0b4:	0510      	lsls	r0, r2, #20
 800a0b6:	d51f      	bpl.n	800a0f8 <_scanf_i+0x144>
 800a0b8:	f108 0801 	add.w	r8, r8, #1
 800a0bc:	b117      	cbz	r7, 800a0c4 <_scanf_i+0x110>
 800a0be:	3301      	adds	r3, #1
 800a0c0:	3f01      	subs	r7, #1
 800a0c2:	60a3      	str	r3, [r4, #8]
 800a0c4:	6873      	ldr	r3, [r6, #4]
 800a0c6:	3b01      	subs	r3, #1
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	6073      	str	r3, [r6, #4]
 800a0cc:	dd1b      	ble.n	800a106 <_scanf_i+0x152>
 800a0ce:	6833      	ldr	r3, [r6, #0]
 800a0d0:	3301      	adds	r3, #1
 800a0d2:	6033      	str	r3, [r6, #0]
 800a0d4:	68a3      	ldr	r3, [r4, #8]
 800a0d6:	3b01      	subs	r3, #1
 800a0d8:	60a3      	str	r3, [r4, #8]
 800a0da:	e7dc      	b.n	800a096 <_scanf_i+0xe2>
 800a0dc:	f1b8 0f02 	cmp.w	r8, #2
 800a0e0:	d1ad      	bne.n	800a03e <_scanf_i+0x8a>
 800a0e2:	6822      	ldr	r2, [r4, #0]
 800a0e4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a0e8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a0ec:	d1bf      	bne.n	800a06e <_scanf_i+0xba>
 800a0ee:	2110      	movs	r1, #16
 800a0f0:	6061      	str	r1, [r4, #4]
 800a0f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a0f6:	e7a1      	b.n	800a03c <_scanf_i+0x88>
 800a0f8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a0fc:	6022      	str	r2, [r4, #0]
 800a0fe:	780b      	ldrb	r3, [r1, #0]
 800a100:	702b      	strb	r3, [r5, #0]
 800a102:	3501      	adds	r5, #1
 800a104:	e7de      	b.n	800a0c4 <_scanf_i+0x110>
 800a106:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a10a:	4631      	mov	r1, r6
 800a10c:	4658      	mov	r0, fp
 800a10e:	4798      	blx	r3
 800a110:	2800      	cmp	r0, #0
 800a112:	d0df      	beq.n	800a0d4 <_scanf_i+0x120>
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	05d9      	lsls	r1, r3, #23
 800a118:	d50c      	bpl.n	800a134 <_scanf_i+0x180>
 800a11a:	454d      	cmp	r5, r9
 800a11c:	d908      	bls.n	800a130 <_scanf_i+0x17c>
 800a11e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a122:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a126:	4632      	mov	r2, r6
 800a128:	4658      	mov	r0, fp
 800a12a:	4798      	blx	r3
 800a12c:	1e6f      	subs	r7, r5, #1
 800a12e:	463d      	mov	r5, r7
 800a130:	454d      	cmp	r5, r9
 800a132:	d029      	beq.n	800a188 <_scanf_i+0x1d4>
 800a134:	6822      	ldr	r2, [r4, #0]
 800a136:	f012 0210 	ands.w	r2, r2, #16
 800a13a:	d113      	bne.n	800a164 <_scanf_i+0x1b0>
 800a13c:	702a      	strb	r2, [r5, #0]
 800a13e:	6863      	ldr	r3, [r4, #4]
 800a140:	9e00      	ldr	r6, [sp, #0]
 800a142:	4649      	mov	r1, r9
 800a144:	4658      	mov	r0, fp
 800a146:	47b0      	blx	r6
 800a148:	f8da 3000 	ldr.w	r3, [sl]
 800a14c:	6821      	ldr	r1, [r4, #0]
 800a14e:	1d1a      	adds	r2, r3, #4
 800a150:	f8ca 2000 	str.w	r2, [sl]
 800a154:	f011 0f20 	tst.w	r1, #32
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	d010      	beq.n	800a17e <_scanf_i+0x1ca>
 800a15c:	6018      	str	r0, [r3, #0]
 800a15e:	68e3      	ldr	r3, [r4, #12]
 800a160:	3301      	adds	r3, #1
 800a162:	60e3      	str	r3, [r4, #12]
 800a164:	eba5 0509 	sub.w	r5, r5, r9
 800a168:	44a8      	add	r8, r5
 800a16a:	6925      	ldr	r5, [r4, #16]
 800a16c:	4445      	add	r5, r8
 800a16e:	6125      	str	r5, [r4, #16]
 800a170:	2000      	movs	r0, #0
 800a172:	b007      	add	sp, #28
 800a174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a178:	f04f 0800 	mov.w	r8, #0
 800a17c:	e7ca      	b.n	800a114 <_scanf_i+0x160>
 800a17e:	07ca      	lsls	r2, r1, #31
 800a180:	bf4c      	ite	mi
 800a182:	8018      	strhmi	r0, [r3, #0]
 800a184:	6018      	strpl	r0, [r3, #0]
 800a186:	e7ea      	b.n	800a15e <_scanf_i+0x1aa>
 800a188:	2001      	movs	r0, #1
 800a18a:	e7f2      	b.n	800a172 <_scanf_i+0x1be>
 800a18c:	0800a4fc 	.word	0x0800a4fc
 800a190:	08007c01 	.word	0x08007c01
 800a194:	0800a339 	.word	0x0800a339
 800a198:	0800a6e5 	.word	0x0800a6e5

0800a19c <_sbrk_r>:
 800a19c:	b538      	push	{r3, r4, r5, lr}
 800a19e:	4c06      	ldr	r4, [pc, #24]	; (800a1b8 <_sbrk_r+0x1c>)
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	4605      	mov	r5, r0
 800a1a4:	4608      	mov	r0, r1
 800a1a6:	6023      	str	r3, [r4, #0]
 800a1a8:	f7f8 fc2a 	bl	8002a00 <_sbrk>
 800a1ac:	1c43      	adds	r3, r0, #1
 800a1ae:	d102      	bne.n	800a1b6 <_sbrk_r+0x1a>
 800a1b0:	6823      	ldr	r3, [r4, #0]
 800a1b2:	b103      	cbz	r3, 800a1b6 <_sbrk_r+0x1a>
 800a1b4:	602b      	str	r3, [r5, #0]
 800a1b6:	bd38      	pop	{r3, r4, r5, pc}
 800a1b8:	20000714 	.word	0x20000714

0800a1bc <__sccl>:
 800a1bc:	b570      	push	{r4, r5, r6, lr}
 800a1be:	780b      	ldrb	r3, [r1, #0]
 800a1c0:	2b5e      	cmp	r3, #94	; 0x5e
 800a1c2:	bf13      	iteet	ne
 800a1c4:	1c4a      	addne	r2, r1, #1
 800a1c6:	1c8a      	addeq	r2, r1, #2
 800a1c8:	784b      	ldrbeq	r3, [r1, #1]
 800a1ca:	2100      	movne	r1, #0
 800a1cc:	bf08      	it	eq
 800a1ce:	2101      	moveq	r1, #1
 800a1d0:	1e44      	subs	r4, r0, #1
 800a1d2:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800a1d6:	f804 1f01 	strb.w	r1, [r4, #1]!
 800a1da:	42ac      	cmp	r4, r5
 800a1dc:	d1fb      	bne.n	800a1d6 <__sccl+0x1a>
 800a1de:	b913      	cbnz	r3, 800a1e6 <__sccl+0x2a>
 800a1e0:	3a01      	subs	r2, #1
 800a1e2:	4610      	mov	r0, r2
 800a1e4:	bd70      	pop	{r4, r5, r6, pc}
 800a1e6:	f081 0401 	eor.w	r4, r1, #1
 800a1ea:	54c4      	strb	r4, [r0, r3]
 800a1ec:	1c51      	adds	r1, r2, #1
 800a1ee:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800a1f2:	2d2d      	cmp	r5, #45	; 0x2d
 800a1f4:	f101 36ff 	add.w	r6, r1, #4294967295
 800a1f8:	460a      	mov	r2, r1
 800a1fa:	d006      	beq.n	800a20a <__sccl+0x4e>
 800a1fc:	2d5d      	cmp	r5, #93	; 0x5d
 800a1fe:	d0f0      	beq.n	800a1e2 <__sccl+0x26>
 800a200:	b90d      	cbnz	r5, 800a206 <__sccl+0x4a>
 800a202:	4632      	mov	r2, r6
 800a204:	e7ed      	b.n	800a1e2 <__sccl+0x26>
 800a206:	462b      	mov	r3, r5
 800a208:	e7ef      	b.n	800a1ea <__sccl+0x2e>
 800a20a:	780e      	ldrb	r6, [r1, #0]
 800a20c:	2e5d      	cmp	r6, #93	; 0x5d
 800a20e:	d0fa      	beq.n	800a206 <__sccl+0x4a>
 800a210:	42b3      	cmp	r3, r6
 800a212:	dcf8      	bgt.n	800a206 <__sccl+0x4a>
 800a214:	3301      	adds	r3, #1
 800a216:	429e      	cmp	r6, r3
 800a218:	54c4      	strb	r4, [r0, r3]
 800a21a:	dcfb      	bgt.n	800a214 <__sccl+0x58>
 800a21c:	3102      	adds	r1, #2
 800a21e:	e7e6      	b.n	800a1ee <__sccl+0x32>

0800a220 <strncmp>:
 800a220:	b510      	push	{r4, lr}
 800a222:	b16a      	cbz	r2, 800a240 <strncmp+0x20>
 800a224:	3901      	subs	r1, #1
 800a226:	1884      	adds	r4, r0, r2
 800a228:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a22c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a230:	4293      	cmp	r3, r2
 800a232:	d103      	bne.n	800a23c <strncmp+0x1c>
 800a234:	42a0      	cmp	r0, r4
 800a236:	d001      	beq.n	800a23c <strncmp+0x1c>
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d1f5      	bne.n	800a228 <strncmp+0x8>
 800a23c:	1a98      	subs	r0, r3, r2
 800a23e:	bd10      	pop	{r4, pc}
 800a240:	4610      	mov	r0, r2
 800a242:	e7fc      	b.n	800a23e <strncmp+0x1e>

0800a244 <_strtoul_l.isra.0>:
 800a244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a248:	4680      	mov	r8, r0
 800a24a:	4689      	mov	r9, r1
 800a24c:	4692      	mov	sl, r2
 800a24e:	461e      	mov	r6, r3
 800a250:	460f      	mov	r7, r1
 800a252:	463d      	mov	r5, r7
 800a254:	9808      	ldr	r0, [sp, #32]
 800a256:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a25a:	f7fe fe4f 	bl	8008efc <__locale_ctype_ptr_l>
 800a25e:	4420      	add	r0, r4
 800a260:	7843      	ldrb	r3, [r0, #1]
 800a262:	f013 0308 	ands.w	r3, r3, #8
 800a266:	d130      	bne.n	800a2ca <_strtoul_l.isra.0+0x86>
 800a268:	2c2d      	cmp	r4, #45	; 0x2d
 800a26a:	d130      	bne.n	800a2ce <_strtoul_l.isra.0+0x8a>
 800a26c:	787c      	ldrb	r4, [r7, #1]
 800a26e:	1cbd      	adds	r5, r7, #2
 800a270:	2101      	movs	r1, #1
 800a272:	2e00      	cmp	r6, #0
 800a274:	d05c      	beq.n	800a330 <_strtoul_l.isra.0+0xec>
 800a276:	2e10      	cmp	r6, #16
 800a278:	d109      	bne.n	800a28e <_strtoul_l.isra.0+0x4a>
 800a27a:	2c30      	cmp	r4, #48	; 0x30
 800a27c:	d107      	bne.n	800a28e <_strtoul_l.isra.0+0x4a>
 800a27e:	782b      	ldrb	r3, [r5, #0]
 800a280:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a284:	2b58      	cmp	r3, #88	; 0x58
 800a286:	d14e      	bne.n	800a326 <_strtoul_l.isra.0+0xe2>
 800a288:	786c      	ldrb	r4, [r5, #1]
 800a28a:	2610      	movs	r6, #16
 800a28c:	3502      	adds	r5, #2
 800a28e:	f04f 32ff 	mov.w	r2, #4294967295
 800a292:	2300      	movs	r3, #0
 800a294:	fbb2 f2f6 	udiv	r2, r2, r6
 800a298:	fb06 fc02 	mul.w	ip, r6, r2
 800a29c:	ea6f 0c0c 	mvn.w	ip, ip
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a2a6:	2f09      	cmp	r7, #9
 800a2a8:	d817      	bhi.n	800a2da <_strtoul_l.isra.0+0x96>
 800a2aa:	463c      	mov	r4, r7
 800a2ac:	42a6      	cmp	r6, r4
 800a2ae:	dd23      	ble.n	800a2f8 <_strtoul_l.isra.0+0xb4>
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	db1e      	blt.n	800a2f2 <_strtoul_l.isra.0+0xae>
 800a2b4:	4282      	cmp	r2, r0
 800a2b6:	d31c      	bcc.n	800a2f2 <_strtoul_l.isra.0+0xae>
 800a2b8:	d101      	bne.n	800a2be <_strtoul_l.isra.0+0x7a>
 800a2ba:	45a4      	cmp	ip, r4
 800a2bc:	db19      	blt.n	800a2f2 <_strtoul_l.isra.0+0xae>
 800a2be:	fb00 4006 	mla	r0, r0, r6, r4
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a2c8:	e7eb      	b.n	800a2a2 <_strtoul_l.isra.0+0x5e>
 800a2ca:	462f      	mov	r7, r5
 800a2cc:	e7c1      	b.n	800a252 <_strtoul_l.isra.0+0xe>
 800a2ce:	2c2b      	cmp	r4, #43	; 0x2b
 800a2d0:	bf04      	itt	eq
 800a2d2:	1cbd      	addeq	r5, r7, #2
 800a2d4:	787c      	ldrbeq	r4, [r7, #1]
 800a2d6:	4619      	mov	r1, r3
 800a2d8:	e7cb      	b.n	800a272 <_strtoul_l.isra.0+0x2e>
 800a2da:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a2de:	2f19      	cmp	r7, #25
 800a2e0:	d801      	bhi.n	800a2e6 <_strtoul_l.isra.0+0xa2>
 800a2e2:	3c37      	subs	r4, #55	; 0x37
 800a2e4:	e7e2      	b.n	800a2ac <_strtoul_l.isra.0+0x68>
 800a2e6:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a2ea:	2f19      	cmp	r7, #25
 800a2ec:	d804      	bhi.n	800a2f8 <_strtoul_l.isra.0+0xb4>
 800a2ee:	3c57      	subs	r4, #87	; 0x57
 800a2f0:	e7dc      	b.n	800a2ac <_strtoul_l.isra.0+0x68>
 800a2f2:	f04f 33ff 	mov.w	r3, #4294967295
 800a2f6:	e7e5      	b.n	800a2c4 <_strtoul_l.isra.0+0x80>
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	da09      	bge.n	800a310 <_strtoul_l.isra.0+0xcc>
 800a2fc:	2322      	movs	r3, #34	; 0x22
 800a2fe:	f8c8 3000 	str.w	r3, [r8]
 800a302:	f04f 30ff 	mov.w	r0, #4294967295
 800a306:	f1ba 0f00 	cmp.w	sl, #0
 800a30a:	d107      	bne.n	800a31c <_strtoul_l.isra.0+0xd8>
 800a30c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a310:	b101      	cbz	r1, 800a314 <_strtoul_l.isra.0+0xd0>
 800a312:	4240      	negs	r0, r0
 800a314:	f1ba 0f00 	cmp.w	sl, #0
 800a318:	d0f8      	beq.n	800a30c <_strtoul_l.isra.0+0xc8>
 800a31a:	b10b      	cbz	r3, 800a320 <_strtoul_l.isra.0+0xdc>
 800a31c:	f105 39ff 	add.w	r9, r5, #4294967295
 800a320:	f8ca 9000 	str.w	r9, [sl]
 800a324:	e7f2      	b.n	800a30c <_strtoul_l.isra.0+0xc8>
 800a326:	2430      	movs	r4, #48	; 0x30
 800a328:	2e00      	cmp	r6, #0
 800a32a:	d1b0      	bne.n	800a28e <_strtoul_l.isra.0+0x4a>
 800a32c:	2608      	movs	r6, #8
 800a32e:	e7ae      	b.n	800a28e <_strtoul_l.isra.0+0x4a>
 800a330:	2c30      	cmp	r4, #48	; 0x30
 800a332:	d0a4      	beq.n	800a27e <_strtoul_l.isra.0+0x3a>
 800a334:	260a      	movs	r6, #10
 800a336:	e7aa      	b.n	800a28e <_strtoul_l.isra.0+0x4a>

0800a338 <_strtoul_r>:
 800a338:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a33a:	4c06      	ldr	r4, [pc, #24]	; (800a354 <_strtoul_r+0x1c>)
 800a33c:	4d06      	ldr	r5, [pc, #24]	; (800a358 <_strtoul_r+0x20>)
 800a33e:	6824      	ldr	r4, [r4, #0]
 800a340:	6a24      	ldr	r4, [r4, #32]
 800a342:	2c00      	cmp	r4, #0
 800a344:	bf08      	it	eq
 800a346:	462c      	moveq	r4, r5
 800a348:	9400      	str	r4, [sp, #0]
 800a34a:	f7ff ff7b 	bl	800a244 <_strtoul_l.isra.0>
 800a34e:	b003      	add	sp, #12
 800a350:	bd30      	pop	{r4, r5, pc}
 800a352:	bf00      	nop
 800a354:	20000014 	.word	0x20000014
 800a358:	20000078 	.word	0x20000078

0800a35c <__submore>:
 800a35c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a360:	460c      	mov	r4, r1
 800a362:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a364:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a368:	4299      	cmp	r1, r3
 800a36a:	d11d      	bne.n	800a3a8 <__submore+0x4c>
 800a36c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a370:	f7ff fa66 	bl	8009840 <_malloc_r>
 800a374:	b918      	cbnz	r0, 800a37e <__submore+0x22>
 800a376:	f04f 30ff 	mov.w	r0, #4294967295
 800a37a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a37e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a382:	63a3      	str	r3, [r4, #56]	; 0x38
 800a384:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a388:	6360      	str	r0, [r4, #52]	; 0x34
 800a38a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a38e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a392:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a396:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a39a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a39e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a3a2:	6020      	str	r0, [r4, #0]
 800a3a4:	2000      	movs	r0, #0
 800a3a6:	e7e8      	b.n	800a37a <__submore+0x1e>
 800a3a8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a3aa:	0077      	lsls	r7, r6, #1
 800a3ac:	463a      	mov	r2, r7
 800a3ae:	f000 f837 	bl	800a420 <_realloc_r>
 800a3b2:	4605      	mov	r5, r0
 800a3b4:	2800      	cmp	r0, #0
 800a3b6:	d0de      	beq.n	800a376 <__submore+0x1a>
 800a3b8:	eb00 0806 	add.w	r8, r0, r6
 800a3bc:	4601      	mov	r1, r0
 800a3be:	4632      	mov	r2, r6
 800a3c0:	4640      	mov	r0, r8
 800a3c2:	f7fe fdd7 	bl	8008f74 <memcpy>
 800a3c6:	f8c4 8000 	str.w	r8, [r4]
 800a3ca:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a3ce:	e7e9      	b.n	800a3a4 <__submore+0x48>

0800a3d0 <__ascii_wctomb>:
 800a3d0:	b149      	cbz	r1, 800a3e6 <__ascii_wctomb+0x16>
 800a3d2:	2aff      	cmp	r2, #255	; 0xff
 800a3d4:	bf85      	ittet	hi
 800a3d6:	238a      	movhi	r3, #138	; 0x8a
 800a3d8:	6003      	strhi	r3, [r0, #0]
 800a3da:	700a      	strbls	r2, [r1, #0]
 800a3dc:	f04f 30ff 	movhi.w	r0, #4294967295
 800a3e0:	bf98      	it	ls
 800a3e2:	2001      	movls	r0, #1
 800a3e4:	4770      	bx	lr
 800a3e6:	4608      	mov	r0, r1
 800a3e8:	4770      	bx	lr

0800a3ea <memmove>:
 800a3ea:	4288      	cmp	r0, r1
 800a3ec:	b510      	push	{r4, lr}
 800a3ee:	eb01 0302 	add.w	r3, r1, r2
 800a3f2:	d807      	bhi.n	800a404 <memmove+0x1a>
 800a3f4:	1e42      	subs	r2, r0, #1
 800a3f6:	4299      	cmp	r1, r3
 800a3f8:	d00a      	beq.n	800a410 <memmove+0x26>
 800a3fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3fe:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a402:	e7f8      	b.n	800a3f6 <memmove+0xc>
 800a404:	4283      	cmp	r3, r0
 800a406:	d9f5      	bls.n	800a3f4 <memmove+0xa>
 800a408:	1881      	adds	r1, r0, r2
 800a40a:	1ad2      	subs	r2, r2, r3
 800a40c:	42d3      	cmn	r3, r2
 800a40e:	d100      	bne.n	800a412 <memmove+0x28>
 800a410:	bd10      	pop	{r4, pc}
 800a412:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a416:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a41a:	e7f7      	b.n	800a40c <memmove+0x22>

0800a41c <__malloc_lock>:
 800a41c:	4770      	bx	lr

0800a41e <__malloc_unlock>:
 800a41e:	4770      	bx	lr

0800a420 <_realloc_r>:
 800a420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a422:	4607      	mov	r7, r0
 800a424:	4614      	mov	r4, r2
 800a426:	460e      	mov	r6, r1
 800a428:	b921      	cbnz	r1, 800a434 <_realloc_r+0x14>
 800a42a:	4611      	mov	r1, r2
 800a42c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a430:	f7ff ba06 	b.w	8009840 <_malloc_r>
 800a434:	b922      	cbnz	r2, 800a440 <_realloc_r+0x20>
 800a436:	f7ff f9b5 	bl	80097a4 <_free_r>
 800a43a:	4625      	mov	r5, r4
 800a43c:	4628      	mov	r0, r5
 800a43e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a440:	f000 f814 	bl	800a46c <_malloc_usable_size_r>
 800a444:	42a0      	cmp	r0, r4
 800a446:	d20f      	bcs.n	800a468 <_realloc_r+0x48>
 800a448:	4621      	mov	r1, r4
 800a44a:	4638      	mov	r0, r7
 800a44c:	f7ff f9f8 	bl	8009840 <_malloc_r>
 800a450:	4605      	mov	r5, r0
 800a452:	2800      	cmp	r0, #0
 800a454:	d0f2      	beq.n	800a43c <_realloc_r+0x1c>
 800a456:	4631      	mov	r1, r6
 800a458:	4622      	mov	r2, r4
 800a45a:	f7fe fd8b 	bl	8008f74 <memcpy>
 800a45e:	4631      	mov	r1, r6
 800a460:	4638      	mov	r0, r7
 800a462:	f7ff f99f 	bl	80097a4 <_free_r>
 800a466:	e7e9      	b.n	800a43c <_realloc_r+0x1c>
 800a468:	4635      	mov	r5, r6
 800a46a:	e7e7      	b.n	800a43c <_realloc_r+0x1c>

0800a46c <_malloc_usable_size_r>:
 800a46c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a470:	1f18      	subs	r0, r3, #4
 800a472:	2b00      	cmp	r3, #0
 800a474:	bfbc      	itt	lt
 800a476:	580b      	ldrlt	r3, [r1, r0]
 800a478:	18c0      	addlt	r0, r0, r3
 800a47a:	4770      	bx	lr

0800a47c <_init>:
 800a47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a47e:	bf00      	nop
 800a480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a482:	bc08      	pop	{r3}
 800a484:	469e      	mov	lr, r3
 800a486:	4770      	bx	lr

0800a488 <_fini>:
 800a488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a48a:	bf00      	nop
 800a48c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a48e:	bc08      	pop	{r3}
 800a490:	469e      	mov	lr, r3
 800a492:	4770      	bx	lr
