Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 07:25:33 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments/post_route_timing.rpt
| Design       : td_fused_top_tdf2_adjustments
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
td_fused_top_tdf2_adjustments_ram_U/we1_t1_reg/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/ENBWREN
                                                              8.394         
td_fused_top_tdf2_adjustments_ram_U/addr0_t1_reg[1]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/ADDRARDADDR[7]
                                                              8.477         
td_fused_top_tdf2_adjustments_ram_U/addr0_t1_reg[3]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/ADDRARDADDR[9]
                                                              8.576         
td_fused_top_tdf2_adjustments_ram_U/addr0_t1_reg[0]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/ADDRARDADDR[6]
                                                              8.577         
td_fused_top_tdf2_adjustments_ram_U/addr1_t1_reg[4]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/ADDRBWRADDR[10]
                                                              8.587         
td_fused_top_tdf2_adjustments_ram_U/addr0_t1_reg[4]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/ADDRARDADDR[10]
                                                              8.603         
td_fused_top_tdf2_adjustments_ram_U/addr1_t1_reg[2]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/ADDRBWRADDR[8]
                                                              8.616         
td_fused_top_tdf2_adjustments_ram_U/addr0_t1_reg[2]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/ADDRARDADDR[8]
                                                              8.680         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[8]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[8]
                                                              8.700         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[43]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[11]
                                                              8.700         
td_fused_top_tdf2_adjustments_ram_U/addr1_t1_reg[3]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/ADDRBWRADDR[9]
                                                              8.726         
td_fused_top_tdf2_adjustments_ram_U/addr1_t1_reg[0]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/ADDRBWRADDR[6]
                                                              8.729         
td_fused_top_tdf2_adjustments_ram_U/addr1_t1_reg[1]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/ADDRBWRADDR[7]
                                                              8.729         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[2]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[2]
                                                              8.737         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[32]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[0]
                                                              8.797         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[22]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[22]
                                                              8.833         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[37]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[5]
                                                              8.872         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[36]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[4]
                                                              8.873         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[45]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[13]
                                                              8.947         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[4]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[4]
                                                              8.959         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[47]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[15]
                                                              8.973         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[38]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[6]
                                                              8.973         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[9]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[9]
                                                              8.982         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[6]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[6]
                                                              8.982         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[33]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[1]
                                                              8.989         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[31]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[31]
                                                              9.007         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[0]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[0]
                                                              9.017         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[3]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[3]
                                                              9.021         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[46]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[14]
                                                              9.021         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[25]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[25]
                                                              9.030         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[29]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[29]
                                                              9.030         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[27]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[27]
                                                              9.035         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[16]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[16]
                                                              9.039         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[24]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[24]
                                                              9.041         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[10]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[10]
                                                              9.042         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[1]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[1]
                                                              9.053         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[5]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[5]
                                                              9.059         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[18]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[18]
                                                              9.070         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[17]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[17]
                                                              9.071         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[21]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[21]
                                                              9.084         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[14]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[14]
                                                              9.089         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[35]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[3]
                                                              9.091         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[12]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[12]
                                                              9.096         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[34]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[2]
                                                              9.103         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[41]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[9]
                                                              9.131         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[11]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[11]
                                                              9.139         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[13]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[13]
                                                              9.139         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[15]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[15]
                                                              9.139         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[39]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[7]
                                                              9.139         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[30]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[30]
                                                              9.141         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[7]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[7]
                                                              9.141         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[42]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[10]
                                                              9.141         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[44]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[12]
                                                              9.141         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[40]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIBDI[8]
                                                              9.141         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[19]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[19]
                                                              9.191         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[23]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[23]
                                                              9.191         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[26]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[26]
                                                              9.191         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[28]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[28]
                                                              9.191         
td_fused_top_tdf2_adjustments_ram_U/d1_t1_reg[20]/C
                               td_fused_top_tdf2_adjustments_ram_U/ram_reg/DIADI[20]
                                                              9.193         



