# Logic-Synthesis
Synthesizable VHDL codes developed during the course TIE-50206 - Logic Synthesis at Tampere University of Technology. The top level hardware implemented in Altera's DE2 board during the course is shown in the project_work figure. Others testbenchs and files were provided by the course and are not published here.
