
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.79

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency shift_reg[4]$_DFFE_PN0P_/CLK ^
  -0.24 target latency shift_reg[7]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net28 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.12    0.19    0.91 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.12    0.00    0.91 ^ shift_reg[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.91   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ shift_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.24   clock reconvergence pessimism
                          0.34    0.58   library removal time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: seed[5] (input port clocked by core_clock)
Endpoint: shift_reg[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ seed[5] (in)
                                         seed[5] (net)
                  0.00    0.00    0.20 ^ input7/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.27 ^ input7/X (sky130_fd_sc_hd__clkbuf_1)
                                         net8 (net)
                  0.04    0.00    0.27 ^ _60_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.02    0.04    0.31 v _60_/Y (sky130_fd_sc_hd__nand2_1)
                                         _21_ (net)
                  0.02    0.00    0.31 v _61_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.05    0.36 ^ _61_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _05_ (net)
                  0.06    0.00    0.36 ^ shift_reg[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.36   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ shift_reg[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.24   clock reconvergence pessimism
                         -0.04    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[5]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net28 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.12    0.19    0.91 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.12    0.00    0.91 ^ shift_reg[5]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.91   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.13    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.24 ^ shift_reg[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                          0.21    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  4.55   slack (MET)


Startpoint: shift_reg[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.19    0.43    0.67 ^ shift_reg[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net21 (net)
                  0.19    0.00    0.67 ^ _76_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.07    0.09    0.76 v _76_/Y (sky130_fd_sc_hd__nand2_1)
                                         _35_ (net)
                  0.07    0.00    0.76 v _77_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.17    0.18    0.94 ^ _77_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _36_ (net)
                  0.17    0.00    0.94 ^ _78_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.16    0.16    1.09 ^ _78_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _37_ (net)
                  0.16    0.00    1.09 ^ _79_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.11    0.13    1.22 ^ _79_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _38_ (net)
                  0.11    0.00    1.22 ^ _83_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.08    0.10    1.33 v _83_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _07_ (net)
                  0.08    0.00    1.33 v shift_reg[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.33   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ shift_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.13    5.12   library setup time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  3.79   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[5]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net28 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.12    0.19    0.91 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.12    0.00    0.91 ^ shift_reg[5]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.91   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.13    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.24 ^ shift_reg[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                          0.21    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  4.55   slack (MET)


Startpoint: shift_reg[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.19    0.43    0.67 ^ shift_reg[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net21 (net)
                  0.19    0.00    0.67 ^ _76_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.07    0.09    0.76 v _76_/Y (sky130_fd_sc_hd__nand2_1)
                                         _35_ (net)
                  0.07    0.00    0.76 v _77_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.17    0.18    0.94 ^ _77_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _36_ (net)
                  0.17    0.00    0.94 ^ _78_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.16    0.16    1.09 ^ _78_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _37_ (net)
                  0.16    0.00    1.09 ^ _79_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.11    0.13    1.22 ^ _79_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _38_ (net)
                  0.11    0.00    1.22 ^ _83_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.08    0.10    1.33 v _83_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _07_ (net)
                  0.08    0.00    1.33 v shift_reg[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.33   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ shift_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.13    5.12   library setup time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  3.79   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.302827000617981

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4892979860305786

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8748

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.04666854068636894

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9266

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.43    0.67 ^ shift_reg[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.09    0.76 v _76_/Y (sky130_fd_sc_hd__nand2_1)
   0.18    0.94 ^ _77_/Y (sky130_fd_sc_hd__xnor2_1)
   0.16    1.09 ^ _78_/Y (sky130_fd_sc_hd__xnor2_1)
   0.13    1.22 ^ _79_/Y (sky130_fd_sc_hd__xnor2_1)
   0.10    1.33 v _83_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    1.33 v shift_reg[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.33   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.24 ^ shift_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.24   clock reconvergence pessimism
  -0.13    5.12   library setup time
           5.12   data required time
---------------------------------------------------------
           5.12   data required time
          -1.33   data arrival time
---------------------------------------------------------
           3.79   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ shift_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.38    0.63 ^ shift_reg[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.70 v _82_/Y (sky130_fd_sc_hd__a22oi_1)
   0.08    0.78 ^ _83_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.78 ^ shift_reg[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.78   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ shift_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.24   clock reconvergence pessimism
  -0.04    0.20   library hold time
           0.20   data required time
---------------------------------------------------------
           0.20   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.58   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2436

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2436

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.3285

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.7892

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
285.223937

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.30e-05   9.09e-06   9.73e-11   8.21e-05  47.6%
Combinational          2.52e-05   1.94e-05   1.56e-10   4.46e-05  25.8%
Clock                  2.72e-05   1.87e-05   1.38e-11   4.60e-05  26.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.25e-04   4.73e-05   2.67e-10   1.73e-04 100.0%
                          72.6%      27.4%       0.0%
