<stg><name>leading_ones<32></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %din_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_V_read)

]]></Node>
<StgValue><ssdm name="din_V_read_2"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %upper_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %din_V_read_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="upper_V"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %icmp_ln883 = icmp ne i32 %din_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln883"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  %icmp_ln22 = icmp eq i16 %upper_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  br i1 %icmp_ln22, label %3, label %0

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %upper_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %din_V_read_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="upper_V_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln22_2 = icmp eq i8 %upper_V_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln22_2, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %upper_V_24 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %din_V_read_2, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="upper_V_24"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln22_12 = icmp eq i4 %upper_V_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_12"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %upper_V_25 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 26, i32 27)

]]></Node>
<StgValue><ssdm name="upper_V_25"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln22_13 = icmp eq i2 %upper_V_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_13"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %upper_V_26 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 30, i32 31)

]]></Node>
<StgValue><ssdm name="upper_V_26"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %icmp_ln22_14 = icmp eq i2 %upper_V_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_14"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_13" val="1"/>
<literal name="icmp_ln22_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %upper_V_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 25)

]]></Node>
<StgValue><ssdm name="upper_V_31"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_13" val="1"/>
<literal name="icmp_ln22_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="1">
<![CDATA[
:7  %idx_V_25 = zext i1 %upper_V_31 to i2

]]></Node>
<StgValue><ssdm name="idx_V_25"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_13" val="0"/>
<literal name="icmp_ln22_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %upper_V_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 27)

]]></Node>
<StgValue><ssdm name="upper_V_32"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_13" val="0"/>
<literal name="icmp_ln22_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  %idx_V_26 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_32)

]]></Node>
<StgValue><ssdm name="idx_V_26"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_14" val="1"/>
<literal name="icmp_ln22_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %upper_V_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 29)

]]></Node>
<StgValue><ssdm name="upper_V_33"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_14" val="1"/>
<literal name="icmp_ln22_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="1">
<![CDATA[
:11  %idx_V_27 = zext i1 %upper_V_33 to i2

]]></Node>
<StgValue><ssdm name="idx_V_27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_14" val="0"/>
<literal name="icmp_ln22_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %upper_V_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 31)

]]></Node>
<StgValue><ssdm name="upper_V_34"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_14" val="0"/>
<literal name="icmp_ln22_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  %idx_V_28 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_34)

]]></Node>
<StgValue><ssdm name="idx_V_28"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:14  %idxl_V_13 = select i1 %icmp_ln22_13, i2 %idx_V_25, i2 %idx_V_26

]]></Node>
<StgValue><ssdm name="idxl_V_13"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="2">
<![CDATA[
:15  %idx_V_29 = zext i2 %idxl_V_13 to i3

]]></Node>
<StgValue><ssdm name="idx_V_29"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:16  %idxu_V_12 = select i1 %icmp_ln22_14, i2 %idx_V_27, i2 %idx_V_28

]]></Node>
<StgValue><ssdm name="idxu_V_12"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
<literal name="icmp_ln22_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:17  %idx_V_30 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %idxu_V_12)

]]></Node>
<StgValue><ssdm name="idx_V_30"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:18  %idx_V_34 = select i1 %icmp_ln22_12, i3 %idx_V_29, i3 %idx_V_30

]]></Node>
<StgValue><ssdm name="idx_V_34"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:19  %idx_V_32 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %idx_V_34)

]]></Node>
<StgValue><ssdm name="idx_V_32"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %"leading_ones<16>.exit"

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %upper_V_17 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %din_V_read_2, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="upper_V_17"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln22_9 = icmp eq i4 %upper_V_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %upper_V_18 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="upper_V_18"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln22_10 = icmp eq i2 %upper_V_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_10"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %upper_V_19 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 22, i32 23)

]]></Node>
<StgValue><ssdm name="upper_V_19"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %icmp_ln22_11 = icmp eq i2 %upper_V_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_11"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_10" val="1"/>
<literal name="icmp_ln22_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %upper_V_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 17)

]]></Node>
<StgValue><ssdm name="upper_V_35"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_10" val="1"/>
<literal name="icmp_ln22_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="1">
<![CDATA[
:7  %idx_V_17 = zext i1 %upper_V_35 to i2

]]></Node>
<StgValue><ssdm name="idx_V_17"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_10" val="0"/>
<literal name="icmp_ln22_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %upper_V_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 19)

]]></Node>
<StgValue><ssdm name="upper_V_36"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_10" val="0"/>
<literal name="icmp_ln22_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  %idx_V_18 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_36)

]]></Node>
<StgValue><ssdm name="idx_V_18"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_11" val="1"/>
<literal name="icmp_ln22_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %upper_V_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 21)

]]></Node>
<StgValue><ssdm name="upper_V_37"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_11" val="1"/>
<literal name="icmp_ln22_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="1">
<![CDATA[
:11  %idx_V_19 = zext i1 %upper_V_37 to i2

]]></Node>
<StgValue><ssdm name="idx_V_19"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_11" val="0"/>
<literal name="icmp_ln22_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %upper_V_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 23)

]]></Node>
<StgValue><ssdm name="upper_V_38"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_11" val="0"/>
<literal name="icmp_ln22_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  %idx_V_20 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_38)

]]></Node>
<StgValue><ssdm name="idx_V_20"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:14  %idxl_V_9 = select i1 %icmp_ln22_10, i2 %idx_V_17, i2 %idx_V_18

]]></Node>
<StgValue><ssdm name="idxl_V_9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="2">
<![CDATA[
:15  %idx_V_21 = zext i2 %idxl_V_9 to i3

]]></Node>
<StgValue><ssdm name="idx_V_21"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:16  %idxu_V_9 = select i1 %icmp_ln22_11, i2 %idx_V_19, i2 %idx_V_20

]]></Node>
<StgValue><ssdm name="idxu_V_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
<literal name="icmp_ln22_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:17  %idx_V_22 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %idxu_V_9)

]]></Node>
<StgValue><ssdm name="idx_V_22"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:18  %idx_V_35 = select i1 %icmp_ln22_9, i3 %idx_V_21, i3 %idx_V_22

]]></Node>
<StgValue><ssdm name="idx_V_35"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="3">
<![CDATA[
:19  %idx_V_24 = zext i3 %idx_V_35 to i4

]]></Node>
<StgValue><ssdm name="idx_V_24"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln22_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %"leading_ones<16>.exit"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
leading_ones<16>.exit:0  %idxu_V_14 = phi i4 [ %idx_V_32, %1 ], [ %idx_V_24, %2 ]

]]></Node>
<StgValue><ssdm name="idxu_V_14"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
leading_ones<16>.exit:1  %idx_V_33 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %idxu_V_14)

]]></Node>
<StgValue><ssdm name="idx_V_33"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
leading_ones<16>.exit:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %upper_V_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %din_V_read_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="upper_V_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln22_1 = icmp eq i8 %upper_V_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln22_1, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %upper_V_10 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %din_V_read_2, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="upper_V_10"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln22_6 = icmp eq i4 %upper_V_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %upper_V_11 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 10, i32 11)

]]></Node>
<StgValue><ssdm name="upper_V_11"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln22_7 = icmp eq i2 %upper_V_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %upper_V_12 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="upper_V_12"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %icmp_ln22_8 = icmp eq i2 %upper_V_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_8"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_7" val="1"/>
<literal name="icmp_ln22_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %upper_V_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 9)

]]></Node>
<StgValue><ssdm name="upper_V_39"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_7" val="1"/>
<literal name="icmp_ln22_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="1">
<![CDATA[
:7  %idx_V_9 = zext i1 %upper_V_39 to i2

]]></Node>
<StgValue><ssdm name="idx_V_9"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_7" val="0"/>
<literal name="icmp_ln22_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %upper_V_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 11)

]]></Node>
<StgValue><ssdm name="upper_V_40"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_7" val="0"/>
<literal name="icmp_ln22_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  %idx_V_10 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_40)

]]></Node>
<StgValue><ssdm name="idx_V_10"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_8" val="1"/>
<literal name="icmp_ln22_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %upper_V_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 13)

]]></Node>
<StgValue><ssdm name="upper_V_41"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_8" val="1"/>
<literal name="icmp_ln22_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="1">
<![CDATA[
:11  %idx_V_11 = zext i1 %upper_V_41 to i2

]]></Node>
<StgValue><ssdm name="idx_V_11"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_8" val="0"/>
<literal name="icmp_ln22_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %upper_V_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 15)

]]></Node>
<StgValue><ssdm name="upper_V_42"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_8" val="0"/>
<literal name="icmp_ln22_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  %idx_V_12 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_42)

]]></Node>
<StgValue><ssdm name="idx_V_12"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:14  %idxl_V_6 = select i1 %icmp_ln22_7, i2 %idx_V_9, i2 %idx_V_10

]]></Node>
<StgValue><ssdm name="idxl_V_6"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="2">
<![CDATA[
:15  %idx_V_13 = zext i2 %idxl_V_6 to i3

]]></Node>
<StgValue><ssdm name="idx_V_13"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:16  %idxu_V_5 = select i1 %icmp_ln22_8, i2 %idx_V_11, i2 %idx_V_12

]]></Node>
<StgValue><ssdm name="idxu_V_5"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
<literal name="icmp_ln22_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:17  %idx_V_14 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %idxu_V_5)

]]></Node>
<StgValue><ssdm name="idx_V_14"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:18  %idx_V_36 = select i1 %icmp_ln22_6, i3 %idx_V_13, i3 %idx_V_14

]]></Node>
<StgValue><ssdm name="idx_V_36"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:19  %idx_V_16 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %idx_V_36)

]]></Node>
<StgValue><ssdm name="idx_V_16"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %"leading_ones<16>.exit13"

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %upper_V_3 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %din_V_read_2, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="upper_V_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln22_3 = icmp eq i4 %upper_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_3"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %upper_V_4 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="upper_V_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln22_4 = icmp eq i2 %upper_V_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_4"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %upper_V_5 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %din_V_read_2, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="upper_V_5"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %icmp_ln22_5 = icmp eq i2 %upper_V_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_5"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_4" val="1"/>
<literal name="icmp_ln22_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %upper_V_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 1)

]]></Node>
<StgValue><ssdm name="upper_V_43"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_4" val="1"/>
<literal name="icmp_ln22_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="1">
<![CDATA[
:7  %idx_V_1 = zext i1 %upper_V_43 to i2

]]></Node>
<StgValue><ssdm name="idx_V_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_4" val="0"/>
<literal name="icmp_ln22_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %upper_V_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="upper_V_44"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_4" val="0"/>
<literal name="icmp_ln22_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  %idx_V_2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_44)

]]></Node>
<StgValue><ssdm name="idx_V_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_5" val="1"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %upper_V_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 5)

]]></Node>
<StgValue><ssdm name="upper_V_45"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_5" val="1"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="1">
<![CDATA[
:11  %idx_V_3 = zext i1 %upper_V_45 to i2

]]></Node>
<StgValue><ssdm name="idx_V_3"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_5" val="0"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %upper_V_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %din_V_read_2, i32 7)

]]></Node>
<StgValue><ssdm name="upper_V_46"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_5" val="0"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  %idx_V_4 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %upper_V_46)

]]></Node>
<StgValue><ssdm name="idx_V_4"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:14  %idxl_V_2 = select i1 %icmp_ln22_4, i2 %idx_V_1, i2 %idx_V_2

]]></Node>
<StgValue><ssdm name="idxl_V_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="2">
<![CDATA[
:15  %idx_V_5 = zext i2 %idxl_V_2 to i3

]]></Node>
<StgValue><ssdm name="idx_V_5"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:16  %idxu_V_2 = select i1 %icmp_ln22_5, i2 %idx_V_3, i2 %idx_V_4

]]></Node>
<StgValue><ssdm name="idxu_V_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
<literal name="icmp_ln22_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:17  %idx_V_6 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %idxu_V_2)

]]></Node>
<StgValue><ssdm name="idx_V_6"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:18  %idx_V_37 = select i1 %icmp_ln22_3, i3 %idx_V_5, i3 %idx_V_6

]]></Node>
<StgValue><ssdm name="idx_V_37"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="3">
<![CDATA[
:19  %idx_V_8 = zext i3 %idx_V_37 to i4

]]></Node>
<StgValue><ssdm name="idx_V_8"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %"leading_ones<16>.exit13"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
leading_ones<16>.exit13:0  %idxl_V_14 = phi i4 [ %idx_V_16, %4 ], [ %idx_V_8, %5 ]

]]></Node>
<StgValue><ssdm name="idxl_V_14"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="4">
<![CDATA[
leading_ones<16>.exit13:1  %idx_V = zext i4 %idxl_V_14 to i5

]]></Node>
<StgValue><ssdm name="idx_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
leading_ones<16>.exit13:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %ssdm_int_V_write_ass = phi i5 [ %idx_V_33, %"leading_ones<16>.exit" ], [ %idx_V, %"leading_ones<16>.exit13" ]

]]></Node>
<StgValue><ssdm name="ssdm_int_V_write_ass"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="1">
<![CDATA[
:1  %mrv = insertvalue { i1, i5 } undef, i1 %icmp_ln883, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="5">
<![CDATA[
:2  %mrv_1 = insertvalue { i1, i5 } %mrv, i5 %ssdm_int_V_write_ass, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="6">
<![CDATA[
:3  ret { i1, i5 } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
