vlib questa_lib/work
vlib questa_lib/msim

vlib questa_lib/msim/xilinx_vip
vlib questa_lib/msim/xpm
vlib questa_lib/msim/xil_defaultlib
vlib questa_lib/msim/axi_lite_ipif_v3_0_4
vlib questa_lib/msim/axi_ethernet_buffer_v2_0_22
vlib questa_lib/msim/xbip_utils_v3_0_10
vlib questa_lib/msim/xbip_pipe_v3_0_6
vlib questa_lib/msim/xbip_bram18k_v3_0_6
vlib questa_lib/msim/mult_gen_v12_0_16
vlib questa_lib/msim/tri_mode_ethernet_mac_v9_0_16
vlib questa_lib/msim/c_reg_fd_v12_0_6
vlib questa_lib/msim/c_mux_bit_v12_0_6
vlib questa_lib/msim/c_shift_ram_v12_0_14
vlib questa_lib/msim/xbip_dsp48_wrapper_v3_0_4
vlib questa_lib/msim/xbip_dsp48_addsub_v3_0_6
vlib questa_lib/msim/xbip_addsub_v3_0_6
vlib questa_lib/msim/c_addsub_v12_0_14
vlib questa_lib/msim/c_gate_bit_v12_0_6
vlib questa_lib/msim/xbip_counter_v3_0_6
vlib questa_lib/msim/c_counter_binary_v12_0_14
vlib questa_lib/msim/xlconstant_v1_1_7
vlib questa_lib/msim/util_vector_logic_v2_0_1
vlib questa_lib/msim/microblaze_v11_0_3
vlib questa_lib/msim/lib_pkg_v1_0_2
vlib questa_lib/msim/fifo_generator_v13_2_5
vlib questa_lib/msim/lib_fifo_v1_0_14
vlib questa_lib/msim/lib_srl_fifo_v1_0_2
vlib questa_lib/msim/lib_cdc_v1_0_2
vlib questa_lib/msim/axi_datamover_v5_1_23
vlib questa_lib/msim/axi_sg_v4_1_13
vlib questa_lib/msim/axi_dma_v7_1_22
vlib questa_lib/msim/lmb_v10_v3_0_11
vlib questa_lib/msim/lmb_bram_if_cntlr_v4_0_18
vlib questa_lib/msim/blk_mem_gen_v8_4_4
vlib questa_lib/msim/mdm_v3_2_18
vlib questa_lib/msim/proc_sys_reset_v5_0_13
vlib questa_lib/msim/smartconnect_v1_0
vlib questa_lib/msim/axi_infrastructure_v1_1_0
vlib questa_lib/msim/axi_register_slice_v2_1_21
vlib questa_lib/msim/axi_vip_v1_1_7
vlib questa_lib/msim/generic_baseblocks_v2_1_0
vlib questa_lib/msim/axi_data_fifo_v2_1_20
vlib questa_lib/msim/axi_crossbar_v2_1_22
vlib questa_lib/msim/axi_uartlite_v2_0_25
vlib questa_lib/msim/interrupt_control_v3_1_4
vlib questa_lib/msim/axi_gpio_v2_0_23

vmap xilinx_vip questa_lib/msim/xilinx_vip
vmap xpm questa_lib/msim/xpm
vmap xil_defaultlib questa_lib/msim/xil_defaultlib
vmap axi_lite_ipif_v3_0_4 questa_lib/msim/axi_lite_ipif_v3_0_4
vmap axi_ethernet_buffer_v2_0_22 questa_lib/msim/axi_ethernet_buffer_v2_0_22
vmap xbip_utils_v3_0_10 questa_lib/msim/xbip_utils_v3_0_10
vmap xbip_pipe_v3_0_6 questa_lib/msim/xbip_pipe_v3_0_6
vmap xbip_bram18k_v3_0_6 questa_lib/msim/xbip_bram18k_v3_0_6
vmap mult_gen_v12_0_16 questa_lib/msim/mult_gen_v12_0_16
vmap tri_mode_ethernet_mac_v9_0_16 questa_lib/msim/tri_mode_ethernet_mac_v9_0_16
vmap c_reg_fd_v12_0_6 questa_lib/msim/c_reg_fd_v12_0_6
vmap c_mux_bit_v12_0_6 questa_lib/msim/c_mux_bit_v12_0_6
vmap c_shift_ram_v12_0_14 questa_lib/msim/c_shift_ram_v12_0_14
vmap xbip_dsp48_wrapper_v3_0_4 questa_lib/msim/xbip_dsp48_wrapper_v3_0_4
vmap xbip_dsp48_addsub_v3_0_6 questa_lib/msim/xbip_dsp48_addsub_v3_0_6
vmap xbip_addsub_v3_0_6 questa_lib/msim/xbip_addsub_v3_0_6
vmap c_addsub_v12_0_14 questa_lib/msim/c_addsub_v12_0_14
vmap c_gate_bit_v12_0_6 questa_lib/msim/c_gate_bit_v12_0_6
vmap xbip_counter_v3_0_6 questa_lib/msim/xbip_counter_v3_0_6
vmap c_counter_binary_v12_0_14 questa_lib/msim/c_counter_binary_v12_0_14
vmap xlconstant_v1_1_7 questa_lib/msim/xlconstant_v1_1_7
vmap util_vector_logic_v2_0_1 questa_lib/msim/util_vector_logic_v2_0_1
vmap microblaze_v11_0_3 questa_lib/msim/microblaze_v11_0_3
vmap lib_pkg_v1_0_2 questa_lib/msim/lib_pkg_v1_0_2
vmap fifo_generator_v13_2_5 questa_lib/msim/fifo_generator_v13_2_5
vmap lib_fifo_v1_0_14 questa_lib/msim/lib_fifo_v1_0_14
vmap lib_srl_fifo_v1_0_2 questa_lib/msim/lib_srl_fifo_v1_0_2
vmap lib_cdc_v1_0_2 questa_lib/msim/lib_cdc_v1_0_2
vmap axi_datamover_v5_1_23 questa_lib/msim/axi_datamover_v5_1_23
vmap axi_sg_v4_1_13 questa_lib/msim/axi_sg_v4_1_13
vmap axi_dma_v7_1_22 questa_lib/msim/axi_dma_v7_1_22
vmap lmb_v10_v3_0_11 questa_lib/msim/lmb_v10_v3_0_11
vmap lmb_bram_if_cntlr_v4_0_18 questa_lib/msim/lmb_bram_if_cntlr_v4_0_18
vmap blk_mem_gen_v8_4_4 questa_lib/msim/blk_mem_gen_v8_4_4
vmap mdm_v3_2_18 questa_lib/msim/mdm_v3_2_18
vmap proc_sys_reset_v5_0_13 questa_lib/msim/proc_sys_reset_v5_0_13
vmap smartconnect_v1_0 questa_lib/msim/smartconnect_v1_0
vmap axi_infrastructure_v1_1_0 questa_lib/msim/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_21 questa_lib/msim/axi_register_slice_v2_1_21
vmap axi_vip_v1_1_7 questa_lib/msim/axi_vip_v1_1_7
vmap generic_baseblocks_v2_1_0 questa_lib/msim/generic_baseblocks_v2_1_0
vmap axi_data_fifo_v2_1_20 questa_lib/msim/axi_data_fifo_v2_1_20
vmap axi_crossbar_v2_1_22 questa_lib/msim/axi_crossbar_v2_1_22
vmap axi_uartlite_v2_0_25 questa_lib/msim/axi_uartlite_v2_0_25
vmap interrupt_control_v3_1_4 questa_lib/msim/interrupt_control_v3_1_4
vmap axi_gpio_v2_0_23 questa_lib/msim/axi_gpio_v2_0_23

vlog -work xilinx_vip  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm  -93 \
"D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work xil_defaultlib  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/sim/Micro.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/Micro_mig_7series_0_3_mig_sim.v" \
"../../../bd/Micro/ip/Micro_mig_7series_0_3/Micro_mig_7series_0_3/user_design/rtl/Micro_mig_7series_0_3.v" \

vcom -work axi_lite_ipif_v3_0_4  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work axi_ethernet_buffer_v2_0_22  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/6cd5/hdl/axi_ethernet_buffer_v2_0_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_0/sim/bd_bd72_eth_buf_0.vhd" \

vcom -work xbip_utils_v3_0_10  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_6  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_6  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_16  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ce84/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vlog -work tri_mode_ethernet_mac_v9_0_16  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/f7d0/hdl/tri_mode_ethernet_mac_v9_0_rfs.v" \

vcom -work tri_mode_ethernet_mac_v9_0_16  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/f7d0/hdl/tri_mode_ethernet_mac_v9_0_rfs.vhd" \

vlog -work xil_defaultlib  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/common/bd_bd72_mac_0_block_reset_sync.v" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/common/bd_bd72_mac_0_block_sync_block.v" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_bd72_mac_0_axi4_lite_ipif_top.vhd" \

vlog -work xil_defaultlib  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_bd72_mac_0_axi4_lite_ipif_wrapper.v" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/physical/bd_bd72_mac_0_gmii_if.v" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_bd72_mac_0_tx_clk_gen.v" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/statistics/bd_bd72_mac_0_vector_decode.v" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_bd72_mac_0_block.v" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_bd72_mac_0_support.v" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_bd72_mac_0_support_resets.v" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_bd72_mac_0.v" \

vcom -work c_reg_fd_v12_0_6  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vcom -work c_mux_bit_v12_0_6  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ecb4/hdl/c_mux_bit_v12_0_vh_rfs.vhd" \

vcom -work c_shift_ram_v12_0_14  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2598/hdl/c_shift_ram_v12_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_2/sim/bd_bd72_c_shift_ram_0_0.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_4  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_6  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_addsub_v3_0_6  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vcom -work c_addsub_v12_0_14  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vcom -work c_gate_bit_v12_0_6  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/7161/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \

vcom -work xbip_counter_v3_0_6  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/9ac8/hdl/xbip_counter_v3_0_vh_rfs.vhd" \

vcom -work c_counter_binary_v12_0_14  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/1f12/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_3/sim/bd_bd72_c_counter_binary_0_0.vhd" \

vlog -work xlconstant_v1_1_7  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_4/sim/bd_bd72_xlconstant_0_0.v" \

vlog -work util_vector_logic_v2_0_1  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

vlog -work xil_defaultlib  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/ip/ip_5/sim/bd_bd72_util_vector_logic_0_0.v" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/bd_0/sim/bd_bd72.v" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_2/sim/Micro_axi_ethernet_0_2.v" \

vcom -work microblaze_v11_0_3  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/1efc/hdl/microblaze_v11_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_microblaze_0_1/sim/Micro_microblaze_0_1.vhd" \

vcom -work lib_pkg_v1_0_2  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vlog -work fifo_generator_v13_2_5  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_5  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_5  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \

vcom -work lib_fifo_v1_0_14  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work lib_cdc_v1_0_2  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_23  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vcom -work axi_sg_v4_1_13  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd" \

vcom -work axi_dma_v7_1_22  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_dma_2/sim/Micro_axi_ethernet_0_dma_2.vhd" \

vlog -work xil_defaultlib  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_gtxclk_1/Micro_axi_ethernet_0_gtxclk_1_clk_wiz.v" \
"../../../bd/Micro/ip/Micro_axi_ethernet_0_gtxclk_1/Micro_axi_ethernet_0_gtxclk_1.v" \

vcom -work lmb_v10_v3_0_11  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_dlmb_v10_1/sim/Micro_dlmb_v10_1.vhd" \
"../../../bd/Micro/ip/Micro_ilmb_v10_1/sim/Micro_ilmb_v10_1.vhd" \

vcom -work lmb_bram_if_cntlr_v4_0_18  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_dlmb_bram_if_cntlr_1/sim/Micro_dlmb_bram_if_cntlr_1.vhd" \
"../../../bd/Micro/ip/Micro_ilmb_bram_if_cntlr_1/sim/Micro_ilmb_bram_if_cntlr_1.vhd" \

vlog -work blk_mem_gen_v8_4_4  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \

vlog -work xil_defaultlib  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_lmb_bram_1/sim/Micro_lmb_bram_1.v" \

vcom -work mdm_v3_2_18  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_mdm_1_1/sim/Micro_mdm_1_1.vhd" \

vcom -work proc_sys_reset_v5_0_13  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_rst_mig_7series_0_100M_0/sim/Micro_rst_mig_7series_0_100M_0.vhd" \

vlog -work xil_defaultlib  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/sim/bd_c7a3.v" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_0/sim/bd_c7a3_one_0.v" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_1/sim/bd_c7a3_psr0_0.vhd" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_2/sim/bd_c7a3_psr_aclk_0.vhd" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_3/sim/bd_c7a3_psr_aclk1_0.vhd" \

vlog -work smartconnect_v1_0  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_4/sim/bd_c7a3_arsw_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_5/sim/bd_c7a3_rsw_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_6/sim/bd_c7a3_awsw_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_7/sim/bd_c7a3_wsw_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_8/sim/bd_c7a3_bsw_0.sv" \

vlog -work smartconnect_v1_0  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/053f/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_9/sim/bd_c7a3_s00mmu_0.sv" \

vlog -work smartconnect_v1_0  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ca72/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_10/sim/bd_c7a3_s00tr_0.sv" \

vlog -work smartconnect_v1_0  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/9d43/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_11/sim/bd_c7a3_s00sic_0.sv" \

vlog -work smartconnect_v1_0  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/b89e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_12/sim/bd_c7a3_s00a2s_0.sv" \

vlog -work smartconnect_v1_0  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_13/sim/bd_c7a3_sarn_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_14/sim/bd_c7a3_srn_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_15/sim/bd_c7a3_sawn_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_16/sim/bd_c7a3_swn_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_17/sim/bd_c7a3_sbn_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_18/sim/bd_c7a3_s01mmu_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_19/sim/bd_c7a3_s01tr_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_20/sim/bd_c7a3_s01sic_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_21/sim/bd_c7a3_s01a2s_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_22/sim/bd_c7a3_sarn_1.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_23/sim/bd_c7a3_srn_1.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_24/sim/bd_c7a3_s02mmu_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_25/sim/bd_c7a3_s02tr_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_26/sim/bd_c7a3_s02sic_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_27/sim/bd_c7a3_s02a2s_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_28/sim/bd_c7a3_sarn_2.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_29/sim/bd_c7a3_srn_2.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_30/sim/bd_c7a3_s03mmu_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_31/sim/bd_c7a3_s03tr_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_32/sim/bd_c7a3_s03sic_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_33/sim/bd_c7a3_s03a2s_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_34/sim/bd_c7a3_sawn_1.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_35/sim/bd_c7a3_swn_1.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_36/sim/bd_c7a3_sbn_1.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_37/sim/bd_c7a3_s04mmu_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_38/sim/bd_c7a3_s04tr_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_39/sim/bd_c7a3_s04sic_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_40/sim/bd_c7a3_s04a2s_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_41/sim/bd_c7a3_sarn_3.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_42/sim/bd_c7a3_srn_3.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_43/sim/bd_c7a3_sawn_2.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_44/sim/bd_c7a3_swn_2.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_45/sim/bd_c7a3_sbn_2.sv" \

vlog -work smartconnect_v1_0  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/7005/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_46/sim/bd_c7a3_m00s2a_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_47/sim/bd_c7a3_m00arn_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_48/sim/bd_c7a3_m00rn_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_49/sim/bd_c7a3_m00awn_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_50/sim/bd_c7a3_m00wn_0.sv" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_51/sim/bd_c7a3_m00bn_0.sv" \

vlog -work smartconnect_v1_0  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/7af8/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_smc_0/bd_0/ip/ip_52/sim/bd_c7a3_m00e_0.sv" \

vlog -work axi_infrastructure_v1_1_0  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_21  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_7  -sv -L axi_vip_v1_1_7 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ce6c/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work xil_defaultlib  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_axi_smc_0/sim/Micro_axi_smc_0.v" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_rst_mig_7series_0_200M_1/sim/Micro_rst_mig_7series_0_200M_1.vhd" \

vlog -work generic_baseblocks_v2_1_0  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_20  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_22  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/8b3d" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/2702/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/4676/hdl/verilog" "+incdir+../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/ec67/hdl" "+incdir+D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../bd/Micro/ip/Micro_xbar_1/sim/Micro_xbar_1.v" \

vcom -work axi_uartlite_v2_0_25  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/43b7/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_axi_uartlite_0_1/sim/Micro_axi_uartlite_0_1.vhd" \

vcom -work interrupt_control_v3_1_4  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_23  -93 \
"../../../../project_kintex7.srcs/sources_1/bd/Micro/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/Micro/ip/Micro_axi_gpio_0_1/sim/Micro_axi_gpio_0_1.vhd" \

vlog -work xil_defaultlib \
"glbl.v"

