

================================================================
== Vivado HLS Report for 'xfExtractPixels'
================================================================
* Date:           Wed Mar 18 11:34:54 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 1.958 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%pos_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %pos_r)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 2 'read' 'pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%val1_V_read_2 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %val1_V_read)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 3 'read' 'val1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_buf_3_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_3_V_read)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 4 'read' 'tmp_buf_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_buf_2_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_2_V_read)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 5 'read' 'tmp_buf_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_buf_1_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_1_V_read)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 6 'read' 'tmp_buf_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_buf_0_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_0_V_read)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 7 'read' 'tmp_buf_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i1 %pos_read to i2" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:75]   --->   Operation 8 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%write_flag = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 false, i1 false, i1 false, i2 %zext_ln321)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:75]   --->   Operation 9 'mux' 'write_flag' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%write_flag4 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 true, i1 false, i1 false, i2 %zext_ln321)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:75]   --->   Operation 10 'mux' 'write_flag4' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_3)   --->   "%write_flag1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 false, i1 true, i2 %zext_ln321)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:75]   --->   Operation 11 'mux' 'write_flag1' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_2)   --->   "%write_flag8 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 true, i1 false, i2 %zext_ln321)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:75]   --->   Operation 12 'mux' 'write_flag8' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.95ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %write_flag, i24 %val1_V_read_2, i24 %tmp_buf_0_V_read_1" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 13 'select' 'select_ln78' <Predicate = true> <Delay = 1.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.95ns) (out node of the LUT)   --->   "%select_ln78_1 = select i1 %write_flag4, i24 %val1_V_read_2, i24 %tmp_buf_1_V_read_1" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 14 'select' 'select_ln78_1' <Predicate = true> <Delay = 1.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.95ns) (out node of the LUT)   --->   "%select_ln78_2 = select i1 %write_flag8, i24 %val1_V_read_2, i24 %tmp_buf_2_V_read_1" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 15 'select' 'select_ln78_2' <Predicate = true> <Delay = 1.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.95ns) (out node of the LUT)   --->   "%select_ln78_3 = select i1 %write_flag1, i24 %val1_V_read_2, i24 %tmp_buf_3_V_read_1" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 16 'select' 'select_ln78_3' <Predicate = true> <Delay = 1.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i24, i24, i24, i24 } undef, i24 %select_ln78, 0" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 17 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i24, i24, i24, i24 } %mrv, i24 %select_ln78_1, 1" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 18 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i24, i24, i24, i24 } %mrv_1, i24 %select_ln78_2, 2" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 19 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i24, i24, i24, i24 } %mrv_2, i24 %select_ln78_3, 3" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 20 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "ret { i24, i24, i24, i24 } %mrv_3" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.96ns
The critical path consists of the following:
	wire read on port 'pos_r' (D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64) [7]  (0 ns)
	'mux' operation ('write_flag', D:/Xilinx/xfopencv-master/include\common/xf_utility.h:75) [14]  (0 ns)
	'select' operation ('tmp_buf[0].V', D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78) [18]  (1.96 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
