Analysis & Synthesis report for Public_HDL
Mon May 15 09:10:27 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for Read_Write:U2|altsyncram:RW_rtl_0|altsyncram_q0d1:auto_generated
 13. Parameter Settings for Inferred Entity Instance: Read_Write:U2|altsyncram:RW_rtl_0
 14. altsyncram Parameter Settings by Entity Instance
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 15 09:10:27 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; Public_HDL                                     ;
; Top-level Entity Name              ; main                                           ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 64                                             ;
;     Total combinational functions  ; 29                                             ;
;     Dedicated logic registers      ; 47                                             ;
; Total registers                    ; 47                                             ;
; Total pins                         ; 54                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 160                                            ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; main               ; Public_HDL         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; Counter_Five_Bits.v              ; yes             ; User Verilog HDL File        ; C:/Users/Vivobook/Desktop/Public_HDL_2/Counter_Five_Bits.v                      ;         ;
; Multiplexer_Public.v             ; yes             ; User Verilog HDL File        ; C:/Users/Vivobook/Desktop/Public_HDL_2/Multiplexer_Public.v                     ;         ;
; Shift_Register.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Vivobook/Desktop/Public_HDL_2/Shift_Register.v                         ;         ;
; ROM.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Vivobook/Desktop/Public_HDL_2/ROM.v                                    ;         ;
; Read_Write.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Vivobook/Desktop/Public_HDL_2/Read_Write.v                             ;         ;
; main.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Vivobook/Desktop/Public_HDL_2/main.v                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_q0d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Vivobook/Desktop/Public_HDL_2/db/altsyncram_q0d1.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 64       ;
;                                             ;          ;
; Total combinational functions               ; 29       ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 14       ;
;     -- 3 input functions                    ; 11       ;
;     -- <=2 input functions                  ; 4        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 26       ;
;     -- arithmetic mode                      ; 3        ;
;                                             ;          ;
; Total registers                             ; 47       ;
;     -- Dedicated logic registers            ; 47       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 54       ;
; Total memory bits                           ; 160      ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; WE~input ;
; Maximum fan-out                             ; 57       ;
; Total fan-out                               ; 372      ;
; Average fan-out                             ; 1.97     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                    ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------+--------------------+--------------+
; |main                                     ; 29 (0)              ; 47 (0)                    ; 160         ; 0          ; 0            ; 0       ; 0         ; 54   ; 0            ; 0          ; |main                                                                  ; main               ; work         ;
;    |Counter_Five_Bits:U0|                 ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|Counter_Five_Bits:U0                                             ; Counter_Five_Bits  ; work         ;
;    |Multiplexer_Public:U1|                ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|Multiplexer_Public:U1                                            ; Multiplexer_Public ; work         ;
;    |ROM:U3|                               ; 19 (19)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ROM:U3                                                           ; ROM                ; work         ;
;    |Read_Write:U2|                        ; 0 (0)               ; 0 (0)                     ; 160         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|Read_Write:U2                                                    ; Read_Write         ; work         ;
;       |altsyncram:RW_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 160         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|Read_Write:U2|altsyncram:RW_rtl_0                                ; altsyncram         ; work         ;
;          |altsyncram_q0d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 160         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|Read_Write:U2|altsyncram:RW_rtl_0|altsyncram_q0d1:auto_generated ; altsyncram_q0d1    ; work         ;
;    |Shift_Register:U4|                    ; 0 (0)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|Shift_Register:U4                                                ; Shift_Register     ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Read_Write:U2|altsyncram:RW_rtl_0|altsyncram_q0d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 5            ; 32           ; 5            ; 160  ; None ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 47    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 47    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ROM:U3|Data_Out_Rom[0]                  ; 2       ;
; ROM:U3|Data_Out_Rom[1]                  ; 2       ;
; ROM:U3|Data_Out_Rom[2]                  ; 2       ;
; ROM:U3|Data_Out_Rom[3]                  ; 2       ;
; ROM:U3|Data_Out_Rom[4]                  ; 2       ;
; ROM:U3|Data_Out_Rom[5]                  ; 2       ;
; ROM:U3|Data_Out_Rom[6]                  ; 2       ;
; Shift_Register:U4|Dout1[0]              ; 2       ;
; Shift_Register:U4|Dout1[1]              ; 2       ;
; Shift_Register:U4|Dout1[2]              ; 2       ;
; Shift_Register:U4|Dout1[3]              ; 2       ;
; Shift_Register:U4|Dout1[4]              ; 2       ;
; Shift_Register:U4|Dout1[5]              ; 2       ;
; Shift_Register:U4|Dout1[6]              ; 2       ;
; Shift_Register:U4|Dout2[0]              ; 2       ;
; Shift_Register:U4|Dout2[1]              ; 2       ;
; Shift_Register:U4|Dout2[2]              ; 2       ;
; Shift_Register:U4|Dout2[3]              ; 2       ;
; Shift_Register:U4|Dout2[4]              ; 2       ;
; Shift_Register:U4|Dout2[5]              ; 2       ;
; Shift_Register:U4|Dout2[6]              ; 2       ;
; Shift_Register:U4|Dout3[0]              ; 2       ;
; Shift_Register:U4|Dout3[1]              ; 2       ;
; Shift_Register:U4|Dout3[2]              ; 2       ;
; Shift_Register:U4|Dout3[3]              ; 2       ;
; Shift_Register:U4|Dout3[4]              ; 2       ;
; Shift_Register:U4|Dout3[5]              ; 2       ;
; Shift_Register:U4|Dout3[6]              ; 2       ;
; Shift_Register:U4|Dout4[0]              ; 2       ;
; Shift_Register:U4|Dout4[1]              ; 2       ;
; Shift_Register:U4|Dout4[2]              ; 2       ;
; Shift_Register:U4|Dout4[3]              ; 2       ;
; Shift_Register:U4|Dout4[4]              ; 2       ;
; Shift_Register:U4|Dout4[5]              ; 2       ;
; Shift_Register:U4|Dout4[6]              ; 2       ;
; Shift_Register:U4|Dout5[0]              ; 1       ;
; Shift_Register:U4|Dout5[1]              ; 1       ;
; Shift_Register:U4|Dout5[2]              ; 1       ;
; Shift_Register:U4|Dout5[3]              ; 1       ;
; Shift_Register:U4|Dout5[4]              ; 1       ;
; Shift_Register:U4|Dout5[5]              ; 1       ;
; Shift_Register:U4|Dout5[6]              ; 1       ;
; Total number of inverted registers = 42 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                    ;
+---------------------------------+------------------------+------+
; Register Name                   ; Megafunction           ; Type ;
+---------------------------------+------------------------+------+
; Read_Write:U2|Data_Out_RW[0..4] ; Read_Write:U2|RW_rtl_0 ; RAM  ;
+---------------------------------+------------------------+------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Read_Write:U2|altsyncram:RW_rtl_0|altsyncram_q0d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Read_Write:U2|altsyncram:RW_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                ;
; WIDTH_A                            ; 5                    ; Untyped                ;
; WIDTHAD_A                          ; 5                    ; Untyped                ;
; NUMWORDS_A                         ; 32                   ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 5                    ; Untyped                ;
; WIDTHAD_B                          ; 5                    ; Untyped                ;
; NUMWORDS_B                         ; 32                   ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_q0d1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                              ;
+-------------------------------------------+-----------------------------------+
; Name                                      ; Value                             ;
+-------------------------------------------+-----------------------------------+
; Number of entity instances                ; 1                                 ;
; Entity Instance                           ; Read_Write:U2|altsyncram:RW_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                         ;
;     -- WIDTH_A                            ; 5                                 ;
;     -- NUMWORDS_A                         ; 32                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                      ;
;     -- WIDTH_B                            ; 5                                 ;
;     -- NUMWORDS_B                         ; 32                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ;
+-------------------------------------------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 47                          ;
;     CLR               ; 47                          ;
; cycloneiii_lcell_comb ; 71                          ;
;     arith             ; 3                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;     normal            ; 68                          ;
;         1 data inputs ; 44                          ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 14                          ;
; cycloneiii_ram_block  ; 5                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Mon May 15 09:10:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Public_HDL_2 -c Public_HDL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file counter_five_bits.v
    Info (12023): Found entity 1: Counter_Five_Bits File: C:/Users/Vivobook/Desktop/Public_HDL_2/Counter_Five_Bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer_public.v
    Info (12023): Found entity 1: Multiplexer_Public File: C:/Users/Vivobook/Desktop/Public_HDL_2/Multiplexer_Public.v Line: 1
Warning (10229): Verilog HDL Expression warning at Shift_Register.v(22): truncated literal to match 7 bits File: C:/Users/Vivobook/Desktop/Public_HDL_2/Shift_Register.v Line: 22
Warning (10229): Verilog HDL Expression warning at Shift_Register.v(23): truncated literal to match 7 bits File: C:/Users/Vivobook/Desktop/Public_HDL_2/Shift_Register.v Line: 23
Warning (10229): Verilog HDL Expression warning at Shift_Register.v(24): truncated literal to match 7 bits File: C:/Users/Vivobook/Desktop/Public_HDL_2/Shift_Register.v Line: 24
Warning (10229): Verilog HDL Expression warning at Shift_Register.v(25): truncated literal to match 7 bits File: C:/Users/Vivobook/Desktop/Public_HDL_2/Shift_Register.v Line: 25
Warning (10229): Verilog HDL Expression warning at Shift_Register.v(26): truncated literal to match 7 bits File: C:/Users/Vivobook/Desktop/Public_HDL_2/Shift_Register.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file shift_register.v
    Info (12023): Found entity 1: Shift_Register File: C:/Users/Vivobook/Desktop/Public_HDL_2/Shift_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/Vivobook/Desktop/Public_HDL_2/ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file read_write.v
    Info (12023): Found entity 1: Read_Write File: C:/Users/Vivobook/Desktop/Public_HDL_2/Read_Write.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/Vivobook/Desktop/Public_HDL_2/main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/sevenseg.v
    Info (12023): Found entity 1: sevenseg File: C:/Users/Vivobook/Desktop/Public_HDL_2/output_files/sevenseg.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at main.v(21): created implicit net for "n1" File: C:/Users/Vivobook/Desktop/Public_HDL_2/main.v Line: 21
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.v(21): object "n1" assigned a value but never read File: C:/Users/Vivobook/Desktop/Public_HDL_2/main.v Line: 21
Info (12128): Elaborating entity "Counter_Five_Bits" for hierarchy "Counter_Five_Bits:U0" File: C:/Users/Vivobook/Desktop/Public_HDL_2/main.v Line: 32
Warning (10230): Verilog HDL assignment warning at Counter_Five_Bits.v(14): truncated value with size 32 to match size of target (5) File: C:/Users/Vivobook/Desktop/Public_HDL_2/Counter_Five_Bits.v Line: 14
Info (12128): Elaborating entity "Multiplexer_Public" for hierarchy "Multiplexer_Public:U1" File: C:/Users/Vivobook/Desktop/Public_HDL_2/main.v Line: 39
Info (12128): Elaborating entity "Read_Write" for hierarchy "Read_Write:U2" File: C:/Users/Vivobook/Desktop/Public_HDL_2/main.v Line: 49
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:U3" File: C:/Users/Vivobook/Desktop/Public_HDL_2/main.v Line: 56
Warning (10030): Net "ROM.data_a" at ROM.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Vivobook/Desktop/Public_HDL_2/ROM.v Line: 7
Warning (10030): Net "ROM.waddr_a" at ROM.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Vivobook/Desktop/Public_HDL_2/ROM.v Line: 7
Warning (10030): Net "ROM.we_a" at ROM.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Vivobook/Desktop/Public_HDL_2/ROM.v Line: 7
Info (12128): Elaborating entity "Shift_Register" for hierarchy "Shift_Register:U4" File: C:/Users/Vivobook/Desktop/Public_HDL_2/main.v Line: 68
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (33) in the Memory Initialization File "C:/Users/Vivobook/Desktop/Public_HDL_2/db/Public_HDL.ram0_ROM_16bd8.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Vivobook/Desktop/Public_HDL_2/db/Public_HDL.ram0_ROM_16bd8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276027): Inferred dual-clock RAM node "Read_Write:U2|RW_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "ROM:U3|ROM" is uninferred because MIF is not supported for the selected family File: C:/Users/Vivobook/Desktop/Public_HDL_2/ROM.v Line: 7
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Vivobook/Desktop/Public_HDL_2/db/Public_HDL.ram0_ROM_16bd8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Read_Write:U2|RW_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "Read_Write:U2|altsyncram:RW_rtl_0"
Info (12133): Instantiated megafunction "Read_Write:U2|altsyncram:RW_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q0d1.tdf
    Info (12023): Found entity 1: altsyncram_q0d1 File: C:/Users/Vivobook/Desktop/Public_HDL_2/db/altsyncram_q0d1.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: C:/Users/Vivobook/Desktop/Public_HDL_2/ROM.v Line: 56
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Vivobook/Desktop/Public_HDL_2/output_files/Public_HDL.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 123 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 64 logic cells
    Info (21064): Implemented 5 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Mon May 15 09:10:27 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Vivobook/Desktop/Public_HDL_2/output_files/Public_HDL.map.smsg.


