V 53
K 277807676900 ram_ctl_pg
F Case
|R 14:17_8-21-05
Y 0
D 0 0 280 170
Z 10
i 18
U 290 90 10 0 3 0 LEVEL=STD
U 290 100 10 0 3 0 PARTS=1
U 290 110 10 0 3 0 PKG_TYPE=84PLCC
U 290 80 10 0 3 0 HETERO=(RAM_CTL),(RAM_CTL_PG)
U 290 70 10 0 3 0 DEVICE=RAM_CTL
U 0 180 10 0 3 0 REFDES=U?
P 18 50 0 50 20 0 1 0
A 50 20 10 1 9 0 #=72
L 50 20 10 1 2 0 1 0 GND10
P 17 70 0 70 20 0 1 0
A 70 20 10 1 9 0 #=70
L 70 20 10 1 2 0 1 0 GND9
P 16 90 0 90 20 0 1 0
A 90 20 10 1 9 0 #=68
L 90 20 10 1 2 0 1 0 GND8
P 15 110 0 110 20 0 1 0
A 110 20 10 1 9 0 #=63
L 110 20 10 1 2 0 1 0 GND7
P 14 130 0 130 20 0 1 0
A 130 20 10 1 9 0 #=46
L 130 20 10 1 2 0 1 0 GND6
P 13 150 0 150 20 0 1 0
A 150 20 10 1 9 0 #=26
L 150 20 10 1 2 0 1 0 GND5
P 12 170 0 170 20 0 1 0
A 170 20 10 1 9 0 #=20
L 170 20 10 1 2 0 1 0 GND4
P 11 190 0 190 20 0 1 0
A 190 20 10 1 9 0 #=14
L 190 20 10 1 2 0 1 0 GND3
P 10 210 0 210 20 0 1 0
A 210 20 10 1 9 0 #=12
L 210 20 10 1 2 0 1 0 GND2
P 9 230 0 230 20 0 1 0
A 230 20 10 1 9 0 #=4
L 230 20 10 1 2 0 1 0 GND1
P 8 90 170 90 150 0 0 0
A 90 150 10 5 9 0 #=83
L 90 150 10 5 2 0 1 0 VCC8
P 7 110 170 110 150 0 0 0
A 110 150 10 5 9 0 #=69
L 110 150 10 5 2 0 1 0 VCC7
P 6 130 170 130 150 0 0 0
A 130 150 10 5 9 0 #=45
L 130 150 10 5 2 0 1 0 VCC6
P 5 150 170 150 150 0 0 0
A 150 150 10 5 9 0 #=41
L 150 150 10 5 2 0 1 0 VCC5
P 4 170 170 170 150 0 0 0
A 170 150 10 5 9 0 #=27
L 170 150 10 5 2 0 1 0 VCC4
P 3 190 170 190 150 0 0 0
A 190 150 10 5 9 0 #=15
L 190 150 10 5 2 0 1 0 VCC3
P 2 210 170 210 150 0 0 0
A 210 150 10 5 9 0 #=8
L 210 150 10 5 2 0 1 0 VCC2
P 1 230 170 230 150 0 0 0
A 230 150 10 5 9 0 #=3
L 230 150 10 5 2 0 1 0 VCC1
b 20 20 260 150
E
