$date
	Mon Oct  6 13:43:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 8 ! q [7:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % rstn $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 1 % rstn $end
$var parameter 32 ' WIDTH $end
$var reg 8 ( q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 '
b1000 "
$end
#0
$dumpvars
bx (
bx &
0%
0$
0#
bx !
$end
#5000
b0 !
b0 (
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
1%
0#
#45000
1#
#50000
b0 &
1$
0#
#55000
b1 !
b1 (
1#
#60000
b1 &
0#
#65000
b10 !
b10 (
1#
#70000
b10 &
0#
#75000
b11 !
b11 (
1#
#80000
b11 &
0#
#85000
b100 !
b100 (
1#
#90000
b100 &
0#
#95000
b101 !
b101 (
1#
#100000
0$
b101 &
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
1$
0#
#135000
b110 !
b110 (
1#
#140000
0#
#145000
b111 !
b111 (
1#
#150000
0#
#155000
b1000 !
b1000 (
1#
#160000
0#
#165000
b1001 !
b1001 (
1#
#170000
0#
