#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_bSAR_SEQ */
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define ADC_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB07_CTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB07_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB07_MSK
#define ADC_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define ADC_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB04_MSK
#define ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ADC_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB04_ST

/* ADC_FinalBuf */
#define ADC_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_FinalBuf__DRQ_NUMBER 0u
#define ADC_FinalBuf__NUMBEROF_TDS 0u
#define ADC_FinalBuf__PRIORITY 2u
#define ADC_FinalBuf__TERMIN_EN 0u
#define ADC_FinalBuf__TERMIN_SEL 0u
#define ADC_FinalBuf__TERMOUT0_EN 1u
#define ADC_FinalBuf__TERMOUT0_SEL 0u
#define ADC_FinalBuf__TERMOUT1_EN 0u
#define ADC_FinalBuf__TERMOUT1_SEL 0u

/* ADC_IntClock */
#define ADC_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_IntClock__INDEX 0x00u
#define ADC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_IntClock__PM_ACT_MSK 0x01u
#define ADC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_IntClock__PM_STBY_MSK 0x01u

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x01u
#define ADC_IRQ__INTC_NUMBER 0u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_ADC_SAR */
#define ADC_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_TempBuf */
#define ADC_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_TempBuf__DRQ_NUMBER 1u
#define ADC_TempBuf__NUMBEROF_TDS 0u
#define ADC_TempBuf__PRIORITY 2u
#define ADC_TempBuf__TERMIN_EN 0u
#define ADC_TempBuf__TERMIN_SEL 0u
#define ADC_TempBuf__TERMOUT0_EN 1u
#define ADC_TempBuf__TERMOUT0_SEL 1u
#define ADC_TempBuf__TERMOUT1_EN 0u
#define ADC_TempBuf__TERMOUT1_SEL 0u

/* STR1 */
#define STR1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define STR1__0__MASK 0x40u
#define STR1__0__PC CYREG_PRT0_PC6
#define STR1__0__PORT 0u
#define STR1__0__SHIFT 6
#define STR1__AG CYREG_PRT0_AG
#define STR1__AMUX CYREG_PRT0_AMUX
#define STR1__BIE CYREG_PRT0_BIE
#define STR1__BIT_MASK CYREG_PRT0_BIT_MASK
#define STR1__BYP CYREG_PRT0_BYP
#define STR1__CTL CYREG_PRT0_CTL
#define STR1__DM0 CYREG_PRT0_DM0
#define STR1__DM1 CYREG_PRT0_DM1
#define STR1__DM2 CYREG_PRT0_DM2
#define STR1__DR CYREG_PRT0_DR
#define STR1__INP_DIS CYREG_PRT0_INP_DIS
#define STR1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define STR1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define STR1__LCD_EN CYREG_PRT0_LCD_EN
#define STR1__MASK 0x40u
#define STR1__PORT 0u
#define STR1__PRT CYREG_PRT0_PRT
#define STR1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define STR1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define STR1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define STR1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define STR1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define STR1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define STR1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define STR1__PS CYREG_PRT0_PS
#define STR1__SHIFT 6
#define STR1__SLW CYREG_PRT0_SLW

/* STR2 */
#define STR2__0__INTTYPE CYREG_PICU0_INTTYPE7
#define STR2__0__MASK 0x80u
#define STR2__0__PC CYREG_PRT0_PC7
#define STR2__0__PORT 0u
#define STR2__0__SHIFT 7
#define STR2__AG CYREG_PRT0_AG
#define STR2__AMUX CYREG_PRT0_AMUX
#define STR2__BIE CYREG_PRT0_BIE
#define STR2__BIT_MASK CYREG_PRT0_BIT_MASK
#define STR2__BYP CYREG_PRT0_BYP
#define STR2__CTL CYREG_PRT0_CTL
#define STR2__DM0 CYREG_PRT0_DM0
#define STR2__DM1 CYREG_PRT0_DM1
#define STR2__DM2 CYREG_PRT0_DM2
#define STR2__DR CYREG_PRT0_DR
#define STR2__INP_DIS CYREG_PRT0_INP_DIS
#define STR2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define STR2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define STR2__LCD_EN CYREG_PRT0_LCD_EN
#define STR2__MASK 0x80u
#define STR2__PORT 0u
#define STR2__PRT CYREG_PRT0_PRT
#define STR2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define STR2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define STR2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define STR2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define STR2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define STR2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define STR2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define STR2__PS CYREG_PRT0_PS
#define STR2__SHIFT 7
#define STR2__SLW CYREG_PRT0_SLW

/* CAR_X */
#define CAR_X__0__INTTYPE CYREG_PICU4_INTTYPE1
#define CAR_X__0__MASK 0x02u
#define CAR_X__0__PC CYREG_PRT4_PC1
#define CAR_X__0__PORT 4u
#define CAR_X__0__SHIFT 1
#define CAR_X__AG CYREG_PRT4_AG
#define CAR_X__AMUX CYREG_PRT4_AMUX
#define CAR_X__BIE CYREG_PRT4_BIE
#define CAR_X__BIT_MASK CYREG_PRT4_BIT_MASK
#define CAR_X__BYP CYREG_PRT4_BYP
#define CAR_X__CTL CYREG_PRT4_CTL
#define CAR_X__DM0 CYREG_PRT4_DM0
#define CAR_X__DM1 CYREG_PRT4_DM1
#define CAR_X__DM2 CYREG_PRT4_DM2
#define CAR_X__DR CYREG_PRT4_DR
#define CAR_X__INP_DIS CYREG_PRT4_INP_DIS
#define CAR_X__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define CAR_X__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CAR_X__LCD_EN CYREG_PRT4_LCD_EN
#define CAR_X__MASK 0x02u
#define CAR_X__PORT 4u
#define CAR_X__PRT CYREG_PRT4_PRT
#define CAR_X__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CAR_X__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CAR_X__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CAR_X__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CAR_X__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CAR_X__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CAR_X__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CAR_X__PS CYREG_PRT4_PS
#define CAR_X__SHIFT 1
#define CAR_X__SLW CYREG_PRT4_SLW

/* CAR_Y */
#define CAR_Y__0__INTTYPE CYREG_PICU0_INTTYPE0
#define CAR_Y__0__MASK 0x01u
#define CAR_Y__0__PC CYREG_PRT0_PC0
#define CAR_Y__0__PORT 0u
#define CAR_Y__0__SHIFT 0
#define CAR_Y__AG CYREG_PRT0_AG
#define CAR_Y__AMUX CYREG_PRT0_AMUX
#define CAR_Y__BIE CYREG_PRT0_BIE
#define CAR_Y__BIT_MASK CYREG_PRT0_BIT_MASK
#define CAR_Y__BYP CYREG_PRT0_BYP
#define CAR_Y__CTL CYREG_PRT0_CTL
#define CAR_Y__DM0 CYREG_PRT0_DM0
#define CAR_Y__DM1 CYREG_PRT0_DM1
#define CAR_Y__DM2 CYREG_PRT0_DM2
#define CAR_Y__DR CYREG_PRT0_DR
#define CAR_Y__INP_DIS CYREG_PRT0_INP_DIS
#define CAR_Y__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CAR_Y__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CAR_Y__LCD_EN CYREG_PRT0_LCD_EN
#define CAR_Y__MASK 0x01u
#define CAR_Y__PORT 0u
#define CAR_Y__PRT CYREG_PRT0_PRT
#define CAR_Y__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CAR_Y__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CAR_Y__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CAR_Y__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CAR_Y__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CAR_Y__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CAR_Y__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CAR_Y__PS CYREG_PRT0_PS
#define CAR_Y__SHIFT 0
#define CAR_Y__SLW CYREG_PRT0_SLW

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU4_INTTYPE0
#define LED_1__0__MASK 0x01u
#define LED_1__0__PC CYREG_PRT4_PC0
#define LED_1__0__PORT 4u
#define LED_1__0__SHIFT 0
#define LED_1__AG CYREG_PRT4_AG
#define LED_1__AMUX CYREG_PRT4_AMUX
#define LED_1__BIE CYREG_PRT4_BIE
#define LED_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED_1__BYP CYREG_PRT4_BYP
#define LED_1__CTL CYREG_PRT4_CTL
#define LED_1__DM0 CYREG_PRT4_DM0
#define LED_1__DM1 CYREG_PRT4_DM1
#define LED_1__DM2 CYREG_PRT4_DM2
#define LED_1__DR CYREG_PRT4_DR
#define LED_1__INP_DIS CYREG_PRT4_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT4_LCD_EN
#define LED_1__MASK 0x01u
#define LED_1__PORT 4u
#define LED_1__PRT CYREG_PRT4_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED_1__PS CYREG_PRT4_PS
#define LED_1__SHIFT 0
#define LED_1__SLW CYREG_PRT4_SLW

/* LED_2 */
#define LED_2__0__INTTYPE CYREG_PICU0_INTTYPE4
#define LED_2__0__MASK 0x10u
#define LED_2__0__PC CYREG_PRT0_PC4
#define LED_2__0__PORT 0u
#define LED_2__0__SHIFT 4
#define LED_2__AG CYREG_PRT0_AG
#define LED_2__AMUX CYREG_PRT0_AMUX
#define LED_2__BIE CYREG_PRT0_BIE
#define LED_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_2__BYP CYREG_PRT0_BYP
#define LED_2__CTL CYREG_PRT0_CTL
#define LED_2__DM0 CYREG_PRT0_DM0
#define LED_2__DM1 CYREG_PRT0_DM1
#define LED_2__DM2 CYREG_PRT0_DM2
#define LED_2__DR CYREG_PRT0_DR
#define LED_2__INP_DIS CYREG_PRT0_INP_DIS
#define LED_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_2__LCD_EN CYREG_PRT0_LCD_EN
#define LED_2__MASK 0x10u
#define LED_2__PORT 0u
#define LED_2__PRT CYREG_PRT0_PRT
#define LED_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_2__PS CYREG_PRT0_PS
#define LED_2__SHIFT 4
#define LED_2__SLW CYREG_PRT0_SLW

/* LED_3 */
#define LED_3__0__INTTYPE CYREG_PICU0_INTTYPE5
#define LED_3__0__MASK 0x20u
#define LED_3__0__PC CYREG_PRT0_PC5
#define LED_3__0__PORT 0u
#define LED_3__0__SHIFT 5
#define LED_3__AG CYREG_PRT0_AG
#define LED_3__AMUX CYREG_PRT0_AMUX
#define LED_3__BIE CYREG_PRT0_BIE
#define LED_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_3__BYP CYREG_PRT0_BYP
#define LED_3__CTL CYREG_PRT0_CTL
#define LED_3__DM0 CYREG_PRT0_DM0
#define LED_3__DM1 CYREG_PRT0_DM1
#define LED_3__DM2 CYREG_PRT0_DM2
#define LED_3__DR CYREG_PRT0_DR
#define LED_3__INP_DIS CYREG_PRT0_INP_DIS
#define LED_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_3__LCD_EN CYREG_PRT0_LCD_EN
#define LED_3__MASK 0x20u
#define LED_3__PORT 0u
#define LED_3__PRT CYREG_PRT0_PRT
#define LED_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_3__PS CYREG_PRT0_PS
#define LED_3__SHIFT 5
#define LED_3__SLW CYREG_PRT0_SLW

/* PTZ_X */
#define PTZ_X__0__INTTYPE CYREG_PICU0_INTTYPE1
#define PTZ_X__0__MASK 0x02u
#define PTZ_X__0__PC CYREG_PRT0_PC1
#define PTZ_X__0__PORT 0u
#define PTZ_X__0__SHIFT 1
#define PTZ_X__AG CYREG_PRT0_AG
#define PTZ_X__AMUX CYREG_PRT0_AMUX
#define PTZ_X__BIE CYREG_PRT0_BIE
#define PTZ_X__BIT_MASK CYREG_PRT0_BIT_MASK
#define PTZ_X__BYP CYREG_PRT0_BYP
#define PTZ_X__CTL CYREG_PRT0_CTL
#define PTZ_X__DM0 CYREG_PRT0_DM0
#define PTZ_X__DM1 CYREG_PRT0_DM1
#define PTZ_X__DM2 CYREG_PRT0_DM2
#define PTZ_X__DR CYREG_PRT0_DR
#define PTZ_X__INP_DIS CYREG_PRT0_INP_DIS
#define PTZ_X__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PTZ_X__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PTZ_X__LCD_EN CYREG_PRT0_LCD_EN
#define PTZ_X__MASK 0x02u
#define PTZ_X__PORT 0u
#define PTZ_X__PRT CYREG_PRT0_PRT
#define PTZ_X__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PTZ_X__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PTZ_X__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PTZ_X__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PTZ_X__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PTZ_X__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PTZ_X__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PTZ_X__PS CYREG_PRT0_PS
#define PTZ_X__SHIFT 1
#define PTZ_X__SLW CYREG_PRT0_SLW

/* PTZ_Y */
#define PTZ_Y__0__INTTYPE CYREG_PICU0_INTTYPE2
#define PTZ_Y__0__MASK 0x04u
#define PTZ_Y__0__PC CYREG_PRT0_PC2
#define PTZ_Y__0__PORT 0u
#define PTZ_Y__0__SHIFT 2
#define PTZ_Y__AG CYREG_PRT0_AG
#define PTZ_Y__AMUX CYREG_PRT0_AMUX
#define PTZ_Y__BIE CYREG_PRT0_BIE
#define PTZ_Y__BIT_MASK CYREG_PRT0_BIT_MASK
#define PTZ_Y__BYP CYREG_PRT0_BYP
#define PTZ_Y__CTL CYREG_PRT0_CTL
#define PTZ_Y__DM0 CYREG_PRT0_DM0
#define PTZ_Y__DM1 CYREG_PRT0_DM1
#define PTZ_Y__DM2 CYREG_PRT0_DM2
#define PTZ_Y__DR CYREG_PRT0_DR
#define PTZ_Y__INP_DIS CYREG_PRT0_INP_DIS
#define PTZ_Y__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PTZ_Y__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PTZ_Y__LCD_EN CYREG_PRT0_LCD_EN
#define PTZ_Y__MASK 0x04u
#define PTZ_Y__PORT 0u
#define PTZ_Y__PRT CYREG_PRT0_PRT
#define PTZ_Y__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PTZ_Y__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PTZ_Y__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PTZ_Y__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PTZ_Y__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PTZ_Y__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PTZ_Y__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PTZ_Y__PS CYREG_PRT0_PS
#define PTZ_Y__SHIFT 2
#define PTZ_Y__SLW CYREG_PRT0_SLW

/* Rx_net */
#define Rx_net__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Rx_net__0__MASK 0x04u
#define Rx_net__0__PC CYREG_PRT3_PC2
#define Rx_net__0__PORT 3u
#define Rx_net__0__SHIFT 2
#define Rx_net__AG CYREG_PRT3_AG
#define Rx_net__AMUX CYREG_PRT3_AMUX
#define Rx_net__BIE CYREG_PRT3_BIE
#define Rx_net__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_net__BYP CYREG_PRT3_BYP
#define Rx_net__CTL CYREG_PRT3_CTL
#define Rx_net__DM0 CYREG_PRT3_DM0
#define Rx_net__DM1 CYREG_PRT3_DM1
#define Rx_net__DM2 CYREG_PRT3_DM2
#define Rx_net__DR CYREG_PRT3_DR
#define Rx_net__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_net__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx_net__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_net__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_net__MASK 0x04u
#define Rx_net__PORT 3u
#define Rx_net__PRT CYREG_PRT3_PRT
#define Rx_net__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_net__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_net__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_net__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_net__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_net__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_net__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_net__PS CYREG_PRT3_PS
#define Rx_net__SHIFT 2
#define Rx_net__SLW CYREG_PRT3_SLW

/* Tx_net */
#define Tx_net__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Tx_net__0__MASK 0x08u
#define Tx_net__0__PC CYREG_PRT3_PC3
#define Tx_net__0__PORT 3u
#define Tx_net__0__SHIFT 3
#define Tx_net__AG CYREG_PRT3_AG
#define Tx_net__AMUX CYREG_PRT3_AMUX
#define Tx_net__BIE CYREG_PRT3_BIE
#define Tx_net__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_net__BYP CYREG_PRT3_BYP
#define Tx_net__CTL CYREG_PRT3_CTL
#define Tx_net__DM0 CYREG_PRT3_DM0
#define Tx_net__DM1 CYREG_PRT3_DM1
#define Tx_net__DM2 CYREG_PRT3_DM2
#define Tx_net__DR CYREG_PRT3_DR
#define Tx_net__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_net__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx_net__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_net__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_net__MASK 0x08u
#define Tx_net__PORT 3u
#define Tx_net__PRT CYREG_PRT3_PRT
#define Tx_net__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_net__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_net__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_net__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_net__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_net__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_net__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_net__PS CYREG_PRT3_PS
#define Tx_net__SHIFT 3
#define Tx_net__SLW CYREG_PRT3_SLW

/* BATTERY */
#define BATTERY__0__INTTYPE CYREG_PICU1_INTTYPE4
#define BATTERY__0__MASK 0x10u
#define BATTERY__0__PC CYREG_PRT1_PC4
#define BATTERY__0__PORT 1u
#define BATTERY__0__SHIFT 4
#define BATTERY__AG CYREG_PRT1_AG
#define BATTERY__AMUX CYREG_PRT1_AMUX
#define BATTERY__BIE CYREG_PRT1_BIE
#define BATTERY__BIT_MASK CYREG_PRT1_BIT_MASK
#define BATTERY__BYP CYREG_PRT1_BYP
#define BATTERY__CTL CYREG_PRT1_CTL
#define BATTERY__DM0 CYREG_PRT1_DM0
#define BATTERY__DM1 CYREG_PRT1_DM1
#define BATTERY__DM2 CYREG_PRT1_DM2
#define BATTERY__DR CYREG_PRT1_DR
#define BATTERY__INP_DIS CYREG_PRT1_INP_DIS
#define BATTERY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define BATTERY__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define BATTERY__LCD_EN CYREG_PRT1_LCD_EN
#define BATTERY__MASK 0x10u
#define BATTERY__PORT 1u
#define BATTERY__PRT CYREG_PRT1_PRT
#define BATTERY__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define BATTERY__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define BATTERY__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define BATTERY__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define BATTERY__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define BATTERY__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define BATTERY__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define BATTERY__PS CYREG_PRT1_PS
#define BATTERY__SHIFT 4
#define BATTERY__SLW CYREG_PRT1_SLW

/* MSR_LOW */
#define MSR_LOW__0__INTTYPE CYREG_PICU4_INTTYPE3
#define MSR_LOW__0__MASK 0x08u
#define MSR_LOW__0__PC CYREG_PRT4_PC3
#define MSR_LOW__0__PORT 4u
#define MSR_LOW__0__SHIFT 3
#define MSR_LOW__AG CYREG_PRT4_AG
#define MSR_LOW__AMUX CYREG_PRT4_AMUX
#define MSR_LOW__BIE CYREG_PRT4_BIE
#define MSR_LOW__BIT_MASK CYREG_PRT4_BIT_MASK
#define MSR_LOW__BYP CYREG_PRT4_BYP
#define MSR_LOW__CTL CYREG_PRT4_CTL
#define MSR_LOW__DM0 CYREG_PRT4_DM0
#define MSR_LOW__DM1 CYREG_PRT4_DM1
#define MSR_LOW__DM2 CYREG_PRT4_DM2
#define MSR_LOW__DR CYREG_PRT4_DR
#define MSR_LOW__INP_DIS CYREG_PRT4_INP_DIS
#define MSR_LOW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MSR_LOW__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MSR_LOW__LCD_EN CYREG_PRT4_LCD_EN
#define MSR_LOW__MASK 0x08u
#define MSR_LOW__PORT 4u
#define MSR_LOW__PRT CYREG_PRT4_PRT
#define MSR_LOW__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MSR_LOW__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MSR_LOW__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MSR_LOW__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MSR_LOW__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MSR_LOW__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MSR_LOW__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MSR_LOW__PS CYREG_PRT4_PS
#define MSR_LOW__SHIFT 3
#define MSR_LOW__SLW CYREG_PRT4_SLW

/* Timer_1_TimerHW */
#define Timer_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR0_SR0

/* MSR_HIGH */
#define MSR_HIGH__0__INTTYPE CYREG_PICU4_INTTYPE2
#define MSR_HIGH__0__MASK 0x04u
#define MSR_HIGH__0__PC CYREG_PRT4_PC2
#define MSR_HIGH__0__PORT 4u
#define MSR_HIGH__0__SHIFT 2
#define MSR_HIGH__AG CYREG_PRT4_AG
#define MSR_HIGH__AMUX CYREG_PRT4_AMUX
#define MSR_HIGH__BIE CYREG_PRT4_BIE
#define MSR_HIGH__BIT_MASK CYREG_PRT4_BIT_MASK
#define MSR_HIGH__BYP CYREG_PRT4_BYP
#define MSR_HIGH__CTL CYREG_PRT4_CTL
#define MSR_HIGH__DM0 CYREG_PRT4_DM0
#define MSR_HIGH__DM1 CYREG_PRT4_DM1
#define MSR_HIGH__DM2 CYREG_PRT4_DM2
#define MSR_HIGH__DR CYREG_PRT4_DR
#define MSR_HIGH__INP_DIS CYREG_PRT4_INP_DIS
#define MSR_HIGH__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MSR_HIGH__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MSR_HIGH__LCD_EN CYREG_PRT4_LCD_EN
#define MSR_HIGH__MASK 0x04u
#define MSR_HIGH__PORT 4u
#define MSR_HIGH__PRT CYREG_PRT4_PRT
#define MSR_HIGH__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MSR_HIGH__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MSR_HIGH__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MSR_HIGH__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MSR_HIGH__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MSR_HIGH__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MSR_HIGH__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MSR_HIGH__PS CYREG_PRT4_PS
#define MSR_HIGH__SHIFT 2
#define MSR_HIGH__SLW CYREG_PRT4_SLW

/* UART_net_BUART */
#define UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define UART_net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_net_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB04_CTL
#define UART_net_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB04_CTL
#define UART_net_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB04_MSK
#define UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_net_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB04_MSK
#define UART_net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB04_ST
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_net_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_net_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_net_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_net_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_net_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_net_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_net_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_net_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_net_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_net_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_net_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_net_BUART_sRX_RxSts__3__POS 3
#define UART_net_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_net_BUART_sRX_RxSts__4__POS 4
#define UART_net_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_net_BUART_sRX_RxSts__5__POS 5
#define UART_net_BUART_sRX_RxSts__MASK 0x38u
#define UART_net_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART_net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_net_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_net_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_net_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_net_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_net_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_net_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_net_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_net_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_net_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_net_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_net_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_net_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_net_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_net_BUART_sTX_TxSts__0__POS 0
#define UART_net_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_net_BUART_sTX_TxSts__1__POS 1
#define UART_net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_net_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_net_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_net_BUART_sTX_TxSts__2__POS 2
#define UART_net_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_net_BUART_sTX_TxSts__3__POS 3
#define UART_net_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_net_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_net_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST

/* UART_net_IntClock */
#define UART_net_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_net_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_net_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_net_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_net_IntClock__INDEX 0x01u
#define UART_net_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_net_IntClock__PM_ACT_MSK 0x02u
#define UART_net_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_net_IntClock__PM_STBY_MSK 0x02u

/* CAR_SPEED */
#define CAR_SPEED__0__INTTYPE CYREG_PICU6_INTTYPE0
#define CAR_SPEED__0__MASK 0x01u
#define CAR_SPEED__0__PC CYREG_PRT6_PC0
#define CAR_SPEED__0__PORT 6u
#define CAR_SPEED__0__SHIFT 0
#define CAR_SPEED__AG CYREG_PRT6_AG
#define CAR_SPEED__AMUX CYREG_PRT6_AMUX
#define CAR_SPEED__BIE CYREG_PRT6_BIE
#define CAR_SPEED__BIT_MASK CYREG_PRT6_BIT_MASK
#define CAR_SPEED__BYP CYREG_PRT6_BYP
#define CAR_SPEED__CTL CYREG_PRT6_CTL
#define CAR_SPEED__DM0 CYREG_PRT6_DM0
#define CAR_SPEED__DM1 CYREG_PRT6_DM1
#define CAR_SPEED__DM2 CYREG_PRT6_DM2
#define CAR_SPEED__DR CYREG_PRT6_DR
#define CAR_SPEED__INP_DIS CYREG_PRT6_INP_DIS
#define CAR_SPEED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CAR_SPEED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CAR_SPEED__LCD_EN CYREG_PRT6_LCD_EN
#define CAR_SPEED__MASK 0x01u
#define CAR_SPEED__PORT 6u
#define CAR_SPEED__PRT CYREG_PRT6_PRT
#define CAR_SPEED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CAR_SPEED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CAR_SPEED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CAR_SPEED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CAR_SPEED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CAR_SPEED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CAR_SPEED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CAR_SPEED__PS CYREG_PRT6_PS
#define CAR_SPEED__SHIFT 0
#define CAR_SPEED__SLW CYREG_PRT6_SLW

/* isr_timer */
#define isr_timer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_timer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_timer__INTC_MASK 0x04u
#define isr_timer__INTC_NUMBER 2u
#define isr_timer__INTC_PRIOR_NUM 7u
#define isr_timer__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_timer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_timer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_rx_net */
#define isr_rx_net__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_rx_net__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_rx_net__INTC_MASK 0x02u
#define isr_rx_net__INTC_NUMBER 1u
#define isr_rx_net__INTC_PRIOR_NUM 7u
#define isr_rx_net__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_rx_net__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_rx_net__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_tx_net */
#define isr_tx_net__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_tx_net__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_tx_net__INTC_MASK 0x08u
#define isr_tx_net__INTC_NUMBER 3u
#define isr_tx_net__INTC_PRIOR_NUM 7u
#define isr_tx_net__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_tx_net__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_tx_net__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* WARNING_RED */
#define WARNING_RED__0__INTTYPE CYREG_PICU2_INTTYPE4
#define WARNING_RED__0__MASK 0x10u
#define WARNING_RED__0__PC CYREG_PRT2_PC4
#define WARNING_RED__0__PORT 2u
#define WARNING_RED__0__SHIFT 4
#define WARNING_RED__AG CYREG_PRT2_AG
#define WARNING_RED__AMUX CYREG_PRT2_AMUX
#define WARNING_RED__BIE CYREG_PRT2_BIE
#define WARNING_RED__BIT_MASK CYREG_PRT2_BIT_MASK
#define WARNING_RED__BYP CYREG_PRT2_BYP
#define WARNING_RED__CTL CYREG_PRT2_CTL
#define WARNING_RED__DM0 CYREG_PRT2_DM0
#define WARNING_RED__DM1 CYREG_PRT2_DM1
#define WARNING_RED__DM2 CYREG_PRT2_DM2
#define WARNING_RED__DR CYREG_PRT2_DR
#define WARNING_RED__INP_DIS CYREG_PRT2_INP_DIS
#define WARNING_RED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define WARNING_RED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define WARNING_RED__LCD_EN CYREG_PRT2_LCD_EN
#define WARNING_RED__MASK 0x10u
#define WARNING_RED__PORT 2u
#define WARNING_RED__PRT CYREG_PRT2_PRT
#define WARNING_RED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define WARNING_RED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define WARNING_RED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define WARNING_RED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define WARNING_RED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define WARNING_RED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define WARNING_RED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define WARNING_RED__PS CYREG_PRT2_PS
#define WARNING_RED__SHIFT 4
#define WARNING_RED__SLW CYREG_PRT2_SLW

/* SWITCH_1_LOW */
#define SWITCH_1_LOW__0__INTTYPE CYREG_PICU4_INTTYPE5
#define SWITCH_1_LOW__0__MASK 0x20u
#define SWITCH_1_LOW__0__PC CYREG_PRT4_PC5
#define SWITCH_1_LOW__0__PORT 4u
#define SWITCH_1_LOW__0__SHIFT 5
#define SWITCH_1_LOW__AG CYREG_PRT4_AG
#define SWITCH_1_LOW__AMUX CYREG_PRT4_AMUX
#define SWITCH_1_LOW__BIE CYREG_PRT4_BIE
#define SWITCH_1_LOW__BIT_MASK CYREG_PRT4_BIT_MASK
#define SWITCH_1_LOW__BYP CYREG_PRT4_BYP
#define SWITCH_1_LOW__CTL CYREG_PRT4_CTL
#define SWITCH_1_LOW__DM0 CYREG_PRT4_DM0
#define SWITCH_1_LOW__DM1 CYREG_PRT4_DM1
#define SWITCH_1_LOW__DM2 CYREG_PRT4_DM2
#define SWITCH_1_LOW__DR CYREG_PRT4_DR
#define SWITCH_1_LOW__INP_DIS CYREG_PRT4_INP_DIS
#define SWITCH_1_LOW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SWITCH_1_LOW__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SWITCH_1_LOW__LCD_EN CYREG_PRT4_LCD_EN
#define SWITCH_1_LOW__MASK 0x20u
#define SWITCH_1_LOW__PORT 4u
#define SWITCH_1_LOW__PRT CYREG_PRT4_PRT
#define SWITCH_1_LOW__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SWITCH_1_LOW__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SWITCH_1_LOW__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SWITCH_1_LOW__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SWITCH_1_LOW__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SWITCH_1_LOW__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SWITCH_1_LOW__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SWITCH_1_LOW__PS CYREG_PRT4_PS
#define SWITCH_1_LOW__SHIFT 5
#define SWITCH_1_LOW__SLW CYREG_PRT4_SLW

/* SWITCH_2_LOW */
#define SWITCH_2_LOW__0__INTTYPE CYREG_PICU4_INTTYPE7
#define SWITCH_2_LOW__0__MASK 0x80u
#define SWITCH_2_LOW__0__PC CYREG_PRT4_PC7
#define SWITCH_2_LOW__0__PORT 4u
#define SWITCH_2_LOW__0__SHIFT 7
#define SWITCH_2_LOW__AG CYREG_PRT4_AG
#define SWITCH_2_LOW__AMUX CYREG_PRT4_AMUX
#define SWITCH_2_LOW__BIE CYREG_PRT4_BIE
#define SWITCH_2_LOW__BIT_MASK CYREG_PRT4_BIT_MASK
#define SWITCH_2_LOW__BYP CYREG_PRT4_BYP
#define SWITCH_2_LOW__CTL CYREG_PRT4_CTL
#define SWITCH_2_LOW__DM0 CYREG_PRT4_DM0
#define SWITCH_2_LOW__DM1 CYREG_PRT4_DM1
#define SWITCH_2_LOW__DM2 CYREG_PRT4_DM2
#define SWITCH_2_LOW__DR CYREG_PRT4_DR
#define SWITCH_2_LOW__INP_DIS CYREG_PRT4_INP_DIS
#define SWITCH_2_LOW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SWITCH_2_LOW__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SWITCH_2_LOW__LCD_EN CYREG_PRT4_LCD_EN
#define SWITCH_2_LOW__MASK 0x80u
#define SWITCH_2_LOW__PORT 4u
#define SWITCH_2_LOW__PRT CYREG_PRT4_PRT
#define SWITCH_2_LOW__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SWITCH_2_LOW__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SWITCH_2_LOW__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SWITCH_2_LOW__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SWITCH_2_LOW__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SWITCH_2_LOW__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SWITCH_2_LOW__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SWITCH_2_LOW__PS CYREG_PRT4_PS
#define SWITCH_2_LOW__SHIFT 7
#define SWITCH_2_LOW__SLW CYREG_PRT4_SLW

/* WARNING_BLUE */
#define WARNING_BLUE__0__INTTYPE CYREG_PICU2_INTTYPE2
#define WARNING_BLUE__0__MASK 0x04u
#define WARNING_BLUE__0__PC CYREG_PRT2_PC2
#define WARNING_BLUE__0__PORT 2u
#define WARNING_BLUE__0__SHIFT 2
#define WARNING_BLUE__AG CYREG_PRT2_AG
#define WARNING_BLUE__AMUX CYREG_PRT2_AMUX
#define WARNING_BLUE__BIE CYREG_PRT2_BIE
#define WARNING_BLUE__BIT_MASK CYREG_PRT2_BIT_MASK
#define WARNING_BLUE__BYP CYREG_PRT2_BYP
#define WARNING_BLUE__CTL CYREG_PRT2_CTL
#define WARNING_BLUE__DM0 CYREG_PRT2_DM0
#define WARNING_BLUE__DM1 CYREG_PRT2_DM1
#define WARNING_BLUE__DM2 CYREG_PRT2_DM2
#define WARNING_BLUE__DR CYREG_PRT2_DR
#define WARNING_BLUE__INP_DIS CYREG_PRT2_INP_DIS
#define WARNING_BLUE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define WARNING_BLUE__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define WARNING_BLUE__LCD_EN CYREG_PRT2_LCD_EN
#define WARNING_BLUE__MASK 0x04u
#define WARNING_BLUE__PORT 2u
#define WARNING_BLUE__PRT CYREG_PRT2_PRT
#define WARNING_BLUE__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define WARNING_BLUE__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define WARNING_BLUE__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define WARNING_BLUE__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define WARNING_BLUE__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define WARNING_BLUE__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define WARNING_BLUE__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define WARNING_BLUE__PS CYREG_PRT2_PS
#define WARNING_BLUE__SHIFT 2
#define WARNING_BLUE__SLW CYREG_PRT2_SLW

/* SWITCH_1_HIGH */
#define SWITCH_1_HIGH__0__INTTYPE CYREG_PICU4_INTTYPE4
#define SWITCH_1_HIGH__0__MASK 0x10u
#define SWITCH_1_HIGH__0__PC CYREG_PRT4_PC4
#define SWITCH_1_HIGH__0__PORT 4u
#define SWITCH_1_HIGH__0__SHIFT 4
#define SWITCH_1_HIGH__AG CYREG_PRT4_AG
#define SWITCH_1_HIGH__AMUX CYREG_PRT4_AMUX
#define SWITCH_1_HIGH__BIE CYREG_PRT4_BIE
#define SWITCH_1_HIGH__BIT_MASK CYREG_PRT4_BIT_MASK
#define SWITCH_1_HIGH__BYP CYREG_PRT4_BYP
#define SWITCH_1_HIGH__CTL CYREG_PRT4_CTL
#define SWITCH_1_HIGH__DM0 CYREG_PRT4_DM0
#define SWITCH_1_HIGH__DM1 CYREG_PRT4_DM1
#define SWITCH_1_HIGH__DM2 CYREG_PRT4_DM2
#define SWITCH_1_HIGH__DR CYREG_PRT4_DR
#define SWITCH_1_HIGH__INP_DIS CYREG_PRT4_INP_DIS
#define SWITCH_1_HIGH__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SWITCH_1_HIGH__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SWITCH_1_HIGH__LCD_EN CYREG_PRT4_LCD_EN
#define SWITCH_1_HIGH__MASK 0x10u
#define SWITCH_1_HIGH__PORT 4u
#define SWITCH_1_HIGH__PRT CYREG_PRT4_PRT
#define SWITCH_1_HIGH__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SWITCH_1_HIGH__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SWITCH_1_HIGH__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SWITCH_1_HIGH__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SWITCH_1_HIGH__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SWITCH_1_HIGH__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SWITCH_1_HIGH__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SWITCH_1_HIGH__PS CYREG_PRT4_PS
#define SWITCH_1_HIGH__SHIFT 4
#define SWITCH_1_HIGH__SLW CYREG_PRT4_SLW

/* SWITCH_2_HIGH */
#define SWITCH_2_HIGH__0__INTTYPE CYREG_PICU4_INTTYPE6
#define SWITCH_2_HIGH__0__MASK 0x40u
#define SWITCH_2_HIGH__0__PC CYREG_PRT4_PC6
#define SWITCH_2_HIGH__0__PORT 4u
#define SWITCH_2_HIGH__0__SHIFT 6
#define SWITCH_2_HIGH__AG CYREG_PRT4_AG
#define SWITCH_2_HIGH__AMUX CYREG_PRT4_AMUX
#define SWITCH_2_HIGH__BIE CYREG_PRT4_BIE
#define SWITCH_2_HIGH__BIT_MASK CYREG_PRT4_BIT_MASK
#define SWITCH_2_HIGH__BYP CYREG_PRT4_BYP
#define SWITCH_2_HIGH__CTL CYREG_PRT4_CTL
#define SWITCH_2_HIGH__DM0 CYREG_PRT4_DM0
#define SWITCH_2_HIGH__DM1 CYREG_PRT4_DM1
#define SWITCH_2_HIGH__DM2 CYREG_PRT4_DM2
#define SWITCH_2_HIGH__DR CYREG_PRT4_DR
#define SWITCH_2_HIGH__INP_DIS CYREG_PRT4_INP_DIS
#define SWITCH_2_HIGH__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SWITCH_2_HIGH__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SWITCH_2_HIGH__LCD_EN CYREG_PRT4_LCD_EN
#define SWITCH_2_HIGH__MASK 0x40u
#define SWITCH_2_HIGH__PORT 4u
#define SWITCH_2_HIGH__PRT CYREG_PRT4_PRT
#define SWITCH_2_HIGH__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SWITCH_2_HIGH__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SWITCH_2_HIGH__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SWITCH_2_HIGH__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SWITCH_2_HIGH__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SWITCH_2_HIGH__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SWITCH_2_HIGH__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SWITCH_2_HIGH__PS CYREG_PRT4_PS
#define SWITCH_2_HIGH__SHIFT 6
#define SWITCH_2_HIGH__SLW CYREG_PRT4_SLW

/* WARNING_GREEN */
#define WARNING_GREEN__0__INTTYPE CYREG_PICU2_INTTYPE3
#define WARNING_GREEN__0__MASK 0x08u
#define WARNING_GREEN__0__PC CYREG_PRT2_PC3
#define WARNING_GREEN__0__PORT 2u
#define WARNING_GREEN__0__SHIFT 3
#define WARNING_GREEN__AG CYREG_PRT2_AG
#define WARNING_GREEN__AMUX CYREG_PRT2_AMUX
#define WARNING_GREEN__BIE CYREG_PRT2_BIE
#define WARNING_GREEN__BIT_MASK CYREG_PRT2_BIT_MASK
#define WARNING_GREEN__BYP CYREG_PRT2_BYP
#define WARNING_GREEN__CTL CYREG_PRT2_CTL
#define WARNING_GREEN__DM0 CYREG_PRT2_DM0
#define WARNING_GREEN__DM1 CYREG_PRT2_DM1
#define WARNING_GREEN__DM2 CYREG_PRT2_DM2
#define WARNING_GREEN__DR CYREG_PRT2_DR
#define WARNING_GREEN__INP_DIS CYREG_PRT2_INP_DIS
#define WARNING_GREEN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define WARNING_GREEN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define WARNING_GREEN__LCD_EN CYREG_PRT2_LCD_EN
#define WARNING_GREEN__MASK 0x08u
#define WARNING_GREEN__PORT 2u
#define WARNING_GREEN__PRT CYREG_PRT2_PRT
#define WARNING_GREEN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define WARNING_GREEN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define WARNING_GREEN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define WARNING_GREEN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define WARNING_GREEN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define WARNING_GREEN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define WARNING_GREEN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define WARNING_GREEN__PS CYREG_PRT2_PS
#define WARNING_GREEN__SHIFT 3
#define WARNING_GREEN__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "robot_control"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E133069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x400
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Bu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
