<stg><name>convolution5</name>


<trans_list>

<trans id="2117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2320" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2356" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2360" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2363" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2364" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2365" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2366" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2367" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2368" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2369" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2370" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2372" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2373" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2407" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2409" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2415" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2417" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2421" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2427" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2429" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2431" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2432" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2433" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2434" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2435" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2436" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2437" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2438" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2439" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2440" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2441" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2442" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2443" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2444" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2445" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2446" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2447" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2448" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2449" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2450" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2451" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2452" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2453" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2454" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2455" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2456" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2457" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2458" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2459" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2460" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2461" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2462" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2463" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2464" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2465" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2466" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2467" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2468" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2469" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2470" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2471" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2472" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2473" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2474" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2484" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2486" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2487" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2488" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2489" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2490" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2492" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2493" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2494" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2495" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2496" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2497" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2498" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2499" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2500" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2501" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2502" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2503" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2504" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2505" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2506" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2507" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2510" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2511" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2512" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2513" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2514" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2515" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2516" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2519" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2520" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2521" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2522" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2523" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2524" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="408" to="409">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="408" to="411">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2528" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="411" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:0  %sum_1 = alloca float

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader5:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln103, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader5:1  %co_0 = phi i7 [ 0, %0 ], [ %select_ln108_2, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="co_0"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5:2  %m_0 = phi i3 [ 0, %0 ], [ %i, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader5:3  %icmp_ln103 = icmp eq i10 %indvar_flatten, -424

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader5:4  %add_ln103 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %icmp_ln103, label %2, label %hls_label_4_begin

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:1  %co = add i7 1, %co_0

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_begin:3  %icmp_ln104 = icmp eq i3 %m_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_4_begin:4  %select_ln108_1 = select i1 %icmp_ln104, i3 0, i3 %m_0

]]></Node>
<StgValue><ssdm name="select_ln108_1"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_4_begin:5  %select_ln108_2 = select i1 %icmp_ln104, i7 %co, i7 %co_0

]]></Node>
<StgValue><ssdm name="select_ln108_2"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln119"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
hls_label_4_begin:7  %tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %select_ln108_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
hls_label_4_begin:8  %tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %select_ln108_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="13">
<![CDATA[
hls_label_4_begin:9  %zext_ln110_1 = zext i13 %tmp_7 to i14

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="11">
<![CDATA[
hls_label_4_begin:10  %zext_ln110_2 = zext i11 %tmp_6 to i14

]]></Node>
<StgValue><ssdm name="zext_ln110_2"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_4_begin:11  %add_ln110 = add i14 %zext_ln110_2, %zext_ln110_1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="3">
<![CDATA[
hls_label_4_begin:75  %zext_ln110_3 = zext i3 %select_ln108_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln110_3"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_4_begin:76  %tmp_23 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln108_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="5">
<![CDATA[
hls_label_4_begin:77  %zext_ln110_4 = zext i5 %tmp_23 to i6

]]></Node>
<StgValue><ssdm name="zext_ln110_4"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:78  %add_ln110_16 = add i6 %zext_ln110_3, %zext_ln110_4

]]></Node>
<StgValue><ssdm name="add_ln110_16"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:82  %zext_ln110_8 = zext i6 %add_ln110_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_8"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:83  %input_addr = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_8

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="14">
<![CDATA[
hls_label_4_begin:323  %trunc_ln110 = trunc i14 %add_ln110 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_begin:324  %or_ln110_15 = or i3 %trunc_ln110, %select_ln108_1

]]></Node>
<StgValue><ssdm name="or_ln110_15"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:325  %tmp_24 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %add_ln110, i32 3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
hls_label_4_begin:326  %tmp_25 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_24, i3 %or_ln110_15)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="17" op_0_bw="14">
<![CDATA[
hls_label_4_begin:327  %zext_ln110_88 = zext i14 %tmp_25 to i17

]]></Node>
<StgValue><ssdm name="zext_ln110_88"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="3" op_3_bw="2">
<![CDATA[
hls_label_4_begin:328  %tmp_26 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i3.i2(i11 %tmp_24, i3 %or_ln110_15, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4_begin:329  %zext_ln110_89 = zext i16 %tmp_26 to i17

]]></Node>
<StgValue><ssdm name="zext_ln110_89"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:330  %add_ln110_95 = add i17 %zext_ln110_88, %zext_ln110_89

]]></Node>
<StgValue><ssdm name="add_ln110_95"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:331  %zext_ln110_90 = zext i17 %add_ln110_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_90"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:332  %weights_addr = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_90

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:637  %weights_load = load float* %weights_addr, align 4

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:638  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="448" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:637  %weights_load = load float* %weights_addr, align 4

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:638  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="450" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:639  %tmp1 = fmul float %weights_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="451" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:639  %tmp1 = fmul float %weights_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:6  %zext_ln108 = zext i7 %select_ln108_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:12  %or_ln110 = or i11 %tmp_6, 1

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:13  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:14  %p_shl6 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:15  %add_ln110_1 = add i64 %tmp_8, %p_shl6

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
hls_label_4_begin:74  %zext_ln110 = zext i3 %select_ln108_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:333  %add_ln110_96 = add i64 %add_ln110_1, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_96"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:334  %trunc_ln110_1 = trunc i64 %add_ln110_96 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_1"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:335  %trunc_ln110_2 = trunc i64 %add_ln110_96 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_2"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:336  %p_shl23_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:337  %add_ln110_97 = add i17 %trunc_ln110_1, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="add_ln110_97"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:634  %bias_addr = getelementptr [120 x float]* %bias, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="7">
<![CDATA[
hls_label_4_begin:635  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:639  %tmp1 = fmul float %weights_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4_begin:0  %sum_1_load = load float* %sum_1

]]></Node>
<StgValue><ssdm name="sum_1_load"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:84  %add_ln110_17 = add i6 25, %add_ln110_16

]]></Node>
<StgValue><ssdm name="add_ln110_17"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:85  %zext_ln110_9 = zext i6 %add_ln110_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_9"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:86  %input_addr_1 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_9

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:338  %zext_ln110_91 = zext i17 %add_ln110_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_91"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:339  %weights_addr_1 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_91

]]></Node>
<StgValue><ssdm name="weights_addr_1"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_begin:633  %icmp_ln108 = icmp eq i3 %select_ln108_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="7">
<![CDATA[
hls_label_4_begin:635  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin:636  %select_ln108 = select i1 %icmp_ln108, float %bias_load, float %sum_1_load

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:639  %tmp1 = fmul float %weights_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:641  %weights_load_1 = load float* %weights_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weights_load_1"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:642  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="478" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:640  %sum_4 = fadd float %select_ln108, %tmp1

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:641  %weights_load_1 = load float* %weights_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weights_load_1"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:642  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="481" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:640  %sum_4 = fadd float %select_ln108, %tmp1

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:643  %tmp_0_1 = fmul float %weights_load_1, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="483" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:640  %sum_4 = fadd float %select_ln108, %tmp1

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:643  %tmp_0_1 = fmul float %weights_load_1, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="485" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:16  %or_ln110_1 = or i11 %tmp_6, 2

]]></Node>
<StgValue><ssdm name="or_ln110_1"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:17  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:18  %p_shl7 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:19  %add_ln110_2 = add i64 %tmp_9, %p_shl7

]]></Node>
<StgValue><ssdm name="add_ln110_2"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
hls_label_4_begin:105  %tmp_43_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 5, i3 %select_ln108_1)

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="3" op_3_bw="2">
<![CDATA[
hls_label_4_begin:106  %p_shl21_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i3.i2(i5 5, i3 %select_ln108_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4_begin:107  %add_ln110_24 = add i10 %tmp_43_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="add_ln110_24"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="10">
<![CDATA[
hls_label_4_begin:108  %zext_ln110_16 = zext i10 %add_ln110_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_16"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:109  %input_addr_8 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_16

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:340  %add_ln110_98 = add i64 %add_ln110_2, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_98"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:341  %trunc_ln110_3 = trunc i64 %add_ln110_98 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_3"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:342  %trunc_ln110_4 = trunc i64 %add_ln110_98 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_4"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:343  %p_shl24_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_4, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:344  %add_ln110_99 = add i17 %trunc_ln110_3, %p_shl24_cast

]]></Node>
<StgValue><ssdm name="add_ln110_99"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:640  %sum_4 = fadd float %select_ln108, %tmp1

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:643  %tmp_0_1 = fmul float %weights_load_1, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:670  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="502" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="6">
<![CDATA[
hls_label_4_begin:81  %zext_ln110_7 = zext i6 %add_ln110_16 to i7

]]></Node>
<StgValue><ssdm name="zext_ln110_7"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:87  %add_ln110_18 = add i7 50, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_18"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:88  %zext_ln110_10 = zext i7 %add_ln110_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_10"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:89  %input_addr_2 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_10

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:345  %zext_ln110_92 = zext i17 %add_ln110_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_92"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:346  %weights_addr_2 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_92

]]></Node>
<StgValue><ssdm name="weights_addr_2"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:640  %sum_4 = fadd float %select_ln108, %tmp1

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:643  %tmp_0_1 = fmul float %weights_load_1, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:645  %weights_load_2 = load float* %weights_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weights_load_2"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:646  %input_load_2 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:670  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="513" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:644  %sum_4_0_1 = fadd float %sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:645  %weights_load_2 = load float* %weights_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weights_load_2"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:646  %input_load_2 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="516" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:644  %sum_4_0_1 = fadd float %sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:647  %tmp_0_2 = fmul float %weights_load_2, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="518" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:644  %sum_4_0_1 = fadd float %sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:647  %tmp_0_2 = fmul float %weights_load_2, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="520" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:20  %or_ln110_2 = or i11 %tmp_6, 3

]]></Node>
<StgValue><ssdm name="or_ln110_2"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:21  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_2)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:22  %p_shl8 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:23  %add_ln110_3 = add i64 %tmp_10, %p_shl8

]]></Node>
<StgValue><ssdm name="add_ln110_3"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:347  %add_ln110_100 = add i64 %add_ln110_3, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_100"/></StgValue>
</operation>

<operation id="525" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:348  %trunc_ln110_5 = trunc i64 %add_ln110_100 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_5"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:349  %trunc_ln110_6 = trunc i64 %add_ln110_100 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_6"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:350  %p_shl25_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_6, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:351  %add_ln110_101 = add i17 %trunc_ln110_5, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="add_ln110_101"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:644  %sum_4_0_1 = fadd float %sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:647  %tmp_0_2 = fmul float %weights_load_2, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="531" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:90  %add_ln110_19 = add i7 -53, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_19"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:91  %zext_ln110_11 = zext i7 %add_ln110_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_11"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:92  %input_addr_3 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_11

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:352  %zext_ln110_93 = zext i17 %add_ln110_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_93"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:353  %weights_addr_3 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_93

]]></Node>
<StgValue><ssdm name="weights_addr_3"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:644  %sum_4_0_1 = fadd float %sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:647  %tmp_0_2 = fmul float %weights_load_2, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:649  %weights_load_3 = load float* %weights_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weights_load_3"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:650  %input_load_3 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="540" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:648  %sum_4_0_2 = fadd float %sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="541" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:649  %weights_load_3 = load float* %weights_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weights_load_3"/></StgValue>
</operation>

<operation id="542" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:650  %input_load_3 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="543" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:648  %sum_4_0_2 = fadd float %sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:651  %tmp_0_3 = fmul float %weights_load_3, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="545" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:648  %sum_4_0_2 = fadd float %sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:651  %tmp_0_3 = fmul float %weights_load_3, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="547" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:24  %or_ln110_3 = or i11 %tmp_6, 4

]]></Node>
<StgValue><ssdm name="or_ln110_3"/></StgValue>
</operation>

<operation id="548" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:25  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_3)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:26  %p_shl9 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_3, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:27  %add_ln110_4 = add i64 %tmp_11, %p_shl9

]]></Node>
<StgValue><ssdm name="add_ln110_4"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:354  %add_ln110_102 = add i64 %add_ln110_4, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_102"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:355  %trunc_ln110_7 = trunc i64 %add_ln110_102 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_7"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:356  %trunc_ln110_8 = trunc i64 %add_ln110_102 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_8"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:357  %p_shl26_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_8, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:358  %add_ln110_103 = add i17 %trunc_ln110_7, %p_shl26_cast

]]></Node>
<StgValue><ssdm name="add_ln110_103"/></StgValue>
</operation>

<operation id="556" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:648  %sum_4_0_2 = fadd float %sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="557" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:651  %tmp_0_3 = fmul float %weights_load_3, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="558" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="6">
<![CDATA[
hls_label_4_begin:80  %zext_ln110_6 = zext i6 %add_ln110_16 to i8

]]></Node>
<StgValue><ssdm name="zext_ln110_6"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:93  %add_ln110_20 = add i8 100, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_20"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:94  %zext_ln110_12 = zext i8 %add_ln110_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_12"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:95  %input_addr_4 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_12

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:359  %zext_ln110_94 = zext i17 %add_ln110_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_94"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:360  %weights_addr_4 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_94

]]></Node>
<StgValue><ssdm name="weights_addr_4"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:648  %sum_4_0_2 = fadd float %sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:651  %tmp_0_3 = fmul float %weights_load_3, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:653  %weights_load_4 = load float* %weights_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weights_load_4"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:654  %input_load_4 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="568" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:652  %sum_4_0_3 = fadd float %sum_4_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:653  %weights_load_4 = load float* %weights_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weights_load_4"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:654  %input_load_4 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="571" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:652  %sum_4_0_3 = fadd float %sum_4_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>

<operation id="572" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:655  %tmp_0_4 = fmul float %weights_load_4, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="573" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:652  %sum_4_0_3 = fadd float %sum_4_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:655  %tmp_0_4 = fmul float %weights_load_4, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="575" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:28  %or_ln110_4 = or i11 %tmp_6, 5

]]></Node>
<StgValue><ssdm name="or_ln110_4"/></StgValue>
</operation>

<operation id="576" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:29  %tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_4)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="577" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:30  %p_shl = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_4, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="578" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:31  %add_ln110_5 = add i64 %tmp_12, %p_shl

]]></Node>
<StgValue><ssdm name="add_ln110_5"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:361  %add_ln110_104 = add i64 %add_ln110_5, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_104"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:362  %trunc_ln110_9 = trunc i64 %add_ln110_104 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_9"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:363  %trunc_ln110_10 = trunc i64 %add_ln110_104 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_10"/></StgValue>
</operation>

<operation id="582" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:364  %p_shl27_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_10, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:365  %add_ln110_105 = add i17 %trunc_ln110_9, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="add_ln110_105"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:652  %sum_4_0_3 = fadd float %sum_4_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:655  %tmp_0_4 = fmul float %weights_load_4, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="586" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:96  %add_ln110_21 = add i8 125, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_21"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:97  %zext_ln110_13 = zext i8 %add_ln110_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_13"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:98  %input_addr_5 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_13

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:366  %zext_ln110_95 = zext i17 %add_ln110_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_95"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:367  %weights_addr_5 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_95

]]></Node>
<StgValue><ssdm name="weights_addr_5"/></StgValue>
</operation>

<operation id="591" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:652  %sum_4_0_3 = fadd float %sum_4_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:655  %tmp_0_4 = fmul float %weights_load_4, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="593" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:657  %weights_load_5 = load float* %weights_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weights_load_5"/></StgValue>
</operation>

<operation id="594" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:658  %input_load_5 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="595" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:656  %sum_4_0_4 = fadd float %sum_4_0_3, %tmp_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:657  %weights_load_5 = load float* %weights_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weights_load_5"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:658  %input_load_5 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="598" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:656  %sum_4_0_4 = fadd float %sum_4_0_3, %tmp_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:659  %tmp_0_5 = fmul float %weights_load_5, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="600" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:656  %sum_4_0_4 = fadd float %sum_4_0_3, %tmp_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>

<operation id="601" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:659  %tmp_0_5 = fmul float %weights_load_5, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="602" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:32  %or_ln110_5 = or i11 %tmp_6, 6

]]></Node>
<StgValue><ssdm name="or_ln110_5"/></StgValue>
</operation>

<operation id="603" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:33  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_5)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="604" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:34  %p_shl1 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_5, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="605" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:35  %add_ln110_6 = add i64 %tmp_13, %p_shl1

]]></Node>
<StgValue><ssdm name="add_ln110_6"/></StgValue>
</operation>

<operation id="606" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:368  %add_ln110_106 = add i64 %add_ln110_6, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_106"/></StgValue>
</operation>

<operation id="607" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:369  %trunc_ln110_11 = trunc i64 %add_ln110_106 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_11"/></StgValue>
</operation>

<operation id="608" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:370  %trunc_ln110_12 = trunc i64 %add_ln110_106 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_12"/></StgValue>
</operation>

<operation id="609" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:371  %p_shl28_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_12, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="610" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:372  %add_ln110_107 = add i17 %trunc_ln110_11, %p_shl28_cast

]]></Node>
<StgValue><ssdm name="add_ln110_107"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:656  %sum_4_0_4 = fadd float %sum_4_0_3, %tmp_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>

<operation id="612" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:659  %tmp_0_5 = fmul float %weights_load_5, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="613" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:99  %add_ln110_22 = add i8 -106, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_22"/></StgValue>
</operation>

<operation id="614" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:100  %zext_ln110_14 = zext i8 %add_ln110_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_14"/></StgValue>
</operation>

<operation id="615" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:101  %input_addr_6 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_14

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="616" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:373  %zext_ln110_96 = zext i17 %add_ln110_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_96"/></StgValue>
</operation>

<operation id="617" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:374  %weights_addr_6 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_96

]]></Node>
<StgValue><ssdm name="weights_addr_6"/></StgValue>
</operation>

<operation id="618" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:656  %sum_4_0_4 = fadd float %sum_4_0_3, %tmp_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>

<operation id="619" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:659  %tmp_0_5 = fmul float %weights_load_5, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>

<operation id="620" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:661  %weights_load_6 = load float* %weights_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weights_load_6"/></StgValue>
</operation>

<operation id="621" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:662  %input_load_6 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="622" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:660  %sum_4_0_5 = fadd float %sum_4_0_4, %tmp_0_5

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>

<operation id="623" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:661  %weights_load_6 = load float* %weights_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weights_load_6"/></StgValue>
</operation>

<operation id="624" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:662  %input_load_6 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="625" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:660  %sum_4_0_5 = fadd float %sum_4_0_4, %tmp_0_5

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>

<operation id="626" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:663  %tmp_0_6 = fmul float %weights_load_6, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="627" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:660  %sum_4_0_5 = fadd float %sum_4_0_4, %tmp_0_5

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>

<operation id="628" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:663  %tmp_0_6 = fmul float %weights_load_6, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="629" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:36  %or_ln110_6 = or i11 %tmp_6, 7

]]></Node>
<StgValue><ssdm name="or_ln110_6"/></StgValue>
</operation>

<operation id="630" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:37  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_6)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="631" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:38  %p_shl2 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_6, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="632" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:39  %add_ln110_7 = add i64 %tmp_14, %p_shl2

]]></Node>
<StgValue><ssdm name="add_ln110_7"/></StgValue>
</operation>

<operation id="633" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:375  %add_ln110_108 = add i64 %add_ln110_7, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_108"/></StgValue>
</operation>

<operation id="634" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:376  %trunc_ln110_13 = trunc i64 %add_ln110_108 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_13"/></StgValue>
</operation>

<operation id="635" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:377  %trunc_ln110_14 = trunc i64 %add_ln110_108 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_14"/></StgValue>
</operation>

<operation id="636" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:378  %p_shl29_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_14, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="637" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:379  %add_ln110_109 = add i17 %trunc_ln110_13, %p_shl29_cast

]]></Node>
<StgValue><ssdm name="add_ln110_109"/></StgValue>
</operation>

<operation id="638" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:660  %sum_4_0_5 = fadd float %sum_4_0_4, %tmp_0_5

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>

<operation id="639" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:663  %tmp_0_6 = fmul float %weights_load_6, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="640" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:102  %add_ln110_23 = add i8 -81, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_23"/></StgValue>
</operation>

<operation id="641" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:103  %zext_ln110_15 = zext i8 %add_ln110_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_15"/></StgValue>
</operation>

<operation id="642" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:104  %input_addr_7 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_15

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="643" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:380  %zext_ln110_97 = zext i17 %add_ln110_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_97"/></StgValue>
</operation>

<operation id="644" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:381  %weights_addr_7 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_97

]]></Node>
<StgValue><ssdm name="weights_addr_7"/></StgValue>
</operation>

<operation id="645" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:660  %sum_4_0_5 = fadd float %sum_4_0_4, %tmp_0_5

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>

<operation id="646" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:663  %tmp_0_6 = fmul float %weights_load_6, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>

<operation id="647" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:665  %weights_load_7 = load float* %weights_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weights_load_7"/></StgValue>
</operation>

<operation id="648" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:666  %input_load_7 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="649" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:664  %sum_4_0_6 = fadd float %sum_4_0_5, %tmp_0_6

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>

<operation id="650" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:665  %weights_load_7 = load float* %weights_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weights_load_7"/></StgValue>
</operation>

<operation id="651" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:666  %input_load_7 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="652" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:664  %sum_4_0_6 = fadd float %sum_4_0_5, %tmp_0_6

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>

<operation id="653" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:667  %tmp_0_7 = fmul float %weights_load_7, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_0_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="654" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:664  %sum_4_0_6 = fadd float %sum_4_0_5, %tmp_0_6

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>

<operation id="655" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:667  %tmp_0_7 = fmul float %weights_load_7, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_0_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="656" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:40  %or_ln110_7 = or i11 %tmp_6, 8

]]></Node>
<StgValue><ssdm name="or_ln110_7"/></StgValue>
</operation>

<operation id="657" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:41  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_7)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="658" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:42  %p_shl3 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_7, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="659" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:43  %add_ln110_8 = add i64 %tmp_15, %p_shl3

]]></Node>
<StgValue><ssdm name="add_ln110_8"/></StgValue>
</operation>

<operation id="660" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="64">
<![CDATA[
hls_label_4_begin:382  %trunc_ln110_15 = trunc i64 %add_ln110_8 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln110_15"/></StgValue>
</operation>

<operation id="661" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_begin:383  %or_ln110_16 = or i3 %trunc_ln110_15, %select_ln108_1

]]></Node>
<StgValue><ssdm name="or_ln110_16"/></StgValue>
</operation>

<operation id="662" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:384  %tmp_27 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %add_ln110_8, i32 3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="663" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
hls_label_4_begin:385  %tmp_57_cast = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %tmp_27, i3 %or_ln110_16)

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="664" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:386  %tmp_28 = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %add_ln110_8, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="665" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="3" op_3_bw="2">
<![CDATA[
hls_label_4_begin:387  %p_shl30_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i3.i2(i12 %tmp_28, i3 %or_ln110_16, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="666" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:388  %add_ln110_110 = add i17 %tmp_57_cast, %p_shl30_cast

]]></Node>
<StgValue><ssdm name="add_ln110_110"/></StgValue>
</operation>

<operation id="667" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:664  %sum_4_0_6 = fadd float %sum_4_0_5, %tmp_0_6

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>

<operation id="668" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:667  %tmp_0_7 = fmul float %weights_load_7, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_0_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="669" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:389  %zext_ln110_98 = zext i17 %add_ln110_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_98"/></StgValue>
</operation>

<operation id="670" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:390  %weights_addr_8 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_98

]]></Node>
<StgValue><ssdm name="weights_addr_8"/></StgValue>
</operation>

<operation id="671" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:664  %sum_4_0_6 = fadd float %sum_4_0_5, %tmp_0_6

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>

<operation id="672" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:667  %tmp_0_7 = fmul float %weights_load_7, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_0_7"/></StgValue>
</operation>

<operation id="673" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:669  %weights_load_8 = load float* %weights_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weights_load_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="674" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:668  %sum_4_0_7 = fadd float %sum_4_0_6, %tmp_0_7

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>

<operation id="675" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:669  %weights_load_8 = load float* %weights_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weights_load_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="676" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:668  %sum_4_0_7 = fadd float %sum_4_0_6, %tmp_0_7

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>

<operation id="677" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:671  %tmp_0_8 = fmul float %weights_load_8, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_0_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="678" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:668  %sum_4_0_7 = fadd float %sum_4_0_6, %tmp_0_7

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>

<operation id="679" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:671  %tmp_0_8 = fmul float %weights_load_8, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_0_8"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="680" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:44  %or_ln110_8 = or i11 %tmp_6, 9

]]></Node>
<StgValue><ssdm name="or_ln110_8"/></StgValue>
</operation>

<operation id="681" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:45  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_8)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="682" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:46  %p_shl4 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_8, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="683" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:47  %add_ln110_9 = add i64 %tmp_16, %p_shl4

]]></Node>
<StgValue><ssdm name="add_ln110_9"/></StgValue>
</operation>

<operation id="684" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:391  %add_ln110_111 = add i64 %add_ln110_9, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_111"/></StgValue>
</operation>

<operation id="685" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:392  %trunc_ln110_16 = trunc i64 %add_ln110_111 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_16"/></StgValue>
</operation>

<operation id="686" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:393  %trunc_ln110_17 = trunc i64 %add_ln110_111 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_17"/></StgValue>
</operation>

<operation id="687" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:394  %p_shl31_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_17, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="688" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:395  %add_ln110_112 = add i17 %trunc_ln110_16, %p_shl31_cast

]]></Node>
<StgValue><ssdm name="add_ln110_112"/></StgValue>
</operation>

<operation id="689" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:668  %sum_4_0_7 = fadd float %sum_4_0_6, %tmp_0_7

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>

<operation id="690" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:671  %tmp_0_8 = fmul float %weights_load_8, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_0_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="691" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="6">
<![CDATA[
hls_label_4_begin:79  %zext_ln110_5 = zext i6 %add_ln110_16 to i9

]]></Node>
<StgValue><ssdm name="zext_ln110_5"/></StgValue>
</operation>

<operation id="692" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:110  %add_ln110_25 = add i9 225, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_25"/></StgValue>
</operation>

<operation id="693" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:111  %zext_ln110_17 = zext i9 %add_ln110_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_17"/></StgValue>
</operation>

<operation id="694" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:112  %input_addr_9 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_17

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="695" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:396  %zext_ln110_99 = zext i17 %add_ln110_112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_99"/></StgValue>
</operation>

<operation id="696" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:397  %weights_addr_9 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_99

]]></Node>
<StgValue><ssdm name="weights_addr_9"/></StgValue>
</operation>

<operation id="697" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:668  %sum_4_0_7 = fadd float %sum_4_0_6, %tmp_0_7

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>

<operation id="698" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:671  %tmp_0_8 = fmul float %weights_load_8, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_0_8"/></StgValue>
</operation>

<operation id="699" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:673  %weights_load_9 = load float* %weights_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weights_load_9"/></StgValue>
</operation>

<operation id="700" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:674  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="701" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:672  %sum_4_0_8 = fadd float %sum_4_0_7, %tmp_0_8

]]></Node>
<StgValue><ssdm name="sum_4_0_8"/></StgValue>
</operation>

<operation id="702" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:673  %weights_load_9 = load float* %weights_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weights_load_9"/></StgValue>
</operation>

<operation id="703" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:674  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="704" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:672  %sum_4_0_8 = fadd float %sum_4_0_7, %tmp_0_8

]]></Node>
<StgValue><ssdm name="sum_4_0_8"/></StgValue>
</operation>

<operation id="705" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:675  %tmp_0_9 = fmul float %weights_load_9, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="706" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:672  %sum_4_0_8 = fadd float %sum_4_0_7, %tmp_0_8

]]></Node>
<StgValue><ssdm name="sum_4_0_8"/></StgValue>
</operation>

<operation id="707" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:675  %tmp_0_9 = fmul float %weights_load_9, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="708" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:48  %or_ln110_9 = or i11 %tmp_6, 10

]]></Node>
<StgValue><ssdm name="or_ln110_9"/></StgValue>
</operation>

<operation id="709" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:49  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_9)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="710" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:50  %p_shl5 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_9, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="711" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:51  %add_ln110_10 = add i64 %tmp_17, %p_shl5

]]></Node>
<StgValue><ssdm name="add_ln110_10"/></StgValue>
</operation>

<operation id="712" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:398  %add_ln110_113 = add i64 %add_ln110_10, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_113"/></StgValue>
</operation>

<operation id="713" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:399  %trunc_ln110_18 = trunc i64 %add_ln110_113 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_18"/></StgValue>
</operation>

<operation id="714" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:400  %trunc_ln110_19 = trunc i64 %add_ln110_113 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_19"/></StgValue>
</operation>

<operation id="715" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:401  %p_shl32_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_19, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl32_cast"/></StgValue>
</operation>

<operation id="716" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:402  %add_ln110_114 = add i17 %trunc_ln110_18, %p_shl32_cast

]]></Node>
<StgValue><ssdm name="add_ln110_114"/></StgValue>
</operation>

<operation id="717" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:672  %sum_4_0_8 = fadd float %sum_4_0_7, %tmp_0_8

]]></Node>
<StgValue><ssdm name="sum_4_0_8"/></StgValue>
</operation>

<operation id="718" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:675  %tmp_0_9 = fmul float %weights_load_9, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="719" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:113  %add_ln110_26 = add i9 250, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_26"/></StgValue>
</operation>

<operation id="720" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:114  %zext_ln110_18 = zext i9 %add_ln110_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_18"/></StgValue>
</operation>

<operation id="721" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:115  %input_addr_10 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_18

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="722" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:403  %zext_ln110_100 = zext i17 %add_ln110_114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_100"/></StgValue>
</operation>

<operation id="723" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:404  %weights_addr_10 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_100

]]></Node>
<StgValue><ssdm name="weights_addr_10"/></StgValue>
</operation>

<operation id="724" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:672  %sum_4_0_8 = fadd float %sum_4_0_7, %tmp_0_8

]]></Node>
<StgValue><ssdm name="sum_4_0_8"/></StgValue>
</operation>

<operation id="725" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:675  %tmp_0_9 = fmul float %weights_load_9, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>

<operation id="726" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:677  %weights_load_10 = load float* %weights_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weights_load_10"/></StgValue>
</operation>

<operation id="727" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:678  %input_load_10 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="728" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:676  %sum_4_0_9 = fadd float %sum_4_0_8, %tmp_0_9

]]></Node>
<StgValue><ssdm name="sum_4_0_9"/></StgValue>
</operation>

<operation id="729" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:677  %weights_load_10 = load float* %weights_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weights_load_10"/></StgValue>
</operation>

<operation id="730" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:678  %input_load_10 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="731" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:676  %sum_4_0_9 = fadd float %sum_4_0_8, %tmp_0_9

]]></Node>
<StgValue><ssdm name="sum_4_0_9"/></StgValue>
</operation>

<operation id="732" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:679  %tmp_0_s = fmul float %weights_load_10, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="733" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:676  %sum_4_0_9 = fadd float %sum_4_0_8, %tmp_0_9

]]></Node>
<StgValue><ssdm name="sum_4_0_9"/></StgValue>
</operation>

<operation id="734" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:679  %tmp_0_s = fmul float %weights_load_10, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="735" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:52  %or_ln110_10 = or i11 %tmp_6, 11

]]></Node>
<StgValue><ssdm name="or_ln110_10"/></StgValue>
</operation>

<operation id="736" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:53  %tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_10)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="737" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:54  %p_shl10 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_10, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="738" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:55  %add_ln110_11 = add i64 %tmp_18, %p_shl10

]]></Node>
<StgValue><ssdm name="add_ln110_11"/></StgValue>
</operation>

<operation id="739" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:56  %or_ln110_11 = or i11 %tmp_6, 12

]]></Node>
<StgValue><ssdm name="or_ln110_11"/></StgValue>
</operation>

<operation id="740" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:57  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_11)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="741" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:58  %p_shl11 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_11, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="742" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:59  %add_ln110_12 = add i64 %tmp_19, %p_shl11

]]></Node>
<StgValue><ssdm name="add_ln110_12"/></StgValue>
</operation>

<operation id="743" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:60  %or_ln110_12 = or i11 %tmp_6, 13

]]></Node>
<StgValue><ssdm name="or_ln110_12"/></StgValue>
</operation>

<operation id="744" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:61  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_12)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="745" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:62  %p_shl12 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_12, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="746" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:63  %add_ln110_13 = add i64 %tmp_20, %p_shl12

]]></Node>
<StgValue><ssdm name="add_ln110_13"/></StgValue>
</operation>

<operation id="747" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:64  %or_ln110_13 = or i11 %tmp_6, 14

]]></Node>
<StgValue><ssdm name="or_ln110_13"/></StgValue>
</operation>

<operation id="748" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:65  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_13)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="749" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:66  %p_shl13 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_13, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="750" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:67  %add_ln110_14 = add i64 %tmp_21, %p_shl13

]]></Node>
<StgValue><ssdm name="add_ln110_14"/></StgValue>
</operation>

<operation id="751" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:68  %or_ln110_14 = or i11 %tmp_6, 15

]]></Node>
<StgValue><ssdm name="or_ln110_14"/></StgValue>
</operation>

<operation id="752" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
hls_label_4_begin:69  %tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln110_14)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="753" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="11" op_3_bw="2">
<![CDATA[
hls_label_4_begin:70  %p_shl14 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i11.i2(i51 0, i11 %or_ln110_14, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="754" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:71  %add_ln110_15 = add i64 %tmp_22, %p_shl14

]]></Node>
<StgValue><ssdm name="add_ln110_15"/></StgValue>
</operation>

<operation id="755" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:405  %add_ln110_115 = add i64 %add_ln110_11, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_115"/></StgValue>
</operation>

<operation id="756" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:406  %trunc_ln110_20 = trunc i64 %add_ln110_115 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_20"/></StgValue>
</operation>

<operation id="757" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:407  %trunc_ln110_21 = trunc i64 %add_ln110_115 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_21"/></StgValue>
</operation>

<operation id="758" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:408  %p_shl33_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_21, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl33_cast"/></StgValue>
</operation>

<operation id="759" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:409  %add_ln110_116 = add i17 %trunc_ln110_20, %p_shl33_cast

]]></Node>
<StgValue><ssdm name="add_ln110_116"/></StgValue>
</operation>

<operation id="760" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:412  %add_ln110_117 = add i64 %add_ln110_12, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_117"/></StgValue>
</operation>

<operation id="761" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:413  %trunc_ln110_22 = trunc i64 %add_ln110_117 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_22"/></StgValue>
</operation>

<operation id="762" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:414  %trunc_ln110_23 = trunc i64 %add_ln110_117 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_23"/></StgValue>
</operation>

<operation id="763" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:415  %p_shl34_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_23, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl34_cast"/></StgValue>
</operation>

<operation id="764" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:416  %add_ln110_118 = add i17 %trunc_ln110_22, %p_shl34_cast

]]></Node>
<StgValue><ssdm name="add_ln110_118"/></StgValue>
</operation>

<operation id="765" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:419  %add_ln110_119 = add i64 %add_ln110_13, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_119"/></StgValue>
</operation>

<operation id="766" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:420  %trunc_ln110_24 = trunc i64 %add_ln110_119 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_24"/></StgValue>
</operation>

<operation id="767" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:421  %trunc_ln110_25 = trunc i64 %add_ln110_119 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_25"/></StgValue>
</operation>

<operation id="768" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:422  %p_shl35_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_25, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl35_cast"/></StgValue>
</operation>

<operation id="769" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:423  %add_ln110_120 = add i17 %trunc_ln110_24, %p_shl35_cast

]]></Node>
<StgValue><ssdm name="add_ln110_120"/></StgValue>
</operation>

<operation id="770" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:426  %add_ln110_121 = add i64 %add_ln110_14, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_121"/></StgValue>
</operation>

<operation id="771" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:427  %trunc_ln110_26 = trunc i64 %add_ln110_121 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_26"/></StgValue>
</operation>

<operation id="772" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:428  %trunc_ln110_27 = trunc i64 %add_ln110_121 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_27"/></StgValue>
</operation>

<operation id="773" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:429  %p_shl36_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_27, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl36_cast"/></StgValue>
</operation>

<operation id="774" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:430  %add_ln110_122 = add i17 %trunc_ln110_26, %p_shl36_cast

]]></Node>
<StgValue><ssdm name="add_ln110_122"/></StgValue>
</operation>

<operation id="775" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_begin:433  %add_ln110_123 = add i64 %add_ln110_15, %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110_123"/></StgValue>
</operation>

<operation id="776" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="17" op_0_bw="64">
<![CDATA[
hls_label_4_begin:434  %trunc_ln110_28 = trunc i64 %add_ln110_123 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln110_28"/></StgValue>
</operation>

<operation id="777" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="15" op_0_bw="64">
<![CDATA[
hls_label_4_begin:435  %trunc_ln110_29 = trunc i64 %add_ln110_123 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln110_29"/></StgValue>
</operation>

<operation id="778" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
hls_label_4_begin:436  %p_shl_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln110_29, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="779" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:437  %add_ln110_124 = add i17 %trunc_ln110_28, %p_shl_cast

]]></Node>
<StgValue><ssdm name="add_ln110_124"/></StgValue>
</operation>

<operation id="780" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:676  %sum_4_0_9 = fadd float %sum_4_0_8, %tmp_0_9

]]></Node>
<StgValue><ssdm name="sum_4_0_9"/></StgValue>
</operation>

<operation id="781" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:679  %tmp_0_s = fmul float %weights_load_10, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="782" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:116  %add_ln110_27 = add i9 -237, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_27"/></StgValue>
</operation>

<operation id="783" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:117  %zext_ln110_19 = zext i9 %add_ln110_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_19"/></StgValue>
</operation>

<operation id="784" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:118  %input_addr_11 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_19

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="785" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:410  %zext_ln110_101 = zext i17 %add_ln110_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_101"/></StgValue>
</operation>

<operation id="786" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:411  %weights_addr_11 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_101

]]></Node>
<StgValue><ssdm name="weights_addr_11"/></StgValue>
</operation>

<operation id="787" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:676  %sum_4_0_9 = fadd float %sum_4_0_8, %tmp_0_9

]]></Node>
<StgValue><ssdm name="sum_4_0_9"/></StgValue>
</operation>

<operation id="788" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:679  %tmp_0_s = fmul float %weights_load_10, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>

<operation id="789" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:681  %weights_load_11 = load float* %weights_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weights_load_11"/></StgValue>
</operation>

<operation id="790" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:682  %input_load_11 = load float* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="791" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:680  %sum_4_0_s = fadd float %sum_4_0_9, %tmp_0_s

]]></Node>
<StgValue><ssdm name="sum_4_0_s"/></StgValue>
</operation>

<operation id="792" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:681  %weights_load_11 = load float* %weights_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weights_load_11"/></StgValue>
</operation>

<operation id="793" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:682  %input_load_11 = load float* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="794" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:680  %sum_4_0_s = fadd float %sum_4_0_9, %tmp_0_s

]]></Node>
<StgValue><ssdm name="sum_4_0_s"/></StgValue>
</operation>

<operation id="795" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:683  %tmp_0_10 = fmul float %weights_load_11, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="796" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:680  %sum_4_0_s = fadd float %sum_4_0_9, %tmp_0_s

]]></Node>
<StgValue><ssdm name="sum_4_0_s"/></StgValue>
</operation>

<operation id="797" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:683  %tmp_0_10 = fmul float %weights_load_11, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="798" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:680  %sum_4_0_s = fadd float %sum_4_0_9, %tmp_0_s

]]></Node>
<StgValue><ssdm name="sum_4_0_s"/></StgValue>
</operation>

<operation id="799" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:683  %tmp_0_10 = fmul float %weights_load_11, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="800" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:119  %add_ln110_28 = add i9 -212, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_28"/></StgValue>
</operation>

<operation id="801" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:120  %zext_ln110_20 = zext i9 %add_ln110_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_20"/></StgValue>
</operation>

<operation id="802" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:121  %input_addr_12 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_20

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="803" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:417  %zext_ln110_102 = zext i17 %add_ln110_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_102"/></StgValue>
</operation>

<operation id="804" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:418  %weights_addr_12 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_102

]]></Node>
<StgValue><ssdm name="weights_addr_12"/></StgValue>
</operation>

<operation id="805" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:680  %sum_4_0_s = fadd float %sum_4_0_9, %tmp_0_s

]]></Node>
<StgValue><ssdm name="sum_4_0_s"/></StgValue>
</operation>

<operation id="806" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:683  %tmp_0_10 = fmul float %weights_load_11, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>

<operation id="807" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:685  %weights_load_12 = load float* %weights_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weights_load_12"/></StgValue>
</operation>

<operation id="808" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:686  %input_load_12 = load float* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="809" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:684  %sum_4_0_10 = fadd float %sum_4_0_s, %tmp_0_10

]]></Node>
<StgValue><ssdm name="sum_4_0_10"/></StgValue>
</operation>

<operation id="810" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:685  %weights_load_12 = load float* %weights_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weights_load_12"/></StgValue>
</operation>

<operation id="811" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:686  %input_load_12 = load float* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="812" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:684  %sum_4_0_10 = fadd float %sum_4_0_s, %tmp_0_10

]]></Node>
<StgValue><ssdm name="sum_4_0_10"/></StgValue>
</operation>

<operation id="813" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:687  %tmp_0_11 = fmul float %weights_load_12, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="814" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:684  %sum_4_0_10 = fadd float %sum_4_0_s, %tmp_0_10

]]></Node>
<StgValue><ssdm name="sum_4_0_10"/></StgValue>
</operation>

<operation id="815" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:687  %tmp_0_11 = fmul float %weights_load_12, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="816" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:684  %sum_4_0_10 = fadd float %sum_4_0_s, %tmp_0_10

]]></Node>
<StgValue><ssdm name="sum_4_0_10"/></StgValue>
</operation>

<operation id="817" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:687  %tmp_0_11 = fmul float %weights_load_12, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="818" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:122  %add_ln110_29 = add i9 -187, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_29"/></StgValue>
</operation>

<operation id="819" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:123  %zext_ln110_21 = zext i9 %add_ln110_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_21"/></StgValue>
</operation>

<operation id="820" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:124  %input_addr_13 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_21

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="821" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:424  %zext_ln110_103 = zext i17 %add_ln110_120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_103"/></StgValue>
</operation>

<operation id="822" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:425  %weights_addr_13 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_103

]]></Node>
<StgValue><ssdm name="weights_addr_13"/></StgValue>
</operation>

<operation id="823" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:684  %sum_4_0_10 = fadd float %sum_4_0_s, %tmp_0_10

]]></Node>
<StgValue><ssdm name="sum_4_0_10"/></StgValue>
</operation>

<operation id="824" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:687  %tmp_0_11 = fmul float %weights_load_12, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>

<operation id="825" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:689  %weights_load_13 = load float* %weights_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weights_load_13"/></StgValue>
</operation>

<operation id="826" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:690  %input_load_13 = load float* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="827" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:688  %sum_4_0_11 = fadd float %sum_4_0_10, %tmp_0_11

]]></Node>
<StgValue><ssdm name="sum_4_0_11"/></StgValue>
</operation>

<operation id="828" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:689  %weights_load_13 = load float* %weights_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weights_load_13"/></StgValue>
</operation>

<operation id="829" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:690  %input_load_13 = load float* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="830" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:688  %sum_4_0_11 = fadd float %sum_4_0_10, %tmp_0_11

]]></Node>
<StgValue><ssdm name="sum_4_0_11"/></StgValue>
</operation>

<operation id="831" st_id="70" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:691  %tmp_0_12 = fmul float %weights_load_13, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="832" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:688  %sum_4_0_11 = fadd float %sum_4_0_10, %tmp_0_11

]]></Node>
<StgValue><ssdm name="sum_4_0_11"/></StgValue>
</operation>

<operation id="833" st_id="71" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:691  %tmp_0_12 = fmul float %weights_load_13, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="834" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:688  %sum_4_0_11 = fadd float %sum_4_0_10, %tmp_0_11

]]></Node>
<StgValue><ssdm name="sum_4_0_11"/></StgValue>
</operation>

<operation id="835" st_id="72" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:691  %tmp_0_12 = fmul float %weights_load_13, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="836" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:125  %add_ln110_30 = add i9 -162, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_30"/></StgValue>
</operation>

<operation id="837" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:126  %zext_ln110_22 = zext i9 %add_ln110_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_22"/></StgValue>
</operation>

<operation id="838" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:127  %input_addr_14 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_22

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="839" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:431  %zext_ln110_104 = zext i17 %add_ln110_122 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_104"/></StgValue>
</operation>

<operation id="840" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:432  %weights_addr_14 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_104

]]></Node>
<StgValue><ssdm name="weights_addr_14"/></StgValue>
</operation>

<operation id="841" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:688  %sum_4_0_11 = fadd float %sum_4_0_10, %tmp_0_11

]]></Node>
<StgValue><ssdm name="sum_4_0_11"/></StgValue>
</operation>

<operation id="842" st_id="73" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:691  %tmp_0_12 = fmul float %weights_load_13, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>

<operation id="843" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:693  %weights_load_14 = load float* %weights_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weights_load_14"/></StgValue>
</operation>

<operation id="844" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:694  %input_load_14 = load float* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="845" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:692  %sum_4_0_12 = fadd float %sum_4_0_11, %tmp_0_12

]]></Node>
<StgValue><ssdm name="sum_4_0_12"/></StgValue>
</operation>

<operation id="846" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:693  %weights_load_14 = load float* %weights_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weights_load_14"/></StgValue>
</operation>

<operation id="847" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:694  %input_load_14 = load float* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="848" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:692  %sum_4_0_12 = fadd float %sum_4_0_11, %tmp_0_12

]]></Node>
<StgValue><ssdm name="sum_4_0_12"/></StgValue>
</operation>

<operation id="849" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:695  %tmp_0_13 = fmul float %weights_load_14, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="850" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:692  %sum_4_0_12 = fadd float %sum_4_0_11, %tmp_0_12

]]></Node>
<StgValue><ssdm name="sum_4_0_12"/></StgValue>
</operation>

<operation id="851" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:695  %tmp_0_13 = fmul float %weights_load_14, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="852" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:692  %sum_4_0_12 = fadd float %sum_4_0_11, %tmp_0_12

]]></Node>
<StgValue><ssdm name="sum_4_0_12"/></StgValue>
</operation>

<operation id="853" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:695  %tmp_0_13 = fmul float %weights_load_14, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="854" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:128  %add_ln110_31 = add i9 -137, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_31"/></StgValue>
</operation>

<operation id="855" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:129  %zext_ln110_23 = zext i9 %add_ln110_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_23"/></StgValue>
</operation>

<operation id="856" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:130  %input_addr_15 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_23

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="857" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:438  %zext_ln110_105 = zext i17 %add_ln110_124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_105"/></StgValue>
</operation>

<operation id="858" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:439  %weights_addr_15 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_105

]]></Node>
<StgValue><ssdm name="weights_addr_15"/></StgValue>
</operation>

<operation id="859" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:692  %sum_4_0_12 = fadd float %sum_4_0_11, %tmp_0_12

]]></Node>
<StgValue><ssdm name="sum_4_0_12"/></StgValue>
</operation>

<operation id="860" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:695  %tmp_0_13 = fmul float %weights_load_14, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>

<operation id="861" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:697  %weights_load_15 = load float* %weights_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weights_load_15"/></StgValue>
</operation>

<operation id="862" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:698  %input_load_15 = load float* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="863" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:696  %sum_4_0_13 = fadd float %sum_4_0_12, %tmp_0_13

]]></Node>
<StgValue><ssdm name="sum_4_0_13"/></StgValue>
</operation>

<operation id="864" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:697  %weights_load_15 = load float* %weights_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weights_load_15"/></StgValue>
</operation>

<operation id="865" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:698  %input_load_15 = load float* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="866" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:696  %sum_4_0_13 = fadd float %sum_4_0_12, %tmp_0_13

]]></Node>
<StgValue><ssdm name="sum_4_0_13"/></StgValue>
</operation>

<operation id="867" st_id="80" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:699  %tmp_0_14 = fmul float %weights_load_15, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_0_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="868" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:696  %sum_4_0_13 = fadd float %sum_4_0_12, %tmp_0_13

]]></Node>
<StgValue><ssdm name="sum_4_0_13"/></StgValue>
</operation>

<operation id="869" st_id="81" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:699  %tmp_0_14 = fmul float %weights_load_15, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_0_14"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="870" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:696  %sum_4_0_13 = fadd float %sum_4_0_12, %tmp_0_13

]]></Node>
<StgValue><ssdm name="sum_4_0_13"/></StgValue>
</operation>

<operation id="871" st_id="82" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:699  %tmp_0_14 = fmul float %weights_load_15, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_0_14"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="872" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:131  %add_ln110_32 = add i6 1, %add_ln110_16

]]></Node>
<StgValue><ssdm name="add_ln110_32"/></StgValue>
</operation>

<operation id="873" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:132  %zext_ln110_24 = zext i6 %add_ln110_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_24"/></StgValue>
</operation>

<operation id="874" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:133  %input_addr_16 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_24

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="875" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:440  %add_ln110_125 = add i17 1, %add_ln110_95

]]></Node>
<StgValue><ssdm name="add_ln110_125"/></StgValue>
</operation>

<operation id="876" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:441  %zext_ln110_106 = zext i17 %add_ln110_125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_106"/></StgValue>
</operation>

<operation id="877" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:442  %weights_addr_16 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_106

]]></Node>
<StgValue><ssdm name="weights_addr_16"/></StgValue>
</operation>

<operation id="878" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:696  %sum_4_0_13 = fadd float %sum_4_0_12, %tmp_0_13

]]></Node>
<StgValue><ssdm name="sum_4_0_13"/></StgValue>
</operation>

<operation id="879" st_id="83" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:699  %tmp_0_14 = fmul float %weights_load_15, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_0_14"/></StgValue>
</operation>

<operation id="880" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:701  %weights_load_16 = load float* %weights_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weights_load_16"/></StgValue>
</operation>

<operation id="881" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:702  %input_load_16 = load float* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="882" st_id="84" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:700  %sum_4_0_14 = fadd float %sum_4_0_13, %tmp_0_14

]]></Node>
<StgValue><ssdm name="sum_4_0_14"/></StgValue>
</operation>

<operation id="883" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:701  %weights_load_16 = load float* %weights_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weights_load_16"/></StgValue>
</operation>

<operation id="884" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:702  %input_load_16 = load float* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="885" st_id="85" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:700  %sum_4_0_14 = fadd float %sum_4_0_13, %tmp_0_14

]]></Node>
<StgValue><ssdm name="sum_4_0_14"/></StgValue>
</operation>

<operation id="886" st_id="85" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:703  %tmp_1 = fmul float %weights_load_16, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="887" st_id="86" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:700  %sum_4_0_14 = fadd float %sum_4_0_13, %tmp_0_14

]]></Node>
<StgValue><ssdm name="sum_4_0_14"/></StgValue>
</operation>

<operation id="888" st_id="86" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:703  %tmp_1 = fmul float %weights_load_16, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="889" st_id="87" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:700  %sum_4_0_14 = fadd float %sum_4_0_13, %tmp_0_14

]]></Node>
<StgValue><ssdm name="sum_4_0_14"/></StgValue>
</operation>

<operation id="890" st_id="87" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:703  %tmp_1 = fmul float %weights_load_16, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="891" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:134  %add_ln110_33 = add i7 26, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_33"/></StgValue>
</operation>

<operation id="892" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:135  %zext_ln110_25 = zext i7 %add_ln110_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_25"/></StgValue>
</operation>

<operation id="893" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:136  %input_addr_17 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_25

]]></Node>
<StgValue><ssdm name="input_addr_17"/></StgValue>
</operation>

<operation id="894" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:443  %add_ln110_126 = add i17 1, %add_ln110_97

]]></Node>
<StgValue><ssdm name="add_ln110_126"/></StgValue>
</operation>

<operation id="895" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:444  %zext_ln110_107 = zext i17 %add_ln110_126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_107"/></StgValue>
</operation>

<operation id="896" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:445  %weights_addr_17 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_107

]]></Node>
<StgValue><ssdm name="weights_addr_17"/></StgValue>
</operation>

<operation id="897" st_id="88" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:700  %sum_4_0_14 = fadd float %sum_4_0_13, %tmp_0_14

]]></Node>
<StgValue><ssdm name="sum_4_0_14"/></StgValue>
</operation>

<operation id="898" st_id="88" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:703  %tmp_1 = fmul float %weights_load_16, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="899" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:705  %weights_load_17 = load float* %weights_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weights_load_17"/></StgValue>
</operation>

<operation id="900" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:706  %input_load_17 = load float* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="901" st_id="89" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:704  %sum_4_1 = fadd float %sum_4_0_14, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>

<operation id="902" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:705  %weights_load_17 = load float* %weights_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weights_load_17"/></StgValue>
</operation>

<operation id="903" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:706  %input_load_17 = load float* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="904" st_id="90" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:704  %sum_4_1 = fadd float %sum_4_0_14, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>

<operation id="905" st_id="90" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:707  %tmp_1_1 = fmul float %weights_load_17, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="906" st_id="91" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:704  %sum_4_1 = fadd float %sum_4_0_14, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>

<operation id="907" st_id="91" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:707  %tmp_1_1 = fmul float %weights_load_17, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="908" st_id="92" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:704  %sum_4_1 = fadd float %sum_4_0_14, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>

<operation id="909" st_id="92" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:707  %tmp_1_1 = fmul float %weights_load_17, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="910" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:137  %add_ln110_34 = add i7 51, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_34"/></StgValue>
</operation>

<operation id="911" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:138  %zext_ln110_26 = zext i7 %add_ln110_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_26"/></StgValue>
</operation>

<operation id="912" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:139  %input_addr_18 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_26

]]></Node>
<StgValue><ssdm name="input_addr_18"/></StgValue>
</operation>

<operation id="913" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:446  %add_ln110_127 = add i17 1, %add_ln110_99

]]></Node>
<StgValue><ssdm name="add_ln110_127"/></StgValue>
</operation>

<operation id="914" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:447  %zext_ln110_108 = zext i17 %add_ln110_127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_108"/></StgValue>
</operation>

<operation id="915" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:448  %weights_addr_18 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_108

]]></Node>
<StgValue><ssdm name="weights_addr_18"/></StgValue>
</operation>

<operation id="916" st_id="93" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:704  %sum_4_1 = fadd float %sum_4_0_14, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>

<operation id="917" st_id="93" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:707  %tmp_1_1 = fmul float %weights_load_17, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="918" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:709  %weights_load_18 = load float* %weights_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weights_load_18"/></StgValue>
</operation>

<operation id="919" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:710  %input_load_18 = load float* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="920" st_id="94" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:708  %sum_4_1_1 = fadd float %sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>

<operation id="921" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:709  %weights_load_18 = load float* %weights_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weights_load_18"/></StgValue>
</operation>

<operation id="922" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:710  %input_load_18 = load float* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="923" st_id="95" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:708  %sum_4_1_1 = fadd float %sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>

<operation id="924" st_id="95" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:711  %tmp_1_2 = fmul float %weights_load_18, %input_load_18

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="925" st_id="96" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:708  %sum_4_1_1 = fadd float %sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>

<operation id="926" st_id="96" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:711  %tmp_1_2 = fmul float %weights_load_18, %input_load_18

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="927" st_id="97" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:708  %sum_4_1_1 = fadd float %sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>

<operation id="928" st_id="97" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:711  %tmp_1_2 = fmul float %weights_load_18, %input_load_18

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="929" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:140  %add_ln110_35 = add i7 -52, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_35"/></StgValue>
</operation>

<operation id="930" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:141  %zext_ln110_27 = zext i7 %add_ln110_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_27"/></StgValue>
</operation>

<operation id="931" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:142  %input_addr_19 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_27

]]></Node>
<StgValue><ssdm name="input_addr_19"/></StgValue>
</operation>

<operation id="932" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:449  %add_ln110_128 = add i17 1, %add_ln110_101

]]></Node>
<StgValue><ssdm name="add_ln110_128"/></StgValue>
</operation>

<operation id="933" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:450  %zext_ln110_109 = zext i17 %add_ln110_128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_109"/></StgValue>
</operation>

<operation id="934" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:451  %weights_addr_19 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_109

]]></Node>
<StgValue><ssdm name="weights_addr_19"/></StgValue>
</operation>

<operation id="935" st_id="98" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:708  %sum_4_1_1 = fadd float %sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>

<operation id="936" st_id="98" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:711  %tmp_1_2 = fmul float %weights_load_18, %input_load_18

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="937" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:713  %weights_load_19 = load float* %weights_addr_19, align 4

]]></Node>
<StgValue><ssdm name="weights_load_19"/></StgValue>
</operation>

<operation id="938" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:714  %input_load_19 = load float* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="939" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:712  %sum_4_1_2 = fadd float %sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>

<operation id="940" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:713  %weights_load_19 = load float* %weights_addr_19, align 4

]]></Node>
<StgValue><ssdm name="weights_load_19"/></StgValue>
</operation>

<operation id="941" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:714  %input_load_19 = load float* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="942" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:712  %sum_4_1_2 = fadd float %sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>

<operation id="943" st_id="100" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:715  %tmp_1_3 = fmul float %weights_load_19, %input_load_19

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="944" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:712  %sum_4_1_2 = fadd float %sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>

<operation id="945" st_id="101" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:715  %tmp_1_3 = fmul float %weights_load_19, %input_load_19

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="946" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:712  %sum_4_1_2 = fadd float %sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>

<operation id="947" st_id="102" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:715  %tmp_1_3 = fmul float %weights_load_19, %input_load_19

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="948" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:143  %add_ln110_36 = add i8 101, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_36"/></StgValue>
</operation>

<operation id="949" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:144  %zext_ln110_28 = zext i8 %add_ln110_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_28"/></StgValue>
</operation>

<operation id="950" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:145  %input_addr_20 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_28

]]></Node>
<StgValue><ssdm name="input_addr_20"/></StgValue>
</operation>

<operation id="951" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:452  %add_ln110_129 = add i17 1, %add_ln110_103

]]></Node>
<StgValue><ssdm name="add_ln110_129"/></StgValue>
</operation>

<operation id="952" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:453  %zext_ln110_110 = zext i17 %add_ln110_129 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_110"/></StgValue>
</operation>

<operation id="953" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:454  %weights_addr_20 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_110

]]></Node>
<StgValue><ssdm name="weights_addr_20"/></StgValue>
</operation>

<operation id="954" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:712  %sum_4_1_2 = fadd float %sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>

<operation id="955" st_id="103" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:715  %tmp_1_3 = fmul float %weights_load_19, %input_load_19

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="956" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:717  %weights_load_20 = load float* %weights_addr_20, align 4

]]></Node>
<StgValue><ssdm name="weights_load_20"/></StgValue>
</operation>

<operation id="957" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:718  %input_load_20 = load float* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="958" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:716  %sum_4_1_3 = fadd float %sum_4_1_2, %tmp_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>

<operation id="959" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:717  %weights_load_20 = load float* %weights_addr_20, align 4

]]></Node>
<StgValue><ssdm name="weights_load_20"/></StgValue>
</operation>

<operation id="960" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:718  %input_load_20 = load float* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="961" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:716  %sum_4_1_3 = fadd float %sum_4_1_2, %tmp_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>

<operation id="962" st_id="105" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:719  %tmp_1_4 = fmul float %weights_load_20, %input_load_20

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="963" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:716  %sum_4_1_3 = fadd float %sum_4_1_2, %tmp_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>

<operation id="964" st_id="106" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:719  %tmp_1_4 = fmul float %weights_load_20, %input_load_20

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="965" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:716  %sum_4_1_3 = fadd float %sum_4_1_2, %tmp_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>

<operation id="966" st_id="107" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:719  %tmp_1_4 = fmul float %weights_load_20, %input_load_20

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="967" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:146  %add_ln110_37 = add i8 126, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_37"/></StgValue>
</operation>

<operation id="968" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:147  %zext_ln110_29 = zext i8 %add_ln110_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_29"/></StgValue>
</operation>

<operation id="969" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:148  %input_addr_21 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_29

]]></Node>
<StgValue><ssdm name="input_addr_21"/></StgValue>
</operation>

<operation id="970" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:455  %add_ln110_130 = add i17 1, %add_ln110_105

]]></Node>
<StgValue><ssdm name="add_ln110_130"/></StgValue>
</operation>

<operation id="971" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:456  %zext_ln110_111 = zext i17 %add_ln110_130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_111"/></StgValue>
</operation>

<operation id="972" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:457  %weights_addr_21 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_111

]]></Node>
<StgValue><ssdm name="weights_addr_21"/></StgValue>
</operation>

<operation id="973" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:716  %sum_4_1_3 = fadd float %sum_4_1_2, %tmp_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>

<operation id="974" st_id="108" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:719  %tmp_1_4 = fmul float %weights_load_20, %input_load_20

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="975" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:721  %weights_load_21 = load float* %weights_addr_21, align 4

]]></Node>
<StgValue><ssdm name="weights_load_21"/></StgValue>
</operation>

<operation id="976" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:722  %input_load_21 = load float* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="977" st_id="109" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:720  %sum_4_1_4 = fadd float %sum_4_1_3, %tmp_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>

<operation id="978" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:721  %weights_load_21 = load float* %weights_addr_21, align 4

]]></Node>
<StgValue><ssdm name="weights_load_21"/></StgValue>
</operation>

<operation id="979" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:722  %input_load_21 = load float* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="980" st_id="110" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:720  %sum_4_1_4 = fadd float %sum_4_1_3, %tmp_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>

<operation id="981" st_id="110" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:723  %tmp_1_5 = fmul float %weights_load_21, %input_load_21

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="982" st_id="111" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:720  %sum_4_1_4 = fadd float %sum_4_1_3, %tmp_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>

<operation id="983" st_id="111" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:723  %tmp_1_5 = fmul float %weights_load_21, %input_load_21

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="984" st_id="112" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:720  %sum_4_1_4 = fadd float %sum_4_1_3, %tmp_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>

<operation id="985" st_id="112" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:723  %tmp_1_5 = fmul float %weights_load_21, %input_load_21

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="986" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:149  %add_ln110_38 = add i8 -105, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_38"/></StgValue>
</operation>

<operation id="987" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:150  %zext_ln110_30 = zext i8 %add_ln110_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_30"/></StgValue>
</operation>

<operation id="988" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:151  %input_addr_22 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_30

]]></Node>
<StgValue><ssdm name="input_addr_22"/></StgValue>
</operation>

<operation id="989" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:458  %add_ln110_131 = add i17 1, %add_ln110_107

]]></Node>
<StgValue><ssdm name="add_ln110_131"/></StgValue>
</operation>

<operation id="990" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:459  %zext_ln110_112 = zext i17 %add_ln110_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_112"/></StgValue>
</operation>

<operation id="991" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:460  %weights_addr_22 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_112

]]></Node>
<StgValue><ssdm name="weights_addr_22"/></StgValue>
</operation>

<operation id="992" st_id="113" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:720  %sum_4_1_4 = fadd float %sum_4_1_3, %tmp_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>

<operation id="993" st_id="113" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:723  %tmp_1_5 = fmul float %weights_load_21, %input_load_21

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="994" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:725  %weights_load_22 = load float* %weights_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weights_load_22"/></StgValue>
</operation>

<operation id="995" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:726  %input_load_22 = load float* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="996" st_id="114" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:724  %sum_4_1_5 = fadd float %sum_4_1_4, %tmp_1_5

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>

<operation id="997" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:725  %weights_load_22 = load float* %weights_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weights_load_22"/></StgValue>
</operation>

<operation id="998" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:726  %input_load_22 = load float* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="999" st_id="115" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:724  %sum_4_1_5 = fadd float %sum_4_1_4, %tmp_1_5

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>

<operation id="1000" st_id="115" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:727  %tmp_1_6 = fmul float %weights_load_22, %input_load_22

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1001" st_id="116" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:724  %sum_4_1_5 = fadd float %sum_4_1_4, %tmp_1_5

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>

<operation id="1002" st_id="116" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:727  %tmp_1_6 = fmul float %weights_load_22, %input_load_22

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1003" st_id="117" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:724  %sum_4_1_5 = fadd float %sum_4_1_4, %tmp_1_5

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>

<operation id="1004" st_id="117" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:727  %tmp_1_6 = fmul float %weights_load_22, %input_load_22

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1005" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:152  %add_ln110_39 = add i8 -80, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_39"/></StgValue>
</operation>

<operation id="1006" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:153  %zext_ln110_31 = zext i8 %add_ln110_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_31"/></StgValue>
</operation>

<operation id="1007" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:154  %input_addr_23 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_31

]]></Node>
<StgValue><ssdm name="input_addr_23"/></StgValue>
</operation>

<operation id="1008" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:461  %add_ln110_132 = add i17 1, %add_ln110_109

]]></Node>
<StgValue><ssdm name="add_ln110_132"/></StgValue>
</operation>

<operation id="1009" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:462  %zext_ln110_113 = zext i17 %add_ln110_132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_113"/></StgValue>
</operation>

<operation id="1010" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:463  %weights_addr_23 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_113

]]></Node>
<StgValue><ssdm name="weights_addr_23"/></StgValue>
</operation>

<operation id="1011" st_id="118" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:724  %sum_4_1_5 = fadd float %sum_4_1_4, %tmp_1_5

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>

<operation id="1012" st_id="118" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:727  %tmp_1_6 = fmul float %weights_load_22, %input_load_22

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="1013" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:729  %weights_load_23 = load float* %weights_addr_23, align 4

]]></Node>
<StgValue><ssdm name="weights_load_23"/></StgValue>
</operation>

<operation id="1014" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:730  %input_load_23 = load float* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1015" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:728  %sum_4_1_6 = fadd float %sum_4_1_5, %tmp_1_6

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>

<operation id="1016" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:729  %weights_load_23 = load float* %weights_addr_23, align 4

]]></Node>
<StgValue><ssdm name="weights_load_23"/></StgValue>
</operation>

<operation id="1017" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:730  %input_load_23 = load float* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1018" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:728  %sum_4_1_6 = fadd float %sum_4_1_5, %tmp_1_6

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>

<operation id="1019" st_id="120" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:731  %tmp_1_7 = fmul float %weights_load_23, %input_load_23

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1020" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:728  %sum_4_1_6 = fadd float %sum_4_1_5, %tmp_1_6

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>

<operation id="1021" st_id="121" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:731  %tmp_1_7 = fmul float %weights_load_23, %input_load_23

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1022" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:728  %sum_4_1_6 = fadd float %sum_4_1_5, %tmp_1_6

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>

<operation id="1023" st_id="122" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:731  %tmp_1_7 = fmul float %weights_load_23, %input_load_23

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1024" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4_begin:155  %add_ln110_40 = add i10 1, %add_ln110_24

]]></Node>
<StgValue><ssdm name="add_ln110_40"/></StgValue>
</operation>

<operation id="1025" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="10">
<![CDATA[
hls_label_4_begin:156  %zext_ln110_32 = zext i10 %add_ln110_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_32"/></StgValue>
</operation>

<operation id="1026" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:157  %input_addr_24 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_32

]]></Node>
<StgValue><ssdm name="input_addr_24"/></StgValue>
</operation>

<operation id="1027" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:464  %add_ln110_133 = add i17 1, %add_ln110_110

]]></Node>
<StgValue><ssdm name="add_ln110_133"/></StgValue>
</operation>

<operation id="1028" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:465  %zext_ln110_114 = zext i17 %add_ln110_133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_114"/></StgValue>
</operation>

<operation id="1029" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:466  %weights_addr_24 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_114

]]></Node>
<StgValue><ssdm name="weights_addr_24"/></StgValue>
</operation>

<operation id="1030" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:728  %sum_4_1_6 = fadd float %sum_4_1_5, %tmp_1_6

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>

<operation id="1031" st_id="123" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:731  %tmp_1_7 = fmul float %weights_load_23, %input_load_23

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>

<operation id="1032" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:733  %weights_load_24 = load float* %weights_addr_24, align 4

]]></Node>
<StgValue><ssdm name="weights_load_24"/></StgValue>
</operation>

<operation id="1033" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:734  %input_load_24 = load float* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1034" st_id="124" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:732  %sum_4_1_7 = fadd float %sum_4_1_6, %tmp_1_7

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>

<operation id="1035" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:733  %weights_load_24 = load float* %weights_addr_24, align 4

]]></Node>
<StgValue><ssdm name="weights_load_24"/></StgValue>
</operation>

<operation id="1036" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:734  %input_load_24 = load float* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1037" st_id="125" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:732  %sum_4_1_7 = fadd float %sum_4_1_6, %tmp_1_7

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>

<operation id="1038" st_id="125" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:735  %tmp_1_8 = fmul float %weights_load_24, %input_load_24

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1039" st_id="126" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:732  %sum_4_1_7 = fadd float %sum_4_1_6, %tmp_1_7

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>

<operation id="1040" st_id="126" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:735  %tmp_1_8 = fmul float %weights_load_24, %input_load_24

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1041" st_id="127" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:732  %sum_4_1_7 = fadd float %sum_4_1_6, %tmp_1_7

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>

<operation id="1042" st_id="127" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:735  %tmp_1_8 = fmul float %weights_load_24, %input_load_24

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1043" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:158  %add_ln110_41 = add i9 226, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_41"/></StgValue>
</operation>

<operation id="1044" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:159  %zext_ln110_33 = zext i9 %add_ln110_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_33"/></StgValue>
</operation>

<operation id="1045" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:160  %input_addr_25 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_33

]]></Node>
<StgValue><ssdm name="input_addr_25"/></StgValue>
</operation>

<operation id="1046" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:467  %add_ln110_134 = add i17 1, %add_ln110_112

]]></Node>
<StgValue><ssdm name="add_ln110_134"/></StgValue>
</operation>

<operation id="1047" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:468  %zext_ln110_115 = zext i17 %add_ln110_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_115"/></StgValue>
</operation>

<operation id="1048" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:469  %weights_addr_25 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_115

]]></Node>
<StgValue><ssdm name="weights_addr_25"/></StgValue>
</operation>

<operation id="1049" st_id="128" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:732  %sum_4_1_7 = fadd float %sum_4_1_6, %tmp_1_7

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>

<operation id="1050" st_id="128" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:735  %tmp_1_8 = fmul float %weights_load_24, %input_load_24

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="1051" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:737  %weights_load_25 = load float* %weights_addr_25, align 4

]]></Node>
<StgValue><ssdm name="weights_load_25"/></StgValue>
</operation>

<operation id="1052" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:738  %input_load_25 = load float* %input_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1053" st_id="129" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:736  %sum_4_1_8 = fadd float %sum_4_1_7, %tmp_1_8

]]></Node>
<StgValue><ssdm name="sum_4_1_8"/></StgValue>
</operation>

<operation id="1054" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:737  %weights_load_25 = load float* %weights_addr_25, align 4

]]></Node>
<StgValue><ssdm name="weights_load_25"/></StgValue>
</operation>

<operation id="1055" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:738  %input_load_25 = load float* %input_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1056" st_id="130" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:736  %sum_4_1_8 = fadd float %sum_4_1_7, %tmp_1_8

]]></Node>
<StgValue><ssdm name="sum_4_1_8"/></StgValue>
</operation>

<operation id="1057" st_id="130" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:739  %tmp_1_9 = fmul float %weights_load_25, %input_load_25

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1058" st_id="131" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:736  %sum_4_1_8 = fadd float %sum_4_1_7, %tmp_1_8

]]></Node>
<StgValue><ssdm name="sum_4_1_8"/></StgValue>
</operation>

<operation id="1059" st_id="131" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:739  %tmp_1_9 = fmul float %weights_load_25, %input_load_25

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1060" st_id="132" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:736  %sum_4_1_8 = fadd float %sum_4_1_7, %tmp_1_8

]]></Node>
<StgValue><ssdm name="sum_4_1_8"/></StgValue>
</operation>

<operation id="1061" st_id="132" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:739  %tmp_1_9 = fmul float %weights_load_25, %input_load_25

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1062" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:161  %add_ln110_42 = add i9 251, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_42"/></StgValue>
</operation>

<operation id="1063" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:162  %zext_ln110_34 = zext i9 %add_ln110_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_34"/></StgValue>
</operation>

<operation id="1064" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:163  %input_addr_26 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_34

]]></Node>
<StgValue><ssdm name="input_addr_26"/></StgValue>
</operation>

<operation id="1065" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:470  %add_ln110_135 = add i17 1, %add_ln110_114

]]></Node>
<StgValue><ssdm name="add_ln110_135"/></StgValue>
</operation>

<operation id="1066" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:471  %zext_ln110_116 = zext i17 %add_ln110_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_116"/></StgValue>
</operation>

<operation id="1067" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:472  %weights_addr_26 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_116

]]></Node>
<StgValue><ssdm name="weights_addr_26"/></StgValue>
</operation>

<operation id="1068" st_id="133" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:736  %sum_4_1_8 = fadd float %sum_4_1_7, %tmp_1_8

]]></Node>
<StgValue><ssdm name="sum_4_1_8"/></StgValue>
</operation>

<operation id="1069" st_id="133" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:739  %tmp_1_9 = fmul float %weights_load_25, %input_load_25

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>

<operation id="1070" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:741  %weights_load_26 = load float* %weights_addr_26, align 4

]]></Node>
<StgValue><ssdm name="weights_load_26"/></StgValue>
</operation>

<operation id="1071" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:742  %input_load_26 = load float* %input_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1072" st_id="134" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:740  %sum_4_1_9 = fadd float %sum_4_1_8, %tmp_1_9

]]></Node>
<StgValue><ssdm name="sum_4_1_9"/></StgValue>
</operation>

<operation id="1073" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:741  %weights_load_26 = load float* %weights_addr_26, align 4

]]></Node>
<StgValue><ssdm name="weights_load_26"/></StgValue>
</operation>

<operation id="1074" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:742  %input_load_26 = load float* %input_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1075" st_id="135" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:740  %sum_4_1_9 = fadd float %sum_4_1_8, %tmp_1_9

]]></Node>
<StgValue><ssdm name="sum_4_1_9"/></StgValue>
</operation>

<operation id="1076" st_id="135" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:743  %tmp_1_s = fmul float %weights_load_26, %input_load_26

]]></Node>
<StgValue><ssdm name="tmp_1_s"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1077" st_id="136" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:740  %sum_4_1_9 = fadd float %sum_4_1_8, %tmp_1_9

]]></Node>
<StgValue><ssdm name="sum_4_1_9"/></StgValue>
</operation>

<operation id="1078" st_id="136" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:743  %tmp_1_s = fmul float %weights_load_26, %input_load_26

]]></Node>
<StgValue><ssdm name="tmp_1_s"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1079" st_id="137" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:740  %sum_4_1_9 = fadd float %sum_4_1_8, %tmp_1_9

]]></Node>
<StgValue><ssdm name="sum_4_1_9"/></StgValue>
</operation>

<operation id="1080" st_id="137" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:743  %tmp_1_s = fmul float %weights_load_26, %input_load_26

]]></Node>
<StgValue><ssdm name="tmp_1_s"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1081" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:164  %add_ln110_43 = add i9 -236, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_43"/></StgValue>
</operation>

<operation id="1082" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:165  %zext_ln110_35 = zext i9 %add_ln110_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_35"/></StgValue>
</operation>

<operation id="1083" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:166  %input_addr_27 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_35

]]></Node>
<StgValue><ssdm name="input_addr_27"/></StgValue>
</operation>

<operation id="1084" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:473  %add_ln110_136 = add i17 1, %add_ln110_116

]]></Node>
<StgValue><ssdm name="add_ln110_136"/></StgValue>
</operation>

<operation id="1085" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:474  %zext_ln110_117 = zext i17 %add_ln110_136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_117"/></StgValue>
</operation>

<operation id="1086" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:475  %weights_addr_27 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_117

]]></Node>
<StgValue><ssdm name="weights_addr_27"/></StgValue>
</operation>

<operation id="1087" st_id="138" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:740  %sum_4_1_9 = fadd float %sum_4_1_8, %tmp_1_9

]]></Node>
<StgValue><ssdm name="sum_4_1_9"/></StgValue>
</operation>

<operation id="1088" st_id="138" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:743  %tmp_1_s = fmul float %weights_load_26, %input_load_26

]]></Node>
<StgValue><ssdm name="tmp_1_s"/></StgValue>
</operation>

<operation id="1089" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:745  %weights_load_27 = load float* %weights_addr_27, align 4

]]></Node>
<StgValue><ssdm name="weights_load_27"/></StgValue>
</operation>

<operation id="1090" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:746  %input_load_27 = load float* %input_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1091" st_id="139" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:744  %sum_4_1_s = fadd float %sum_4_1_9, %tmp_1_s

]]></Node>
<StgValue><ssdm name="sum_4_1_s"/></StgValue>
</operation>

<operation id="1092" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:745  %weights_load_27 = load float* %weights_addr_27, align 4

]]></Node>
<StgValue><ssdm name="weights_load_27"/></StgValue>
</operation>

<operation id="1093" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:746  %input_load_27 = load float* %input_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1094" st_id="140" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:744  %sum_4_1_s = fadd float %sum_4_1_9, %tmp_1_s

]]></Node>
<StgValue><ssdm name="sum_4_1_s"/></StgValue>
</operation>

<operation id="1095" st_id="140" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:747  %tmp_1_10 = fmul float %weights_load_27, %input_load_27

]]></Node>
<StgValue><ssdm name="tmp_1_10"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1096" st_id="141" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:744  %sum_4_1_s = fadd float %sum_4_1_9, %tmp_1_s

]]></Node>
<StgValue><ssdm name="sum_4_1_s"/></StgValue>
</operation>

<operation id="1097" st_id="141" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:747  %tmp_1_10 = fmul float %weights_load_27, %input_load_27

]]></Node>
<StgValue><ssdm name="tmp_1_10"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1098" st_id="142" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:744  %sum_4_1_s = fadd float %sum_4_1_9, %tmp_1_s

]]></Node>
<StgValue><ssdm name="sum_4_1_s"/></StgValue>
</operation>

<operation id="1099" st_id="142" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:747  %tmp_1_10 = fmul float %weights_load_27, %input_load_27

]]></Node>
<StgValue><ssdm name="tmp_1_10"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1100" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:167  %add_ln110_44 = add i9 -211, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_44"/></StgValue>
</operation>

<operation id="1101" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:168  %zext_ln110_36 = zext i9 %add_ln110_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_36"/></StgValue>
</operation>

<operation id="1102" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:169  %input_addr_28 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_36

]]></Node>
<StgValue><ssdm name="input_addr_28"/></StgValue>
</operation>

<operation id="1103" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:476  %add_ln110_137 = add i17 1, %add_ln110_118

]]></Node>
<StgValue><ssdm name="add_ln110_137"/></StgValue>
</operation>

<operation id="1104" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:477  %zext_ln110_118 = zext i17 %add_ln110_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_118"/></StgValue>
</operation>

<operation id="1105" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:478  %weights_addr_28 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_118

]]></Node>
<StgValue><ssdm name="weights_addr_28"/></StgValue>
</operation>

<operation id="1106" st_id="143" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:744  %sum_4_1_s = fadd float %sum_4_1_9, %tmp_1_s

]]></Node>
<StgValue><ssdm name="sum_4_1_s"/></StgValue>
</operation>

<operation id="1107" st_id="143" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:747  %tmp_1_10 = fmul float %weights_load_27, %input_load_27

]]></Node>
<StgValue><ssdm name="tmp_1_10"/></StgValue>
</operation>

<operation id="1108" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:749  %weights_load_28 = load float* %weights_addr_28, align 4

]]></Node>
<StgValue><ssdm name="weights_load_28"/></StgValue>
</operation>

<operation id="1109" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:750  %input_load_28 = load float* %input_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1110" st_id="144" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:748  %sum_4_1_10 = fadd float %sum_4_1_s, %tmp_1_10

]]></Node>
<StgValue><ssdm name="sum_4_1_10"/></StgValue>
</operation>

<operation id="1111" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:749  %weights_load_28 = load float* %weights_addr_28, align 4

]]></Node>
<StgValue><ssdm name="weights_load_28"/></StgValue>
</operation>

<operation id="1112" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:750  %input_load_28 = load float* %input_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1113" st_id="145" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:748  %sum_4_1_10 = fadd float %sum_4_1_s, %tmp_1_10

]]></Node>
<StgValue><ssdm name="sum_4_1_10"/></StgValue>
</operation>

<operation id="1114" st_id="145" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:751  %tmp_1_11 = fmul float %weights_load_28, %input_load_28

]]></Node>
<StgValue><ssdm name="tmp_1_11"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1115" st_id="146" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:748  %sum_4_1_10 = fadd float %sum_4_1_s, %tmp_1_10

]]></Node>
<StgValue><ssdm name="sum_4_1_10"/></StgValue>
</operation>

<operation id="1116" st_id="146" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:751  %tmp_1_11 = fmul float %weights_load_28, %input_load_28

]]></Node>
<StgValue><ssdm name="tmp_1_11"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1117" st_id="147" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:748  %sum_4_1_10 = fadd float %sum_4_1_s, %tmp_1_10

]]></Node>
<StgValue><ssdm name="sum_4_1_10"/></StgValue>
</operation>

<operation id="1118" st_id="147" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:751  %tmp_1_11 = fmul float %weights_load_28, %input_load_28

]]></Node>
<StgValue><ssdm name="tmp_1_11"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1119" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:170  %add_ln110_45 = add i9 -186, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_45"/></StgValue>
</operation>

<operation id="1120" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:171  %zext_ln110_37 = zext i9 %add_ln110_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_37"/></StgValue>
</operation>

<operation id="1121" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:172  %input_addr_29 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_37

]]></Node>
<StgValue><ssdm name="input_addr_29"/></StgValue>
</operation>

<operation id="1122" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:479  %add_ln110_138 = add i17 1, %add_ln110_120

]]></Node>
<StgValue><ssdm name="add_ln110_138"/></StgValue>
</operation>

<operation id="1123" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:480  %zext_ln110_119 = zext i17 %add_ln110_138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_119"/></StgValue>
</operation>

<operation id="1124" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:481  %weights_addr_29 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_119

]]></Node>
<StgValue><ssdm name="weights_addr_29"/></StgValue>
</operation>

<operation id="1125" st_id="148" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:748  %sum_4_1_10 = fadd float %sum_4_1_s, %tmp_1_10

]]></Node>
<StgValue><ssdm name="sum_4_1_10"/></StgValue>
</operation>

<operation id="1126" st_id="148" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:751  %tmp_1_11 = fmul float %weights_load_28, %input_load_28

]]></Node>
<StgValue><ssdm name="tmp_1_11"/></StgValue>
</operation>

<operation id="1127" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:753  %weights_load_29 = load float* %weights_addr_29, align 4

]]></Node>
<StgValue><ssdm name="weights_load_29"/></StgValue>
</operation>

<operation id="1128" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:754  %input_load_29 = load float* %input_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1129" st_id="149" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:752  %sum_4_1_11 = fadd float %sum_4_1_10, %tmp_1_11

]]></Node>
<StgValue><ssdm name="sum_4_1_11"/></StgValue>
</operation>

<operation id="1130" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:753  %weights_load_29 = load float* %weights_addr_29, align 4

]]></Node>
<StgValue><ssdm name="weights_load_29"/></StgValue>
</operation>

<operation id="1131" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:754  %input_load_29 = load float* %input_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1132" st_id="150" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:752  %sum_4_1_11 = fadd float %sum_4_1_10, %tmp_1_11

]]></Node>
<StgValue><ssdm name="sum_4_1_11"/></StgValue>
</operation>

<operation id="1133" st_id="150" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:755  %tmp_1_12 = fmul float %weights_load_29, %input_load_29

]]></Node>
<StgValue><ssdm name="tmp_1_12"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1134" st_id="151" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:752  %sum_4_1_11 = fadd float %sum_4_1_10, %tmp_1_11

]]></Node>
<StgValue><ssdm name="sum_4_1_11"/></StgValue>
</operation>

<operation id="1135" st_id="151" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:755  %tmp_1_12 = fmul float %weights_load_29, %input_load_29

]]></Node>
<StgValue><ssdm name="tmp_1_12"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1136" st_id="152" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:752  %sum_4_1_11 = fadd float %sum_4_1_10, %tmp_1_11

]]></Node>
<StgValue><ssdm name="sum_4_1_11"/></StgValue>
</operation>

<operation id="1137" st_id="152" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:755  %tmp_1_12 = fmul float %weights_load_29, %input_load_29

]]></Node>
<StgValue><ssdm name="tmp_1_12"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1138" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:173  %add_ln110_46 = add i9 -161, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_46"/></StgValue>
</operation>

<operation id="1139" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:174  %zext_ln110_38 = zext i9 %add_ln110_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_38"/></StgValue>
</operation>

<operation id="1140" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:175  %input_addr_30 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_38

]]></Node>
<StgValue><ssdm name="input_addr_30"/></StgValue>
</operation>

<operation id="1141" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:482  %add_ln110_139 = add i17 1, %add_ln110_122

]]></Node>
<StgValue><ssdm name="add_ln110_139"/></StgValue>
</operation>

<operation id="1142" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:483  %zext_ln110_120 = zext i17 %add_ln110_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_120"/></StgValue>
</operation>

<operation id="1143" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:484  %weights_addr_30 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_120

]]></Node>
<StgValue><ssdm name="weights_addr_30"/></StgValue>
</operation>

<operation id="1144" st_id="153" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:752  %sum_4_1_11 = fadd float %sum_4_1_10, %tmp_1_11

]]></Node>
<StgValue><ssdm name="sum_4_1_11"/></StgValue>
</operation>

<operation id="1145" st_id="153" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:755  %tmp_1_12 = fmul float %weights_load_29, %input_load_29

]]></Node>
<StgValue><ssdm name="tmp_1_12"/></StgValue>
</operation>

<operation id="1146" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:757  %weights_load_30 = load float* %weights_addr_30, align 4

]]></Node>
<StgValue><ssdm name="weights_load_30"/></StgValue>
</operation>

<operation id="1147" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:758  %input_load_30 = load float* %input_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1148" st_id="154" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:756  %sum_4_1_12 = fadd float %sum_4_1_11, %tmp_1_12

]]></Node>
<StgValue><ssdm name="sum_4_1_12"/></StgValue>
</operation>

<operation id="1149" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:757  %weights_load_30 = load float* %weights_addr_30, align 4

]]></Node>
<StgValue><ssdm name="weights_load_30"/></StgValue>
</operation>

<operation id="1150" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:758  %input_load_30 = load float* %input_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1151" st_id="155" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:756  %sum_4_1_12 = fadd float %sum_4_1_11, %tmp_1_12

]]></Node>
<StgValue><ssdm name="sum_4_1_12"/></StgValue>
</operation>

<operation id="1152" st_id="155" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:759  %tmp_1_13 = fmul float %weights_load_30, %input_load_30

]]></Node>
<StgValue><ssdm name="tmp_1_13"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1153" st_id="156" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:756  %sum_4_1_12 = fadd float %sum_4_1_11, %tmp_1_12

]]></Node>
<StgValue><ssdm name="sum_4_1_12"/></StgValue>
</operation>

<operation id="1154" st_id="156" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:759  %tmp_1_13 = fmul float %weights_load_30, %input_load_30

]]></Node>
<StgValue><ssdm name="tmp_1_13"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1155" st_id="157" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:756  %sum_4_1_12 = fadd float %sum_4_1_11, %tmp_1_12

]]></Node>
<StgValue><ssdm name="sum_4_1_12"/></StgValue>
</operation>

<operation id="1156" st_id="157" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:759  %tmp_1_13 = fmul float %weights_load_30, %input_load_30

]]></Node>
<StgValue><ssdm name="tmp_1_13"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1157" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:176  %add_ln110_47 = add i9 -136, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_47"/></StgValue>
</operation>

<operation id="1158" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:177  %zext_ln110_39 = zext i9 %add_ln110_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_39"/></StgValue>
</operation>

<operation id="1159" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:178  %input_addr_31 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_39

]]></Node>
<StgValue><ssdm name="input_addr_31"/></StgValue>
</operation>

<operation id="1160" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:485  %add_ln110_140 = add i17 1, %add_ln110_124

]]></Node>
<StgValue><ssdm name="add_ln110_140"/></StgValue>
</operation>

<operation id="1161" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:486  %zext_ln110_121 = zext i17 %add_ln110_140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_121"/></StgValue>
</operation>

<operation id="1162" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:487  %weights_addr_31 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_121

]]></Node>
<StgValue><ssdm name="weights_addr_31"/></StgValue>
</operation>

<operation id="1163" st_id="158" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:756  %sum_4_1_12 = fadd float %sum_4_1_11, %tmp_1_12

]]></Node>
<StgValue><ssdm name="sum_4_1_12"/></StgValue>
</operation>

<operation id="1164" st_id="158" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:759  %tmp_1_13 = fmul float %weights_load_30, %input_load_30

]]></Node>
<StgValue><ssdm name="tmp_1_13"/></StgValue>
</operation>

<operation id="1165" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:761  %weights_load_31 = load float* %weights_addr_31, align 4

]]></Node>
<StgValue><ssdm name="weights_load_31"/></StgValue>
</operation>

<operation id="1166" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:762  %input_load_31 = load float* %input_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1167" st_id="159" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:760  %sum_4_1_13 = fadd float %sum_4_1_12, %tmp_1_13

]]></Node>
<StgValue><ssdm name="sum_4_1_13"/></StgValue>
</operation>

<operation id="1168" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:761  %weights_load_31 = load float* %weights_addr_31, align 4

]]></Node>
<StgValue><ssdm name="weights_load_31"/></StgValue>
</operation>

<operation id="1169" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:762  %input_load_31 = load float* %input_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1170" st_id="160" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:760  %sum_4_1_13 = fadd float %sum_4_1_12, %tmp_1_13

]]></Node>
<StgValue><ssdm name="sum_4_1_13"/></StgValue>
</operation>

<operation id="1171" st_id="160" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:763  %tmp_1_14 = fmul float %weights_load_31, %input_load_31

]]></Node>
<StgValue><ssdm name="tmp_1_14"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1172" st_id="161" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:760  %sum_4_1_13 = fadd float %sum_4_1_12, %tmp_1_13

]]></Node>
<StgValue><ssdm name="sum_4_1_13"/></StgValue>
</operation>

<operation id="1173" st_id="161" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:763  %tmp_1_14 = fmul float %weights_load_31, %input_load_31

]]></Node>
<StgValue><ssdm name="tmp_1_14"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1174" st_id="162" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:760  %sum_4_1_13 = fadd float %sum_4_1_12, %tmp_1_13

]]></Node>
<StgValue><ssdm name="sum_4_1_13"/></StgValue>
</operation>

<operation id="1175" st_id="162" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:763  %tmp_1_14 = fmul float %weights_load_31, %input_load_31

]]></Node>
<StgValue><ssdm name="tmp_1_14"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1176" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:179  %add_ln110_48 = add i6 2, %add_ln110_16

]]></Node>
<StgValue><ssdm name="add_ln110_48"/></StgValue>
</operation>

<operation id="1177" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:180  %zext_ln110_40 = zext i6 %add_ln110_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_40"/></StgValue>
</operation>

<operation id="1178" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:181  %input_addr_32 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_40

]]></Node>
<StgValue><ssdm name="input_addr_32"/></StgValue>
</operation>

<operation id="1179" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:488  %add_ln110_141 = add i17 2, %add_ln110_95

]]></Node>
<StgValue><ssdm name="add_ln110_141"/></StgValue>
</operation>

<operation id="1180" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:489  %zext_ln110_122 = zext i17 %add_ln110_141 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_122"/></StgValue>
</operation>

<operation id="1181" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:490  %weights_addr_32 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_122

]]></Node>
<StgValue><ssdm name="weights_addr_32"/></StgValue>
</operation>

<operation id="1182" st_id="163" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:760  %sum_4_1_13 = fadd float %sum_4_1_12, %tmp_1_13

]]></Node>
<StgValue><ssdm name="sum_4_1_13"/></StgValue>
</operation>

<operation id="1183" st_id="163" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:763  %tmp_1_14 = fmul float %weights_load_31, %input_load_31

]]></Node>
<StgValue><ssdm name="tmp_1_14"/></StgValue>
</operation>

<operation id="1184" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:765  %weights_load_32 = load float* %weights_addr_32, align 4

]]></Node>
<StgValue><ssdm name="weights_load_32"/></StgValue>
</operation>

<operation id="1185" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:766  %input_load_32 = load float* %input_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1186" st_id="164" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:764  %sum_4_1_14 = fadd float %sum_4_1_13, %tmp_1_14

]]></Node>
<StgValue><ssdm name="sum_4_1_14"/></StgValue>
</operation>

<operation id="1187" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:765  %weights_load_32 = load float* %weights_addr_32, align 4

]]></Node>
<StgValue><ssdm name="weights_load_32"/></StgValue>
</operation>

<operation id="1188" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:766  %input_load_32 = load float* %input_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1189" st_id="165" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:764  %sum_4_1_14 = fadd float %sum_4_1_13, %tmp_1_14

]]></Node>
<StgValue><ssdm name="sum_4_1_14"/></StgValue>
</operation>

<operation id="1190" st_id="165" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:767  %tmp_2 = fmul float %weights_load_32, %input_load_32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1191" st_id="166" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:764  %sum_4_1_14 = fadd float %sum_4_1_13, %tmp_1_14

]]></Node>
<StgValue><ssdm name="sum_4_1_14"/></StgValue>
</operation>

<operation id="1192" st_id="166" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:767  %tmp_2 = fmul float %weights_load_32, %input_load_32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1193" st_id="167" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:764  %sum_4_1_14 = fadd float %sum_4_1_13, %tmp_1_14

]]></Node>
<StgValue><ssdm name="sum_4_1_14"/></StgValue>
</operation>

<operation id="1194" st_id="167" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:767  %tmp_2 = fmul float %weights_load_32, %input_load_32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1195" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:182  %add_ln110_49 = add i7 27, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_49"/></StgValue>
</operation>

<operation id="1196" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:183  %zext_ln110_41 = zext i7 %add_ln110_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_41"/></StgValue>
</operation>

<operation id="1197" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:184  %input_addr_33 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_41

]]></Node>
<StgValue><ssdm name="input_addr_33"/></StgValue>
</operation>

<operation id="1198" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:491  %add_ln110_142 = add i17 2, %add_ln110_97

]]></Node>
<StgValue><ssdm name="add_ln110_142"/></StgValue>
</operation>

<operation id="1199" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:492  %zext_ln110_123 = zext i17 %add_ln110_142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_123"/></StgValue>
</operation>

<operation id="1200" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:493  %weights_addr_33 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_123

]]></Node>
<StgValue><ssdm name="weights_addr_33"/></StgValue>
</operation>

<operation id="1201" st_id="168" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:764  %sum_4_1_14 = fadd float %sum_4_1_13, %tmp_1_14

]]></Node>
<StgValue><ssdm name="sum_4_1_14"/></StgValue>
</operation>

<operation id="1202" st_id="168" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:767  %tmp_2 = fmul float %weights_load_32, %input_load_32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1203" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:769  %weights_load_33 = load float* %weights_addr_33, align 4

]]></Node>
<StgValue><ssdm name="weights_load_33"/></StgValue>
</operation>

<operation id="1204" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:770  %input_load_33 = load float* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1205" st_id="169" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:768  %sum_4_2 = fadd float %sum_4_1_14, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>

<operation id="1206" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:769  %weights_load_33 = load float* %weights_addr_33, align 4

]]></Node>
<StgValue><ssdm name="weights_load_33"/></StgValue>
</operation>

<operation id="1207" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:770  %input_load_33 = load float* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1208" st_id="170" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:768  %sum_4_2 = fadd float %sum_4_1_14, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>

<operation id="1209" st_id="170" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:771  %tmp_2_1 = fmul float %weights_load_33, %input_load_33

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1210" st_id="171" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:768  %sum_4_2 = fadd float %sum_4_1_14, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>

<operation id="1211" st_id="171" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:771  %tmp_2_1 = fmul float %weights_load_33, %input_load_33

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1212" st_id="172" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:768  %sum_4_2 = fadd float %sum_4_1_14, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>

<operation id="1213" st_id="172" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:771  %tmp_2_1 = fmul float %weights_load_33, %input_load_33

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1214" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:185  %add_ln110_50 = add i7 52, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_50"/></StgValue>
</operation>

<operation id="1215" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:186  %zext_ln110_42 = zext i7 %add_ln110_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_42"/></StgValue>
</operation>

<operation id="1216" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:187  %input_addr_34 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_42

]]></Node>
<StgValue><ssdm name="input_addr_34"/></StgValue>
</operation>

<operation id="1217" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:494  %add_ln110_143 = add i17 2, %add_ln110_99

]]></Node>
<StgValue><ssdm name="add_ln110_143"/></StgValue>
</operation>

<operation id="1218" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:495  %zext_ln110_124 = zext i17 %add_ln110_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_124"/></StgValue>
</operation>

<operation id="1219" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:496  %weights_addr_34 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_124

]]></Node>
<StgValue><ssdm name="weights_addr_34"/></StgValue>
</operation>

<operation id="1220" st_id="173" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:768  %sum_4_2 = fadd float %sum_4_1_14, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>

<operation id="1221" st_id="173" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:771  %tmp_2_1 = fmul float %weights_load_33, %input_load_33

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1222" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:773  %weights_load_34 = load float* %weights_addr_34, align 4

]]></Node>
<StgValue><ssdm name="weights_load_34"/></StgValue>
</operation>

<operation id="1223" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:774  %input_load_34 = load float* %input_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1224" st_id="174" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:772  %sum_4_2_1 = fadd float %sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>

<operation id="1225" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:773  %weights_load_34 = load float* %weights_addr_34, align 4

]]></Node>
<StgValue><ssdm name="weights_load_34"/></StgValue>
</operation>

<operation id="1226" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:774  %input_load_34 = load float* %input_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1227" st_id="175" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:772  %sum_4_2_1 = fadd float %sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>

<operation id="1228" st_id="175" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:775  %tmp_2_2 = fmul float %weights_load_34, %input_load_34

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1229" st_id="176" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:772  %sum_4_2_1 = fadd float %sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>

<operation id="1230" st_id="176" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:775  %tmp_2_2 = fmul float %weights_load_34, %input_load_34

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1231" st_id="177" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:772  %sum_4_2_1 = fadd float %sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>

<operation id="1232" st_id="177" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:775  %tmp_2_2 = fmul float %weights_load_34, %input_load_34

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1233" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:188  %add_ln110_51 = add i7 -51, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_51"/></StgValue>
</operation>

<operation id="1234" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:189  %zext_ln110_43 = zext i7 %add_ln110_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_43"/></StgValue>
</operation>

<operation id="1235" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:190  %input_addr_35 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_43

]]></Node>
<StgValue><ssdm name="input_addr_35"/></StgValue>
</operation>

<operation id="1236" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:497  %add_ln110_144 = add i17 2, %add_ln110_101

]]></Node>
<StgValue><ssdm name="add_ln110_144"/></StgValue>
</operation>

<operation id="1237" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:498  %zext_ln110_125 = zext i17 %add_ln110_144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_125"/></StgValue>
</operation>

<operation id="1238" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:499  %weights_addr_35 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_125

]]></Node>
<StgValue><ssdm name="weights_addr_35"/></StgValue>
</operation>

<operation id="1239" st_id="178" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:772  %sum_4_2_1 = fadd float %sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>

<operation id="1240" st_id="178" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:775  %tmp_2_2 = fmul float %weights_load_34, %input_load_34

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1241" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:777  %weights_load_35 = load float* %weights_addr_35, align 4

]]></Node>
<StgValue><ssdm name="weights_load_35"/></StgValue>
</operation>

<operation id="1242" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:778  %input_load_35 = load float* %input_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1243" st_id="179" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:776  %sum_4_2_2 = fadd float %sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>

<operation id="1244" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:777  %weights_load_35 = load float* %weights_addr_35, align 4

]]></Node>
<StgValue><ssdm name="weights_load_35"/></StgValue>
</operation>

<operation id="1245" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:778  %input_load_35 = load float* %input_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1246" st_id="180" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:776  %sum_4_2_2 = fadd float %sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>

<operation id="1247" st_id="180" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:779  %tmp_2_3 = fmul float %weights_load_35, %input_load_35

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1248" st_id="181" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:776  %sum_4_2_2 = fadd float %sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>

<operation id="1249" st_id="181" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:779  %tmp_2_3 = fmul float %weights_load_35, %input_load_35

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1250" st_id="182" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:776  %sum_4_2_2 = fadd float %sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>

<operation id="1251" st_id="182" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:779  %tmp_2_3 = fmul float %weights_load_35, %input_load_35

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1252" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:191  %add_ln110_52 = add i8 102, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_52"/></StgValue>
</operation>

<operation id="1253" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:192  %zext_ln110_44 = zext i8 %add_ln110_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_44"/></StgValue>
</operation>

<operation id="1254" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:193  %input_addr_36 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_44

]]></Node>
<StgValue><ssdm name="input_addr_36"/></StgValue>
</operation>

<operation id="1255" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:500  %add_ln110_145 = add i17 2, %add_ln110_103

]]></Node>
<StgValue><ssdm name="add_ln110_145"/></StgValue>
</operation>

<operation id="1256" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:501  %zext_ln110_126 = zext i17 %add_ln110_145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_126"/></StgValue>
</operation>

<operation id="1257" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:502  %weights_addr_36 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_126

]]></Node>
<StgValue><ssdm name="weights_addr_36"/></StgValue>
</operation>

<operation id="1258" st_id="183" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:776  %sum_4_2_2 = fadd float %sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>

<operation id="1259" st_id="183" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:779  %tmp_2_3 = fmul float %weights_load_35, %input_load_35

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="1260" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:781  %weights_load_36 = load float* %weights_addr_36, align 4

]]></Node>
<StgValue><ssdm name="weights_load_36"/></StgValue>
</operation>

<operation id="1261" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:782  %input_load_36 = load float* %input_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_load_36"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1262" st_id="184" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:780  %sum_4_2_3 = fadd float %sum_4_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>

<operation id="1263" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:781  %weights_load_36 = load float* %weights_addr_36, align 4

]]></Node>
<StgValue><ssdm name="weights_load_36"/></StgValue>
</operation>

<operation id="1264" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:782  %input_load_36 = load float* %input_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_load_36"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1265" st_id="185" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:780  %sum_4_2_3 = fadd float %sum_4_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>

<operation id="1266" st_id="185" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:783  %tmp_2_4 = fmul float %weights_load_36, %input_load_36

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1267" st_id="186" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:780  %sum_4_2_3 = fadd float %sum_4_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>

<operation id="1268" st_id="186" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:783  %tmp_2_4 = fmul float %weights_load_36, %input_load_36

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1269" st_id="187" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:780  %sum_4_2_3 = fadd float %sum_4_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>

<operation id="1270" st_id="187" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:783  %tmp_2_4 = fmul float %weights_load_36, %input_load_36

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1271" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:194  %add_ln110_53 = add i8 127, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_53"/></StgValue>
</operation>

<operation id="1272" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:195  %zext_ln110_45 = zext i8 %add_ln110_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_45"/></StgValue>
</operation>

<operation id="1273" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:196  %input_addr_37 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_45

]]></Node>
<StgValue><ssdm name="input_addr_37"/></StgValue>
</operation>

<operation id="1274" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:503  %add_ln110_146 = add i17 2, %add_ln110_105

]]></Node>
<StgValue><ssdm name="add_ln110_146"/></StgValue>
</operation>

<operation id="1275" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:504  %zext_ln110_127 = zext i17 %add_ln110_146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_127"/></StgValue>
</operation>

<operation id="1276" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:505  %weights_addr_37 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_127

]]></Node>
<StgValue><ssdm name="weights_addr_37"/></StgValue>
</operation>

<operation id="1277" st_id="188" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:780  %sum_4_2_3 = fadd float %sum_4_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>

<operation id="1278" st_id="188" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:783  %tmp_2_4 = fmul float %weights_load_36, %input_load_36

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="1279" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:785  %weights_load_37 = load float* %weights_addr_37, align 4

]]></Node>
<StgValue><ssdm name="weights_load_37"/></StgValue>
</operation>

<operation id="1280" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:786  %input_load_37 = load float* %input_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_load_37"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1281" st_id="189" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:784  %sum_4_2_4 = fadd float %sum_4_2_3, %tmp_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>

<operation id="1282" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:785  %weights_load_37 = load float* %weights_addr_37, align 4

]]></Node>
<StgValue><ssdm name="weights_load_37"/></StgValue>
</operation>

<operation id="1283" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:786  %input_load_37 = load float* %input_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_load_37"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1284" st_id="190" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:784  %sum_4_2_4 = fadd float %sum_4_2_3, %tmp_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>

<operation id="1285" st_id="190" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:787  %tmp_2_5 = fmul float %weights_load_37, %input_load_37

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1286" st_id="191" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:784  %sum_4_2_4 = fadd float %sum_4_2_3, %tmp_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>

<operation id="1287" st_id="191" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:787  %tmp_2_5 = fmul float %weights_load_37, %input_load_37

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1288" st_id="192" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:784  %sum_4_2_4 = fadd float %sum_4_2_3, %tmp_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>

<operation id="1289" st_id="192" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:787  %tmp_2_5 = fmul float %weights_load_37, %input_load_37

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1290" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:197  %add_ln110_54 = add i8 -104, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_54"/></StgValue>
</operation>

<operation id="1291" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:198  %zext_ln110_46 = zext i8 %add_ln110_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_46"/></StgValue>
</operation>

<operation id="1292" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:199  %input_addr_38 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_46

]]></Node>
<StgValue><ssdm name="input_addr_38"/></StgValue>
</operation>

<operation id="1293" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:506  %add_ln110_147 = add i17 2, %add_ln110_107

]]></Node>
<StgValue><ssdm name="add_ln110_147"/></StgValue>
</operation>

<operation id="1294" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:507  %zext_ln110_128 = zext i17 %add_ln110_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_128"/></StgValue>
</operation>

<operation id="1295" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:508  %weights_addr_38 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_128

]]></Node>
<StgValue><ssdm name="weights_addr_38"/></StgValue>
</operation>

<operation id="1296" st_id="193" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:784  %sum_4_2_4 = fadd float %sum_4_2_3, %tmp_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>

<operation id="1297" st_id="193" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:787  %tmp_2_5 = fmul float %weights_load_37, %input_load_37

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="1298" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:789  %weights_load_38 = load float* %weights_addr_38, align 4

]]></Node>
<StgValue><ssdm name="weights_load_38"/></StgValue>
</operation>

<operation id="1299" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:790  %input_load_38 = load float* %input_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_load_38"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1300" st_id="194" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:788  %sum_4_2_5 = fadd float %sum_4_2_4, %tmp_2_5

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>

<operation id="1301" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:789  %weights_load_38 = load float* %weights_addr_38, align 4

]]></Node>
<StgValue><ssdm name="weights_load_38"/></StgValue>
</operation>

<operation id="1302" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:790  %input_load_38 = load float* %input_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_load_38"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1303" st_id="195" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:788  %sum_4_2_5 = fadd float %sum_4_2_4, %tmp_2_5

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>

<operation id="1304" st_id="195" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:791  %tmp_2_6 = fmul float %weights_load_38, %input_load_38

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1305" st_id="196" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:788  %sum_4_2_5 = fadd float %sum_4_2_4, %tmp_2_5

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>

<operation id="1306" st_id="196" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:791  %tmp_2_6 = fmul float %weights_load_38, %input_load_38

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1307" st_id="197" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:788  %sum_4_2_5 = fadd float %sum_4_2_4, %tmp_2_5

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>

<operation id="1308" st_id="197" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:791  %tmp_2_6 = fmul float %weights_load_38, %input_load_38

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1309" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:200  %add_ln110_55 = add i8 -79, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_55"/></StgValue>
</operation>

<operation id="1310" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:201  %zext_ln110_47 = zext i8 %add_ln110_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_47"/></StgValue>
</operation>

<operation id="1311" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:202  %input_addr_39 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_47

]]></Node>
<StgValue><ssdm name="input_addr_39"/></StgValue>
</operation>

<operation id="1312" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:509  %add_ln110_148 = add i17 2, %add_ln110_109

]]></Node>
<StgValue><ssdm name="add_ln110_148"/></StgValue>
</operation>

<operation id="1313" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:510  %zext_ln110_129 = zext i17 %add_ln110_148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_129"/></StgValue>
</operation>

<operation id="1314" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:511  %weights_addr_39 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_129

]]></Node>
<StgValue><ssdm name="weights_addr_39"/></StgValue>
</operation>

<operation id="1315" st_id="198" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:788  %sum_4_2_5 = fadd float %sum_4_2_4, %tmp_2_5

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>

<operation id="1316" st_id="198" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:791  %tmp_2_6 = fmul float %weights_load_38, %input_load_38

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="1317" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:793  %weights_load_39 = load float* %weights_addr_39, align 4

]]></Node>
<StgValue><ssdm name="weights_load_39"/></StgValue>
</operation>

<operation id="1318" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:794  %input_load_39 = load float* %input_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_load_39"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1319" st_id="199" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:792  %sum_4_2_6 = fadd float %sum_4_2_5, %tmp_2_6

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>

<operation id="1320" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:793  %weights_load_39 = load float* %weights_addr_39, align 4

]]></Node>
<StgValue><ssdm name="weights_load_39"/></StgValue>
</operation>

<operation id="1321" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:794  %input_load_39 = load float* %input_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_load_39"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1322" st_id="200" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:792  %sum_4_2_6 = fadd float %sum_4_2_5, %tmp_2_6

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>

<operation id="1323" st_id="200" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:795  %tmp_2_7 = fmul float %weights_load_39, %input_load_39

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1324" st_id="201" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:792  %sum_4_2_6 = fadd float %sum_4_2_5, %tmp_2_6

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>

<operation id="1325" st_id="201" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:795  %tmp_2_7 = fmul float %weights_load_39, %input_load_39

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1326" st_id="202" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:792  %sum_4_2_6 = fadd float %sum_4_2_5, %tmp_2_6

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>

<operation id="1327" st_id="202" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:795  %tmp_2_7 = fmul float %weights_load_39, %input_load_39

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1328" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4_begin:203  %add_ln110_56 = add i10 2, %add_ln110_24

]]></Node>
<StgValue><ssdm name="add_ln110_56"/></StgValue>
</operation>

<operation id="1329" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="10">
<![CDATA[
hls_label_4_begin:204  %zext_ln110_48 = zext i10 %add_ln110_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_48"/></StgValue>
</operation>

<operation id="1330" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:205  %input_addr_40 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_48

]]></Node>
<StgValue><ssdm name="input_addr_40"/></StgValue>
</operation>

<operation id="1331" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:512  %add_ln110_149 = add i17 2, %add_ln110_110

]]></Node>
<StgValue><ssdm name="add_ln110_149"/></StgValue>
</operation>

<operation id="1332" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:513  %zext_ln110_130 = zext i17 %add_ln110_149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_130"/></StgValue>
</operation>

<operation id="1333" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:514  %weights_addr_40 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_130

]]></Node>
<StgValue><ssdm name="weights_addr_40"/></StgValue>
</operation>

<operation id="1334" st_id="203" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:792  %sum_4_2_6 = fadd float %sum_4_2_5, %tmp_2_6

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>

<operation id="1335" st_id="203" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:795  %tmp_2_7 = fmul float %weights_load_39, %input_load_39

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="1336" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:797  %weights_load_40 = load float* %weights_addr_40, align 4

]]></Node>
<StgValue><ssdm name="weights_load_40"/></StgValue>
</operation>

<operation id="1337" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:798  %input_load_40 = load float* %input_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_load_40"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1338" st_id="204" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:796  %sum_4_2_7 = fadd float %sum_4_2_6, %tmp_2_7

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>

<operation id="1339" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:797  %weights_load_40 = load float* %weights_addr_40, align 4

]]></Node>
<StgValue><ssdm name="weights_load_40"/></StgValue>
</operation>

<operation id="1340" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:798  %input_load_40 = load float* %input_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_load_40"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1341" st_id="205" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:796  %sum_4_2_7 = fadd float %sum_4_2_6, %tmp_2_7

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>

<operation id="1342" st_id="205" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:799  %tmp_2_8 = fmul float %weights_load_40, %input_load_40

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1343" st_id="206" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:796  %sum_4_2_7 = fadd float %sum_4_2_6, %tmp_2_7

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>

<operation id="1344" st_id="206" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:799  %tmp_2_8 = fmul float %weights_load_40, %input_load_40

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1345" st_id="207" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:796  %sum_4_2_7 = fadd float %sum_4_2_6, %tmp_2_7

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>

<operation id="1346" st_id="207" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:799  %tmp_2_8 = fmul float %weights_load_40, %input_load_40

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1347" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:206  %add_ln110_57 = add i9 227, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_57"/></StgValue>
</operation>

<operation id="1348" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:207  %zext_ln110_49 = zext i9 %add_ln110_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_49"/></StgValue>
</operation>

<operation id="1349" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:208  %input_addr_41 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_49

]]></Node>
<StgValue><ssdm name="input_addr_41"/></StgValue>
</operation>

<operation id="1350" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:515  %add_ln110_150 = add i17 2, %add_ln110_112

]]></Node>
<StgValue><ssdm name="add_ln110_150"/></StgValue>
</operation>

<operation id="1351" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:516  %zext_ln110_131 = zext i17 %add_ln110_150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_131"/></StgValue>
</operation>

<operation id="1352" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:517  %weights_addr_41 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_131

]]></Node>
<StgValue><ssdm name="weights_addr_41"/></StgValue>
</operation>

<operation id="1353" st_id="208" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:796  %sum_4_2_7 = fadd float %sum_4_2_6, %tmp_2_7

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>

<operation id="1354" st_id="208" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:799  %tmp_2_8 = fmul float %weights_load_40, %input_load_40

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="1355" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:801  %weights_load_41 = load float* %weights_addr_41, align 4

]]></Node>
<StgValue><ssdm name="weights_load_41"/></StgValue>
</operation>

<operation id="1356" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:802  %input_load_41 = load float* %input_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_load_41"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1357" st_id="209" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:800  %sum_4_2_8 = fadd float %sum_4_2_7, %tmp_2_8

]]></Node>
<StgValue><ssdm name="sum_4_2_8"/></StgValue>
</operation>

<operation id="1358" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:801  %weights_load_41 = load float* %weights_addr_41, align 4

]]></Node>
<StgValue><ssdm name="weights_load_41"/></StgValue>
</operation>

<operation id="1359" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:802  %input_load_41 = load float* %input_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_load_41"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1360" st_id="210" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:800  %sum_4_2_8 = fadd float %sum_4_2_7, %tmp_2_8

]]></Node>
<StgValue><ssdm name="sum_4_2_8"/></StgValue>
</operation>

<operation id="1361" st_id="210" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:803  %tmp_2_9 = fmul float %weights_load_41, %input_load_41

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1362" st_id="211" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:800  %sum_4_2_8 = fadd float %sum_4_2_7, %tmp_2_8

]]></Node>
<StgValue><ssdm name="sum_4_2_8"/></StgValue>
</operation>

<operation id="1363" st_id="211" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:803  %tmp_2_9 = fmul float %weights_load_41, %input_load_41

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1364" st_id="212" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:800  %sum_4_2_8 = fadd float %sum_4_2_7, %tmp_2_8

]]></Node>
<StgValue><ssdm name="sum_4_2_8"/></StgValue>
</operation>

<operation id="1365" st_id="212" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:803  %tmp_2_9 = fmul float %weights_load_41, %input_load_41

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1366" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:209  %add_ln110_58 = add i9 252, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_58"/></StgValue>
</operation>

<operation id="1367" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:210  %zext_ln110_50 = zext i9 %add_ln110_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_50"/></StgValue>
</operation>

<operation id="1368" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:211  %input_addr_42 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_50

]]></Node>
<StgValue><ssdm name="input_addr_42"/></StgValue>
</operation>

<operation id="1369" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:518  %add_ln110_151 = add i17 2, %add_ln110_114

]]></Node>
<StgValue><ssdm name="add_ln110_151"/></StgValue>
</operation>

<operation id="1370" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:519  %zext_ln110_132 = zext i17 %add_ln110_151 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_132"/></StgValue>
</operation>

<operation id="1371" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:520  %weights_addr_42 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_132

]]></Node>
<StgValue><ssdm name="weights_addr_42"/></StgValue>
</operation>

<operation id="1372" st_id="213" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:800  %sum_4_2_8 = fadd float %sum_4_2_7, %tmp_2_8

]]></Node>
<StgValue><ssdm name="sum_4_2_8"/></StgValue>
</operation>

<operation id="1373" st_id="213" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:803  %tmp_2_9 = fmul float %weights_load_41, %input_load_41

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="1374" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:805  %weights_load_42 = load float* %weights_addr_42, align 4

]]></Node>
<StgValue><ssdm name="weights_load_42"/></StgValue>
</operation>

<operation id="1375" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:806  %input_load_42 = load float* %input_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_load_42"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1376" st_id="214" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:804  %sum_4_2_9 = fadd float %sum_4_2_8, %tmp_2_9

]]></Node>
<StgValue><ssdm name="sum_4_2_9"/></StgValue>
</operation>

<operation id="1377" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:805  %weights_load_42 = load float* %weights_addr_42, align 4

]]></Node>
<StgValue><ssdm name="weights_load_42"/></StgValue>
</operation>

<operation id="1378" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:806  %input_load_42 = load float* %input_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_load_42"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1379" st_id="215" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:804  %sum_4_2_9 = fadd float %sum_4_2_8, %tmp_2_9

]]></Node>
<StgValue><ssdm name="sum_4_2_9"/></StgValue>
</operation>

<operation id="1380" st_id="215" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:807  %tmp_2_s = fmul float %weights_load_42, %input_load_42

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1381" st_id="216" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:804  %sum_4_2_9 = fadd float %sum_4_2_8, %tmp_2_9

]]></Node>
<StgValue><ssdm name="sum_4_2_9"/></StgValue>
</operation>

<operation id="1382" st_id="216" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:807  %tmp_2_s = fmul float %weights_load_42, %input_load_42

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1383" st_id="217" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:804  %sum_4_2_9 = fadd float %sum_4_2_8, %tmp_2_9

]]></Node>
<StgValue><ssdm name="sum_4_2_9"/></StgValue>
</operation>

<operation id="1384" st_id="217" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:807  %tmp_2_s = fmul float %weights_load_42, %input_load_42

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1385" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:212  %add_ln110_59 = add i9 -235, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_59"/></StgValue>
</operation>

<operation id="1386" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:213  %zext_ln110_51 = zext i9 %add_ln110_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_51"/></StgValue>
</operation>

<operation id="1387" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:214  %input_addr_43 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_51

]]></Node>
<StgValue><ssdm name="input_addr_43"/></StgValue>
</operation>

<operation id="1388" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:521  %add_ln110_152 = add i17 2, %add_ln110_116

]]></Node>
<StgValue><ssdm name="add_ln110_152"/></StgValue>
</operation>

<operation id="1389" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:522  %zext_ln110_133 = zext i17 %add_ln110_152 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_133"/></StgValue>
</operation>

<operation id="1390" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:523  %weights_addr_43 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_133

]]></Node>
<StgValue><ssdm name="weights_addr_43"/></StgValue>
</operation>

<operation id="1391" st_id="218" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:804  %sum_4_2_9 = fadd float %sum_4_2_8, %tmp_2_9

]]></Node>
<StgValue><ssdm name="sum_4_2_9"/></StgValue>
</operation>

<operation id="1392" st_id="218" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:807  %tmp_2_s = fmul float %weights_load_42, %input_load_42

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="1393" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:809  %weights_load_43 = load float* %weights_addr_43, align 4

]]></Node>
<StgValue><ssdm name="weights_load_43"/></StgValue>
</operation>

<operation id="1394" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:810  %input_load_43 = load float* %input_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_load_43"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1395" st_id="219" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:808  %sum_4_2_s = fadd float %sum_4_2_9, %tmp_2_s

]]></Node>
<StgValue><ssdm name="sum_4_2_s"/></StgValue>
</operation>

<operation id="1396" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:809  %weights_load_43 = load float* %weights_addr_43, align 4

]]></Node>
<StgValue><ssdm name="weights_load_43"/></StgValue>
</operation>

<operation id="1397" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:810  %input_load_43 = load float* %input_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_load_43"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1398" st_id="220" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:808  %sum_4_2_s = fadd float %sum_4_2_9, %tmp_2_s

]]></Node>
<StgValue><ssdm name="sum_4_2_s"/></StgValue>
</operation>

<operation id="1399" st_id="220" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:811  %tmp_2_10 = fmul float %weights_load_43, %input_load_43

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1400" st_id="221" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:808  %sum_4_2_s = fadd float %sum_4_2_9, %tmp_2_s

]]></Node>
<StgValue><ssdm name="sum_4_2_s"/></StgValue>
</operation>

<operation id="1401" st_id="221" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:811  %tmp_2_10 = fmul float %weights_load_43, %input_load_43

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1402" st_id="222" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:808  %sum_4_2_s = fadd float %sum_4_2_9, %tmp_2_s

]]></Node>
<StgValue><ssdm name="sum_4_2_s"/></StgValue>
</operation>

<operation id="1403" st_id="222" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:811  %tmp_2_10 = fmul float %weights_load_43, %input_load_43

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1404" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:215  %add_ln110_60 = add i9 -210, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_60"/></StgValue>
</operation>

<operation id="1405" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:216  %zext_ln110_52 = zext i9 %add_ln110_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_52"/></StgValue>
</operation>

<operation id="1406" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:217  %input_addr_44 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_52

]]></Node>
<StgValue><ssdm name="input_addr_44"/></StgValue>
</operation>

<operation id="1407" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:524  %add_ln110_153 = add i17 2, %add_ln110_118

]]></Node>
<StgValue><ssdm name="add_ln110_153"/></StgValue>
</operation>

<operation id="1408" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:525  %zext_ln110_134 = zext i17 %add_ln110_153 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_134"/></StgValue>
</operation>

<operation id="1409" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:526  %weights_addr_44 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_134

]]></Node>
<StgValue><ssdm name="weights_addr_44"/></StgValue>
</operation>

<operation id="1410" st_id="223" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:808  %sum_4_2_s = fadd float %sum_4_2_9, %tmp_2_s

]]></Node>
<StgValue><ssdm name="sum_4_2_s"/></StgValue>
</operation>

<operation id="1411" st_id="223" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:811  %tmp_2_10 = fmul float %weights_load_43, %input_load_43

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="1412" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:813  %weights_load_44 = load float* %weights_addr_44, align 4

]]></Node>
<StgValue><ssdm name="weights_load_44"/></StgValue>
</operation>

<operation id="1413" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:814  %input_load_44 = load float* %input_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_load_44"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1414" st_id="224" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:812  %sum_4_2_10 = fadd float %sum_4_2_s, %tmp_2_10

]]></Node>
<StgValue><ssdm name="sum_4_2_10"/></StgValue>
</operation>

<operation id="1415" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:813  %weights_load_44 = load float* %weights_addr_44, align 4

]]></Node>
<StgValue><ssdm name="weights_load_44"/></StgValue>
</operation>

<operation id="1416" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:814  %input_load_44 = load float* %input_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_load_44"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1417" st_id="225" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:812  %sum_4_2_10 = fadd float %sum_4_2_s, %tmp_2_10

]]></Node>
<StgValue><ssdm name="sum_4_2_10"/></StgValue>
</operation>

<operation id="1418" st_id="225" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:815  %tmp_2_11 = fmul float %weights_load_44, %input_load_44

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1419" st_id="226" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:812  %sum_4_2_10 = fadd float %sum_4_2_s, %tmp_2_10

]]></Node>
<StgValue><ssdm name="sum_4_2_10"/></StgValue>
</operation>

<operation id="1420" st_id="226" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:815  %tmp_2_11 = fmul float %weights_load_44, %input_load_44

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1421" st_id="227" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:812  %sum_4_2_10 = fadd float %sum_4_2_s, %tmp_2_10

]]></Node>
<StgValue><ssdm name="sum_4_2_10"/></StgValue>
</operation>

<operation id="1422" st_id="227" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:815  %tmp_2_11 = fmul float %weights_load_44, %input_load_44

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1423" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:218  %add_ln110_61 = add i9 -185, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_61"/></StgValue>
</operation>

<operation id="1424" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:219  %zext_ln110_53 = zext i9 %add_ln110_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_53"/></StgValue>
</operation>

<operation id="1425" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:220  %input_addr_45 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_53

]]></Node>
<StgValue><ssdm name="input_addr_45"/></StgValue>
</operation>

<operation id="1426" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:527  %add_ln110_154 = add i17 2, %add_ln110_120

]]></Node>
<StgValue><ssdm name="add_ln110_154"/></StgValue>
</operation>

<operation id="1427" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:528  %zext_ln110_135 = zext i17 %add_ln110_154 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_135"/></StgValue>
</operation>

<operation id="1428" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:529  %weights_addr_45 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_135

]]></Node>
<StgValue><ssdm name="weights_addr_45"/></StgValue>
</operation>

<operation id="1429" st_id="228" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:812  %sum_4_2_10 = fadd float %sum_4_2_s, %tmp_2_10

]]></Node>
<StgValue><ssdm name="sum_4_2_10"/></StgValue>
</operation>

<operation id="1430" st_id="228" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:815  %tmp_2_11 = fmul float %weights_load_44, %input_load_44

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="1431" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:817  %weights_load_45 = load float* %weights_addr_45, align 4

]]></Node>
<StgValue><ssdm name="weights_load_45"/></StgValue>
</operation>

<operation id="1432" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:818  %input_load_45 = load float* %input_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_load_45"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1433" st_id="229" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:816  %sum_4_2_11 = fadd float %sum_4_2_10, %tmp_2_11

]]></Node>
<StgValue><ssdm name="sum_4_2_11"/></StgValue>
</operation>

<operation id="1434" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:817  %weights_load_45 = load float* %weights_addr_45, align 4

]]></Node>
<StgValue><ssdm name="weights_load_45"/></StgValue>
</operation>

<operation id="1435" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:818  %input_load_45 = load float* %input_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_load_45"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1436" st_id="230" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:816  %sum_4_2_11 = fadd float %sum_4_2_10, %tmp_2_11

]]></Node>
<StgValue><ssdm name="sum_4_2_11"/></StgValue>
</operation>

<operation id="1437" st_id="230" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:819  %tmp_2_12 = fmul float %weights_load_45, %input_load_45

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1438" st_id="231" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:816  %sum_4_2_11 = fadd float %sum_4_2_10, %tmp_2_11

]]></Node>
<StgValue><ssdm name="sum_4_2_11"/></StgValue>
</operation>

<operation id="1439" st_id="231" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:819  %tmp_2_12 = fmul float %weights_load_45, %input_load_45

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1440" st_id="232" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:816  %sum_4_2_11 = fadd float %sum_4_2_10, %tmp_2_11

]]></Node>
<StgValue><ssdm name="sum_4_2_11"/></StgValue>
</operation>

<operation id="1441" st_id="232" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:819  %tmp_2_12 = fmul float %weights_load_45, %input_load_45

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1442" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:221  %add_ln110_62 = add i9 -160, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_62"/></StgValue>
</operation>

<operation id="1443" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:222  %zext_ln110_54 = zext i9 %add_ln110_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_54"/></StgValue>
</operation>

<operation id="1444" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:223  %input_addr_46 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_54

]]></Node>
<StgValue><ssdm name="input_addr_46"/></StgValue>
</operation>

<operation id="1445" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:530  %add_ln110_155 = add i17 2, %add_ln110_122

]]></Node>
<StgValue><ssdm name="add_ln110_155"/></StgValue>
</operation>

<operation id="1446" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:531  %zext_ln110_136 = zext i17 %add_ln110_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_136"/></StgValue>
</operation>

<operation id="1447" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:532  %weights_addr_46 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_136

]]></Node>
<StgValue><ssdm name="weights_addr_46"/></StgValue>
</operation>

<operation id="1448" st_id="233" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:816  %sum_4_2_11 = fadd float %sum_4_2_10, %tmp_2_11

]]></Node>
<StgValue><ssdm name="sum_4_2_11"/></StgValue>
</operation>

<operation id="1449" st_id="233" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:819  %tmp_2_12 = fmul float %weights_load_45, %input_load_45

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="1450" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:821  %weights_load_46 = load float* %weights_addr_46, align 4

]]></Node>
<StgValue><ssdm name="weights_load_46"/></StgValue>
</operation>

<operation id="1451" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:822  %input_load_46 = load float* %input_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_load_46"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1452" st_id="234" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:820  %sum_4_2_12 = fadd float %sum_4_2_11, %tmp_2_12

]]></Node>
<StgValue><ssdm name="sum_4_2_12"/></StgValue>
</operation>

<operation id="1453" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:821  %weights_load_46 = load float* %weights_addr_46, align 4

]]></Node>
<StgValue><ssdm name="weights_load_46"/></StgValue>
</operation>

<operation id="1454" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:822  %input_load_46 = load float* %input_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_load_46"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1455" st_id="235" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:820  %sum_4_2_12 = fadd float %sum_4_2_11, %tmp_2_12

]]></Node>
<StgValue><ssdm name="sum_4_2_12"/></StgValue>
</operation>

<operation id="1456" st_id="235" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:823  %tmp_2_13 = fmul float %weights_load_46, %input_load_46

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1457" st_id="236" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:820  %sum_4_2_12 = fadd float %sum_4_2_11, %tmp_2_12

]]></Node>
<StgValue><ssdm name="sum_4_2_12"/></StgValue>
</operation>

<operation id="1458" st_id="236" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:823  %tmp_2_13 = fmul float %weights_load_46, %input_load_46

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1459" st_id="237" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:820  %sum_4_2_12 = fadd float %sum_4_2_11, %tmp_2_12

]]></Node>
<StgValue><ssdm name="sum_4_2_12"/></StgValue>
</operation>

<operation id="1460" st_id="237" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:823  %tmp_2_13 = fmul float %weights_load_46, %input_load_46

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1461" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:224  %add_ln110_63 = add i9 -135, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_63"/></StgValue>
</operation>

<operation id="1462" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:225  %zext_ln110_55 = zext i9 %add_ln110_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_55"/></StgValue>
</operation>

<operation id="1463" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:226  %input_addr_47 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_55

]]></Node>
<StgValue><ssdm name="input_addr_47"/></StgValue>
</operation>

<operation id="1464" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:533  %add_ln110_156 = add i17 2, %add_ln110_124

]]></Node>
<StgValue><ssdm name="add_ln110_156"/></StgValue>
</operation>

<operation id="1465" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:534  %zext_ln110_137 = zext i17 %add_ln110_156 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_137"/></StgValue>
</operation>

<operation id="1466" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:535  %weights_addr_47 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_137

]]></Node>
<StgValue><ssdm name="weights_addr_47"/></StgValue>
</operation>

<operation id="1467" st_id="238" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:820  %sum_4_2_12 = fadd float %sum_4_2_11, %tmp_2_12

]]></Node>
<StgValue><ssdm name="sum_4_2_12"/></StgValue>
</operation>

<operation id="1468" st_id="238" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:823  %tmp_2_13 = fmul float %weights_load_46, %input_load_46

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>

<operation id="1469" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:825  %weights_load_47 = load float* %weights_addr_47, align 4

]]></Node>
<StgValue><ssdm name="weights_load_47"/></StgValue>
</operation>

<operation id="1470" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:826  %input_load_47 = load float* %input_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_load_47"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1471" st_id="239" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:824  %sum_4_2_13 = fadd float %sum_4_2_12, %tmp_2_13

]]></Node>
<StgValue><ssdm name="sum_4_2_13"/></StgValue>
</operation>

<operation id="1472" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:825  %weights_load_47 = load float* %weights_addr_47, align 4

]]></Node>
<StgValue><ssdm name="weights_load_47"/></StgValue>
</operation>

<operation id="1473" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:826  %input_load_47 = load float* %input_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_load_47"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1474" st_id="240" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:824  %sum_4_2_13 = fadd float %sum_4_2_12, %tmp_2_13

]]></Node>
<StgValue><ssdm name="sum_4_2_13"/></StgValue>
</operation>

<operation id="1475" st_id="240" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:827  %tmp_2_14 = fmul float %weights_load_47, %input_load_47

]]></Node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1476" st_id="241" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:824  %sum_4_2_13 = fadd float %sum_4_2_12, %tmp_2_13

]]></Node>
<StgValue><ssdm name="sum_4_2_13"/></StgValue>
</operation>

<operation id="1477" st_id="241" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:827  %tmp_2_14 = fmul float %weights_load_47, %input_load_47

]]></Node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1478" st_id="242" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:824  %sum_4_2_13 = fadd float %sum_4_2_12, %tmp_2_13

]]></Node>
<StgValue><ssdm name="sum_4_2_13"/></StgValue>
</operation>

<operation id="1479" st_id="242" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:827  %tmp_2_14 = fmul float %weights_load_47, %input_load_47

]]></Node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1480" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:227  %add_ln110_64 = add i6 3, %add_ln110_16

]]></Node>
<StgValue><ssdm name="add_ln110_64"/></StgValue>
</operation>

<operation id="1481" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:228  %zext_ln110_56 = zext i6 %add_ln110_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_56"/></StgValue>
</operation>

<operation id="1482" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:229  %input_addr_48 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_56

]]></Node>
<StgValue><ssdm name="input_addr_48"/></StgValue>
</operation>

<operation id="1483" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:536  %add_ln110_157 = add i17 3, %add_ln110_95

]]></Node>
<StgValue><ssdm name="add_ln110_157"/></StgValue>
</operation>

<operation id="1484" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:537  %zext_ln110_138 = zext i17 %add_ln110_157 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_138"/></StgValue>
</operation>

<operation id="1485" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:538  %weights_addr_48 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_138

]]></Node>
<StgValue><ssdm name="weights_addr_48"/></StgValue>
</operation>

<operation id="1486" st_id="243" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:824  %sum_4_2_13 = fadd float %sum_4_2_12, %tmp_2_13

]]></Node>
<StgValue><ssdm name="sum_4_2_13"/></StgValue>
</operation>

<operation id="1487" st_id="243" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:827  %tmp_2_14 = fmul float %weights_load_47, %input_load_47

]]></Node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>

<operation id="1488" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:829  %weights_load_48 = load float* %weights_addr_48, align 4

]]></Node>
<StgValue><ssdm name="weights_load_48"/></StgValue>
</operation>

<operation id="1489" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:830  %input_load_48 = load float* %input_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_load_48"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1490" st_id="244" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:828  %sum_4_2_14 = fadd float %sum_4_2_13, %tmp_2_14

]]></Node>
<StgValue><ssdm name="sum_4_2_14"/></StgValue>
</operation>

<operation id="1491" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:829  %weights_load_48 = load float* %weights_addr_48, align 4

]]></Node>
<StgValue><ssdm name="weights_load_48"/></StgValue>
</operation>

<operation id="1492" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:830  %input_load_48 = load float* %input_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_load_48"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1493" st_id="245" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:828  %sum_4_2_14 = fadd float %sum_4_2_13, %tmp_2_14

]]></Node>
<StgValue><ssdm name="sum_4_2_14"/></StgValue>
</operation>

<operation id="1494" st_id="245" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:831  %tmp_3 = fmul float %weights_load_48, %input_load_48

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1495" st_id="246" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:828  %sum_4_2_14 = fadd float %sum_4_2_13, %tmp_2_14

]]></Node>
<StgValue><ssdm name="sum_4_2_14"/></StgValue>
</operation>

<operation id="1496" st_id="246" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:831  %tmp_3 = fmul float %weights_load_48, %input_load_48

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1497" st_id="247" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:828  %sum_4_2_14 = fadd float %sum_4_2_13, %tmp_2_14

]]></Node>
<StgValue><ssdm name="sum_4_2_14"/></StgValue>
</operation>

<operation id="1498" st_id="247" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:831  %tmp_3 = fmul float %weights_load_48, %input_load_48

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1499" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:230  %add_ln110_65 = add i7 28, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_65"/></StgValue>
</operation>

<operation id="1500" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:231  %zext_ln110_57 = zext i7 %add_ln110_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_57"/></StgValue>
</operation>

<operation id="1501" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:232  %input_addr_49 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_57

]]></Node>
<StgValue><ssdm name="input_addr_49"/></StgValue>
</operation>

<operation id="1502" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:539  %add_ln110_158 = add i17 3, %add_ln110_97

]]></Node>
<StgValue><ssdm name="add_ln110_158"/></StgValue>
</operation>

<operation id="1503" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:540  %zext_ln110_139 = zext i17 %add_ln110_158 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_139"/></StgValue>
</operation>

<operation id="1504" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:541  %weights_addr_49 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_139

]]></Node>
<StgValue><ssdm name="weights_addr_49"/></StgValue>
</operation>

<operation id="1505" st_id="248" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:828  %sum_4_2_14 = fadd float %sum_4_2_13, %tmp_2_14

]]></Node>
<StgValue><ssdm name="sum_4_2_14"/></StgValue>
</operation>

<operation id="1506" st_id="248" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:831  %tmp_3 = fmul float %weights_load_48, %input_load_48

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1507" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:833  %weights_load_49 = load float* %weights_addr_49, align 4

]]></Node>
<StgValue><ssdm name="weights_load_49"/></StgValue>
</operation>

<operation id="1508" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:834  %input_load_49 = load float* %input_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_load_49"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1509" st_id="249" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:832  %sum_4_3 = fadd float %sum_4_2_14, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>

<operation id="1510" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:833  %weights_load_49 = load float* %weights_addr_49, align 4

]]></Node>
<StgValue><ssdm name="weights_load_49"/></StgValue>
</operation>

<operation id="1511" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:834  %input_load_49 = load float* %input_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_load_49"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1512" st_id="250" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:832  %sum_4_3 = fadd float %sum_4_2_14, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>

<operation id="1513" st_id="250" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:835  %tmp_3_1 = fmul float %weights_load_49, %input_load_49

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1514" st_id="251" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:832  %sum_4_3 = fadd float %sum_4_2_14, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>

<operation id="1515" st_id="251" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:835  %tmp_3_1 = fmul float %weights_load_49, %input_load_49

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1516" st_id="252" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:832  %sum_4_3 = fadd float %sum_4_2_14, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>

<operation id="1517" st_id="252" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:835  %tmp_3_1 = fmul float %weights_load_49, %input_load_49

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1518" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:233  %add_ln110_66 = add i7 53, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_66"/></StgValue>
</operation>

<operation id="1519" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:234  %zext_ln110_58 = zext i7 %add_ln110_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_58"/></StgValue>
</operation>

<operation id="1520" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:235  %input_addr_50 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_58

]]></Node>
<StgValue><ssdm name="input_addr_50"/></StgValue>
</operation>

<operation id="1521" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:542  %add_ln110_159 = add i17 3, %add_ln110_99

]]></Node>
<StgValue><ssdm name="add_ln110_159"/></StgValue>
</operation>

<operation id="1522" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:543  %zext_ln110_140 = zext i17 %add_ln110_159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_140"/></StgValue>
</operation>

<operation id="1523" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:544  %weights_addr_50 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_140

]]></Node>
<StgValue><ssdm name="weights_addr_50"/></StgValue>
</operation>

<operation id="1524" st_id="253" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:832  %sum_4_3 = fadd float %sum_4_2_14, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>

<operation id="1525" st_id="253" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:835  %tmp_3_1 = fmul float %weights_load_49, %input_load_49

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="1526" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:837  %weights_load_50 = load float* %weights_addr_50, align 4

]]></Node>
<StgValue><ssdm name="weights_load_50"/></StgValue>
</operation>

<operation id="1527" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:838  %input_load_50 = load float* %input_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_load_50"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1528" st_id="254" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:836  %sum_4_3_1 = fadd float %sum_4_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>

<operation id="1529" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:837  %weights_load_50 = load float* %weights_addr_50, align 4

]]></Node>
<StgValue><ssdm name="weights_load_50"/></StgValue>
</operation>

<operation id="1530" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:838  %input_load_50 = load float* %input_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_load_50"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1531" st_id="255" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:836  %sum_4_3_1 = fadd float %sum_4_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>

<operation id="1532" st_id="255" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:839  %tmp_3_2 = fmul float %weights_load_50, %input_load_50

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1533" st_id="256" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:836  %sum_4_3_1 = fadd float %sum_4_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>

<operation id="1534" st_id="256" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:839  %tmp_3_2 = fmul float %weights_load_50, %input_load_50

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1535" st_id="257" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:836  %sum_4_3_1 = fadd float %sum_4_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>

<operation id="1536" st_id="257" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:839  %tmp_3_2 = fmul float %weights_load_50, %input_load_50

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1537" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:236  %add_ln110_67 = add i7 -50, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_67"/></StgValue>
</operation>

<operation id="1538" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:237  %zext_ln110_59 = zext i7 %add_ln110_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_59"/></StgValue>
</operation>

<operation id="1539" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:238  %input_addr_51 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_59

]]></Node>
<StgValue><ssdm name="input_addr_51"/></StgValue>
</operation>

<operation id="1540" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:545  %add_ln110_160 = add i17 3, %add_ln110_101

]]></Node>
<StgValue><ssdm name="add_ln110_160"/></StgValue>
</operation>

<operation id="1541" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:546  %zext_ln110_141 = zext i17 %add_ln110_160 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_141"/></StgValue>
</operation>

<operation id="1542" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:547  %weights_addr_51 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_141

]]></Node>
<StgValue><ssdm name="weights_addr_51"/></StgValue>
</operation>

<operation id="1543" st_id="258" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:836  %sum_4_3_1 = fadd float %sum_4_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>

<operation id="1544" st_id="258" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:839  %tmp_3_2 = fmul float %weights_load_50, %input_load_50

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="1545" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:841  %weights_load_51 = load float* %weights_addr_51, align 4

]]></Node>
<StgValue><ssdm name="weights_load_51"/></StgValue>
</operation>

<operation id="1546" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:842  %input_load_51 = load float* %input_addr_51, align 4

]]></Node>
<StgValue><ssdm name="input_load_51"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1547" st_id="259" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:840  %sum_4_3_2 = fadd float %sum_4_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>

<operation id="1548" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:841  %weights_load_51 = load float* %weights_addr_51, align 4

]]></Node>
<StgValue><ssdm name="weights_load_51"/></StgValue>
</operation>

<operation id="1549" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:842  %input_load_51 = load float* %input_addr_51, align 4

]]></Node>
<StgValue><ssdm name="input_load_51"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1550" st_id="260" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:840  %sum_4_3_2 = fadd float %sum_4_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>

<operation id="1551" st_id="260" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:843  %tmp_3_3 = fmul float %weights_load_51, %input_load_51

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1552" st_id="261" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:840  %sum_4_3_2 = fadd float %sum_4_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>

<operation id="1553" st_id="261" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:843  %tmp_3_3 = fmul float %weights_load_51, %input_load_51

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1554" st_id="262" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:840  %sum_4_3_2 = fadd float %sum_4_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>

<operation id="1555" st_id="262" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:843  %tmp_3_3 = fmul float %weights_load_51, %input_load_51

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1556" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:239  %add_ln110_68 = add i8 103, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_68"/></StgValue>
</operation>

<operation id="1557" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:240  %zext_ln110_60 = zext i8 %add_ln110_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_60"/></StgValue>
</operation>

<operation id="1558" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:241  %input_addr_52 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_60

]]></Node>
<StgValue><ssdm name="input_addr_52"/></StgValue>
</operation>

<operation id="1559" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:548  %add_ln110_161 = add i17 3, %add_ln110_103

]]></Node>
<StgValue><ssdm name="add_ln110_161"/></StgValue>
</operation>

<operation id="1560" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:549  %zext_ln110_142 = zext i17 %add_ln110_161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_142"/></StgValue>
</operation>

<operation id="1561" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:550  %weights_addr_52 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_142

]]></Node>
<StgValue><ssdm name="weights_addr_52"/></StgValue>
</operation>

<operation id="1562" st_id="263" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:840  %sum_4_3_2 = fadd float %sum_4_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>

<operation id="1563" st_id="263" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:843  %tmp_3_3 = fmul float %weights_load_51, %input_load_51

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="1564" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:845  %weights_load_52 = load float* %weights_addr_52, align 4

]]></Node>
<StgValue><ssdm name="weights_load_52"/></StgValue>
</operation>

<operation id="1565" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:846  %input_load_52 = load float* %input_addr_52, align 4

]]></Node>
<StgValue><ssdm name="input_load_52"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1566" st_id="264" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:844  %sum_4_3_3 = fadd float %sum_4_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>

<operation id="1567" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:845  %weights_load_52 = load float* %weights_addr_52, align 4

]]></Node>
<StgValue><ssdm name="weights_load_52"/></StgValue>
</operation>

<operation id="1568" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:846  %input_load_52 = load float* %input_addr_52, align 4

]]></Node>
<StgValue><ssdm name="input_load_52"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1569" st_id="265" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:844  %sum_4_3_3 = fadd float %sum_4_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>

<operation id="1570" st_id="265" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:847  %tmp_3_4 = fmul float %weights_load_52, %input_load_52

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1571" st_id="266" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:844  %sum_4_3_3 = fadd float %sum_4_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>

<operation id="1572" st_id="266" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:847  %tmp_3_4 = fmul float %weights_load_52, %input_load_52

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1573" st_id="267" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:844  %sum_4_3_3 = fadd float %sum_4_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>

<operation id="1574" st_id="267" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:847  %tmp_3_4 = fmul float %weights_load_52, %input_load_52

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1575" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
hls_label_4_begin:242  %or_ln110_s = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 -2, i6 %add_ln110_16)

]]></Node>
<StgValue><ssdm name="or_ln110_s"/></StgValue>
</operation>

<operation id="1576" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:243  %zext_ln110_61 = zext i8 %or_ln110_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_61"/></StgValue>
</operation>

<operation id="1577" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:244  %input_addr_53 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_61

]]></Node>
<StgValue><ssdm name="input_addr_53"/></StgValue>
</operation>

<operation id="1578" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:551  %add_ln110_162 = add i17 3, %add_ln110_105

]]></Node>
<StgValue><ssdm name="add_ln110_162"/></StgValue>
</operation>

<operation id="1579" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:552  %zext_ln110_143 = zext i17 %add_ln110_162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_143"/></StgValue>
</operation>

<operation id="1580" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:553  %weights_addr_53 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_143

]]></Node>
<StgValue><ssdm name="weights_addr_53"/></StgValue>
</operation>

<operation id="1581" st_id="268" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:844  %sum_4_3_3 = fadd float %sum_4_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>

<operation id="1582" st_id="268" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:847  %tmp_3_4 = fmul float %weights_load_52, %input_load_52

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="1583" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:849  %weights_load_53 = load float* %weights_addr_53, align 4

]]></Node>
<StgValue><ssdm name="weights_load_53"/></StgValue>
</operation>

<operation id="1584" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:850  %input_load_53 = load float* %input_addr_53, align 4

]]></Node>
<StgValue><ssdm name="input_load_53"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1585" st_id="269" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:848  %sum_4_3_4 = fadd float %sum_4_3_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>

<operation id="1586" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:849  %weights_load_53 = load float* %weights_addr_53, align 4

]]></Node>
<StgValue><ssdm name="weights_load_53"/></StgValue>
</operation>

<operation id="1587" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:850  %input_load_53 = load float* %input_addr_53, align 4

]]></Node>
<StgValue><ssdm name="input_load_53"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1588" st_id="270" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:848  %sum_4_3_4 = fadd float %sum_4_3_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>

<operation id="1589" st_id="270" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:851  %tmp_3_5 = fmul float %weights_load_53, %input_load_53

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1590" st_id="271" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:848  %sum_4_3_4 = fadd float %sum_4_3_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>

<operation id="1591" st_id="271" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:851  %tmp_3_5 = fmul float %weights_load_53, %input_load_53

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1592" st_id="272" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:848  %sum_4_3_4 = fadd float %sum_4_3_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>

<operation id="1593" st_id="272" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:851  %tmp_3_5 = fmul float %weights_load_53, %input_load_53

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1594" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:245  %add_ln110_69 = add i8 -103, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_69"/></StgValue>
</operation>

<operation id="1595" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:246  %zext_ln110_62 = zext i8 %add_ln110_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_62"/></StgValue>
</operation>

<operation id="1596" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:247  %input_addr_54 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_62

]]></Node>
<StgValue><ssdm name="input_addr_54"/></StgValue>
</operation>

<operation id="1597" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:554  %add_ln110_163 = add i17 3, %add_ln110_107

]]></Node>
<StgValue><ssdm name="add_ln110_163"/></StgValue>
</operation>

<operation id="1598" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:555  %zext_ln110_144 = zext i17 %add_ln110_163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_144"/></StgValue>
</operation>

<operation id="1599" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:556  %weights_addr_54 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_144

]]></Node>
<StgValue><ssdm name="weights_addr_54"/></StgValue>
</operation>

<operation id="1600" st_id="273" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:848  %sum_4_3_4 = fadd float %sum_4_3_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>

<operation id="1601" st_id="273" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:851  %tmp_3_5 = fmul float %weights_load_53, %input_load_53

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="1602" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:853  %weights_load_54 = load float* %weights_addr_54, align 4

]]></Node>
<StgValue><ssdm name="weights_load_54"/></StgValue>
</operation>

<operation id="1603" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:854  %input_load_54 = load float* %input_addr_54, align 4

]]></Node>
<StgValue><ssdm name="input_load_54"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1604" st_id="274" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:852  %sum_4_3_5 = fadd float %sum_4_3_4, %tmp_3_5

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>

<operation id="1605" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:853  %weights_load_54 = load float* %weights_addr_54, align 4

]]></Node>
<StgValue><ssdm name="weights_load_54"/></StgValue>
</operation>

<operation id="1606" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:854  %input_load_54 = load float* %input_addr_54, align 4

]]></Node>
<StgValue><ssdm name="input_load_54"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1607" st_id="275" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:852  %sum_4_3_5 = fadd float %sum_4_3_4, %tmp_3_5

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>

<operation id="1608" st_id="275" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:855  %tmp_3_6 = fmul float %weights_load_54, %input_load_54

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1609" st_id="276" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:852  %sum_4_3_5 = fadd float %sum_4_3_4, %tmp_3_5

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>

<operation id="1610" st_id="276" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:855  %tmp_3_6 = fmul float %weights_load_54, %input_load_54

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1611" st_id="277" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:852  %sum_4_3_5 = fadd float %sum_4_3_4, %tmp_3_5

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>

<operation id="1612" st_id="277" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:855  %tmp_3_6 = fmul float %weights_load_54, %input_load_54

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1613" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:248  %add_ln110_70 = add i8 -78, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_70"/></StgValue>
</operation>

<operation id="1614" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:249  %zext_ln110_63 = zext i8 %add_ln110_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_63"/></StgValue>
</operation>

<operation id="1615" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:250  %input_addr_55 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_63

]]></Node>
<StgValue><ssdm name="input_addr_55"/></StgValue>
</operation>

<operation id="1616" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:557  %add_ln110_164 = add i17 3, %add_ln110_109

]]></Node>
<StgValue><ssdm name="add_ln110_164"/></StgValue>
</operation>

<operation id="1617" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:558  %zext_ln110_145 = zext i17 %add_ln110_164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_145"/></StgValue>
</operation>

<operation id="1618" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:559  %weights_addr_55 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_145

]]></Node>
<StgValue><ssdm name="weights_addr_55"/></StgValue>
</operation>

<operation id="1619" st_id="278" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:852  %sum_4_3_5 = fadd float %sum_4_3_4, %tmp_3_5

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>

<operation id="1620" st_id="278" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:855  %tmp_3_6 = fmul float %weights_load_54, %input_load_54

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="1621" st_id="278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:857  %weights_load_55 = load float* %weights_addr_55, align 4

]]></Node>
<StgValue><ssdm name="weights_load_55"/></StgValue>
</operation>

<operation id="1622" st_id="278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:858  %input_load_55 = load float* %input_addr_55, align 4

]]></Node>
<StgValue><ssdm name="input_load_55"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1623" st_id="279" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:856  %sum_4_3_6 = fadd float %sum_4_3_5, %tmp_3_6

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>

<operation id="1624" st_id="279" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:857  %weights_load_55 = load float* %weights_addr_55, align 4

]]></Node>
<StgValue><ssdm name="weights_load_55"/></StgValue>
</operation>

<operation id="1625" st_id="279" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:858  %input_load_55 = load float* %input_addr_55, align 4

]]></Node>
<StgValue><ssdm name="input_load_55"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1626" st_id="280" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:856  %sum_4_3_6 = fadd float %sum_4_3_5, %tmp_3_6

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>

<operation id="1627" st_id="280" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:859  %tmp_3_7 = fmul float %weights_load_55, %input_load_55

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1628" st_id="281" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:856  %sum_4_3_6 = fadd float %sum_4_3_5, %tmp_3_6

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>

<operation id="1629" st_id="281" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:859  %tmp_3_7 = fmul float %weights_load_55, %input_load_55

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1630" st_id="282" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:856  %sum_4_3_6 = fadd float %sum_4_3_5, %tmp_3_6

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>

<operation id="1631" st_id="282" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:859  %tmp_3_7 = fmul float %weights_load_55, %input_load_55

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1632" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4_begin:251  %add_ln110_71 = add i10 3, %add_ln110_24

]]></Node>
<StgValue><ssdm name="add_ln110_71"/></StgValue>
</operation>

<operation id="1633" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="10">
<![CDATA[
hls_label_4_begin:252  %zext_ln110_64 = zext i10 %add_ln110_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_64"/></StgValue>
</operation>

<operation id="1634" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:253  %input_addr_56 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_64

]]></Node>
<StgValue><ssdm name="input_addr_56"/></StgValue>
</operation>

<operation id="1635" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:560  %add_ln110_165 = add i17 3, %add_ln110_110

]]></Node>
<StgValue><ssdm name="add_ln110_165"/></StgValue>
</operation>

<operation id="1636" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:561  %zext_ln110_146 = zext i17 %add_ln110_165 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_146"/></StgValue>
</operation>

<operation id="1637" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:562  %weights_addr_56 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_146

]]></Node>
<StgValue><ssdm name="weights_addr_56"/></StgValue>
</operation>

<operation id="1638" st_id="283" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:856  %sum_4_3_6 = fadd float %sum_4_3_5, %tmp_3_6

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>

<operation id="1639" st_id="283" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:859  %tmp_3_7 = fmul float %weights_load_55, %input_load_55

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="1640" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:861  %weights_load_56 = load float* %weights_addr_56, align 4

]]></Node>
<StgValue><ssdm name="weights_load_56"/></StgValue>
</operation>

<operation id="1641" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:862  %input_load_56 = load float* %input_addr_56, align 4

]]></Node>
<StgValue><ssdm name="input_load_56"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1642" st_id="284" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:860  %sum_4_3_7 = fadd float %sum_4_3_6, %tmp_3_7

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>

<operation id="1643" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:861  %weights_load_56 = load float* %weights_addr_56, align 4

]]></Node>
<StgValue><ssdm name="weights_load_56"/></StgValue>
</operation>

<operation id="1644" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:862  %input_load_56 = load float* %input_addr_56, align 4

]]></Node>
<StgValue><ssdm name="input_load_56"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1645" st_id="285" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:860  %sum_4_3_7 = fadd float %sum_4_3_6, %tmp_3_7

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>

<operation id="1646" st_id="285" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:863  %tmp_3_8 = fmul float %weights_load_56, %input_load_56

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1647" st_id="286" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:860  %sum_4_3_7 = fadd float %sum_4_3_6, %tmp_3_7

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>

<operation id="1648" st_id="286" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:863  %tmp_3_8 = fmul float %weights_load_56, %input_load_56

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1649" st_id="287" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:860  %sum_4_3_7 = fadd float %sum_4_3_6, %tmp_3_7

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>

<operation id="1650" st_id="287" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:863  %tmp_3_8 = fmul float %weights_load_56, %input_load_56

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1651" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:254  %add_ln110_72 = add i9 228, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_72"/></StgValue>
</operation>

<operation id="1652" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:255  %zext_ln110_65 = zext i9 %add_ln110_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_65"/></StgValue>
</operation>

<operation id="1653" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:256  %input_addr_57 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_65

]]></Node>
<StgValue><ssdm name="input_addr_57"/></StgValue>
</operation>

<operation id="1654" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:563  %add_ln110_166 = add i17 3, %add_ln110_112

]]></Node>
<StgValue><ssdm name="add_ln110_166"/></StgValue>
</operation>

<operation id="1655" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:564  %zext_ln110_147 = zext i17 %add_ln110_166 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_147"/></StgValue>
</operation>

<operation id="1656" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:565  %weights_addr_57 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_147

]]></Node>
<StgValue><ssdm name="weights_addr_57"/></StgValue>
</operation>

<operation id="1657" st_id="288" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:860  %sum_4_3_7 = fadd float %sum_4_3_6, %tmp_3_7

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>

<operation id="1658" st_id="288" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:863  %tmp_3_8 = fmul float %weights_load_56, %input_load_56

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="1659" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:865  %weights_load_57 = load float* %weights_addr_57, align 4

]]></Node>
<StgValue><ssdm name="weights_load_57"/></StgValue>
</operation>

<operation id="1660" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:866  %input_load_57 = load float* %input_addr_57, align 4

]]></Node>
<StgValue><ssdm name="input_load_57"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1661" st_id="289" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:864  %sum_4_3_8 = fadd float %sum_4_3_7, %tmp_3_8

]]></Node>
<StgValue><ssdm name="sum_4_3_8"/></StgValue>
</operation>

<operation id="1662" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:865  %weights_load_57 = load float* %weights_addr_57, align 4

]]></Node>
<StgValue><ssdm name="weights_load_57"/></StgValue>
</operation>

<operation id="1663" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:866  %input_load_57 = load float* %input_addr_57, align 4

]]></Node>
<StgValue><ssdm name="input_load_57"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1664" st_id="290" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:864  %sum_4_3_8 = fadd float %sum_4_3_7, %tmp_3_8

]]></Node>
<StgValue><ssdm name="sum_4_3_8"/></StgValue>
</operation>

<operation id="1665" st_id="290" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:867  %tmp_3_9 = fmul float %weights_load_57, %input_load_57

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1666" st_id="291" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:864  %sum_4_3_8 = fadd float %sum_4_3_7, %tmp_3_8

]]></Node>
<StgValue><ssdm name="sum_4_3_8"/></StgValue>
</operation>

<operation id="1667" st_id="291" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:867  %tmp_3_9 = fmul float %weights_load_57, %input_load_57

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1668" st_id="292" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:864  %sum_4_3_8 = fadd float %sum_4_3_7, %tmp_3_8

]]></Node>
<StgValue><ssdm name="sum_4_3_8"/></StgValue>
</operation>

<operation id="1669" st_id="292" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:867  %tmp_3_9 = fmul float %weights_load_57, %input_load_57

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1670" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:257  %add_ln110_73 = add i9 253, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_73"/></StgValue>
</operation>

<operation id="1671" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:258  %zext_ln110_66 = zext i9 %add_ln110_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_66"/></StgValue>
</operation>

<operation id="1672" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:259  %input_addr_58 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_66

]]></Node>
<StgValue><ssdm name="input_addr_58"/></StgValue>
</operation>

<operation id="1673" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:566  %add_ln110_167 = add i17 3, %add_ln110_114

]]></Node>
<StgValue><ssdm name="add_ln110_167"/></StgValue>
</operation>

<operation id="1674" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:567  %zext_ln110_148 = zext i17 %add_ln110_167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_148"/></StgValue>
</operation>

<operation id="1675" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:568  %weights_addr_58 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_148

]]></Node>
<StgValue><ssdm name="weights_addr_58"/></StgValue>
</operation>

<operation id="1676" st_id="293" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:864  %sum_4_3_8 = fadd float %sum_4_3_7, %tmp_3_8

]]></Node>
<StgValue><ssdm name="sum_4_3_8"/></StgValue>
</operation>

<operation id="1677" st_id="293" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:867  %tmp_3_9 = fmul float %weights_load_57, %input_load_57

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="1678" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:869  %weights_load_58 = load float* %weights_addr_58, align 4

]]></Node>
<StgValue><ssdm name="weights_load_58"/></StgValue>
</operation>

<operation id="1679" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:870  %input_load_58 = load float* %input_addr_58, align 4

]]></Node>
<StgValue><ssdm name="input_load_58"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1680" st_id="294" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:868  %sum_4_3_9 = fadd float %sum_4_3_8, %tmp_3_9

]]></Node>
<StgValue><ssdm name="sum_4_3_9"/></StgValue>
</operation>

<operation id="1681" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:869  %weights_load_58 = load float* %weights_addr_58, align 4

]]></Node>
<StgValue><ssdm name="weights_load_58"/></StgValue>
</operation>

<operation id="1682" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:870  %input_load_58 = load float* %input_addr_58, align 4

]]></Node>
<StgValue><ssdm name="input_load_58"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1683" st_id="295" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:868  %sum_4_3_9 = fadd float %sum_4_3_8, %tmp_3_9

]]></Node>
<StgValue><ssdm name="sum_4_3_9"/></StgValue>
</operation>

<operation id="1684" st_id="295" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:871  %tmp_3_s = fmul float %weights_load_58, %input_load_58

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1685" st_id="296" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:868  %sum_4_3_9 = fadd float %sum_4_3_8, %tmp_3_9

]]></Node>
<StgValue><ssdm name="sum_4_3_9"/></StgValue>
</operation>

<operation id="1686" st_id="296" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:871  %tmp_3_s = fmul float %weights_load_58, %input_load_58

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1687" st_id="297" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:868  %sum_4_3_9 = fadd float %sum_4_3_8, %tmp_3_9

]]></Node>
<StgValue><ssdm name="sum_4_3_9"/></StgValue>
</operation>

<operation id="1688" st_id="297" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:871  %tmp_3_s = fmul float %weights_load_58, %input_load_58

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1689" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:260  %add_ln110_74 = add i9 -234, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_74"/></StgValue>
</operation>

<operation id="1690" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:261  %zext_ln110_67 = zext i9 %add_ln110_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_67"/></StgValue>
</operation>

<operation id="1691" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:262  %input_addr_59 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_67

]]></Node>
<StgValue><ssdm name="input_addr_59"/></StgValue>
</operation>

<operation id="1692" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:569  %add_ln110_168 = add i17 3, %add_ln110_116

]]></Node>
<StgValue><ssdm name="add_ln110_168"/></StgValue>
</operation>

<operation id="1693" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:570  %zext_ln110_149 = zext i17 %add_ln110_168 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_149"/></StgValue>
</operation>

<operation id="1694" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:571  %weights_addr_59 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_149

]]></Node>
<StgValue><ssdm name="weights_addr_59"/></StgValue>
</operation>

<operation id="1695" st_id="298" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:868  %sum_4_3_9 = fadd float %sum_4_3_8, %tmp_3_9

]]></Node>
<StgValue><ssdm name="sum_4_3_9"/></StgValue>
</operation>

<operation id="1696" st_id="298" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:871  %tmp_3_s = fmul float %weights_load_58, %input_load_58

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="1697" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:873  %weights_load_59 = load float* %weights_addr_59, align 4

]]></Node>
<StgValue><ssdm name="weights_load_59"/></StgValue>
</operation>

<operation id="1698" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:874  %input_load_59 = load float* %input_addr_59, align 4

]]></Node>
<StgValue><ssdm name="input_load_59"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1699" st_id="299" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:872  %sum_4_3_s = fadd float %sum_4_3_9, %tmp_3_s

]]></Node>
<StgValue><ssdm name="sum_4_3_s"/></StgValue>
</operation>

<operation id="1700" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:873  %weights_load_59 = load float* %weights_addr_59, align 4

]]></Node>
<StgValue><ssdm name="weights_load_59"/></StgValue>
</operation>

<operation id="1701" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:874  %input_load_59 = load float* %input_addr_59, align 4

]]></Node>
<StgValue><ssdm name="input_load_59"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1702" st_id="300" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:872  %sum_4_3_s = fadd float %sum_4_3_9, %tmp_3_s

]]></Node>
<StgValue><ssdm name="sum_4_3_s"/></StgValue>
</operation>

<operation id="1703" st_id="300" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:875  %tmp_3_10 = fmul float %weights_load_59, %input_load_59

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1704" st_id="301" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:872  %sum_4_3_s = fadd float %sum_4_3_9, %tmp_3_s

]]></Node>
<StgValue><ssdm name="sum_4_3_s"/></StgValue>
</operation>

<operation id="1705" st_id="301" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:875  %tmp_3_10 = fmul float %weights_load_59, %input_load_59

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1706" st_id="302" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:872  %sum_4_3_s = fadd float %sum_4_3_9, %tmp_3_s

]]></Node>
<StgValue><ssdm name="sum_4_3_s"/></StgValue>
</operation>

<operation id="1707" st_id="302" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:875  %tmp_3_10 = fmul float %weights_load_59, %input_load_59

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1708" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:263  %add_ln110_75 = add i9 -209, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_75"/></StgValue>
</operation>

<operation id="1709" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:264  %zext_ln110_68 = zext i9 %add_ln110_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_68"/></StgValue>
</operation>

<operation id="1710" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:265  %input_addr_60 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_68

]]></Node>
<StgValue><ssdm name="input_addr_60"/></StgValue>
</operation>

<operation id="1711" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:572  %add_ln110_169 = add i17 3, %add_ln110_118

]]></Node>
<StgValue><ssdm name="add_ln110_169"/></StgValue>
</operation>

<operation id="1712" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:573  %zext_ln110_150 = zext i17 %add_ln110_169 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_150"/></StgValue>
</operation>

<operation id="1713" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:574  %weights_addr_60 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_150

]]></Node>
<StgValue><ssdm name="weights_addr_60"/></StgValue>
</operation>

<operation id="1714" st_id="303" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:872  %sum_4_3_s = fadd float %sum_4_3_9, %tmp_3_s

]]></Node>
<StgValue><ssdm name="sum_4_3_s"/></StgValue>
</operation>

<operation id="1715" st_id="303" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:875  %tmp_3_10 = fmul float %weights_load_59, %input_load_59

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="1716" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:877  %weights_load_60 = load float* %weights_addr_60, align 4

]]></Node>
<StgValue><ssdm name="weights_load_60"/></StgValue>
</operation>

<operation id="1717" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:878  %input_load_60 = load float* %input_addr_60, align 4

]]></Node>
<StgValue><ssdm name="input_load_60"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1718" st_id="304" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:876  %sum_4_3_10 = fadd float %sum_4_3_s, %tmp_3_10

]]></Node>
<StgValue><ssdm name="sum_4_3_10"/></StgValue>
</operation>

<operation id="1719" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:877  %weights_load_60 = load float* %weights_addr_60, align 4

]]></Node>
<StgValue><ssdm name="weights_load_60"/></StgValue>
</operation>

<operation id="1720" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:878  %input_load_60 = load float* %input_addr_60, align 4

]]></Node>
<StgValue><ssdm name="input_load_60"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1721" st_id="305" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:876  %sum_4_3_10 = fadd float %sum_4_3_s, %tmp_3_10

]]></Node>
<StgValue><ssdm name="sum_4_3_10"/></StgValue>
</operation>

<operation id="1722" st_id="305" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:879  %tmp_3_11 = fmul float %weights_load_60, %input_load_60

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1723" st_id="306" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:876  %sum_4_3_10 = fadd float %sum_4_3_s, %tmp_3_10

]]></Node>
<StgValue><ssdm name="sum_4_3_10"/></StgValue>
</operation>

<operation id="1724" st_id="306" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:879  %tmp_3_11 = fmul float %weights_load_60, %input_load_60

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1725" st_id="307" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:876  %sum_4_3_10 = fadd float %sum_4_3_s, %tmp_3_10

]]></Node>
<StgValue><ssdm name="sum_4_3_10"/></StgValue>
</operation>

<operation id="1726" st_id="307" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:879  %tmp_3_11 = fmul float %weights_load_60, %input_load_60

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1727" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:266  %add_ln110_76 = add i9 -184, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_76"/></StgValue>
</operation>

<operation id="1728" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:267  %zext_ln110_69 = zext i9 %add_ln110_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_69"/></StgValue>
</operation>

<operation id="1729" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:268  %input_addr_61 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_69

]]></Node>
<StgValue><ssdm name="input_addr_61"/></StgValue>
</operation>

<operation id="1730" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:575  %add_ln110_170 = add i17 3, %add_ln110_120

]]></Node>
<StgValue><ssdm name="add_ln110_170"/></StgValue>
</operation>

<operation id="1731" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:576  %zext_ln110_151 = zext i17 %add_ln110_170 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_151"/></StgValue>
</operation>

<operation id="1732" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:577  %weights_addr_61 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_151

]]></Node>
<StgValue><ssdm name="weights_addr_61"/></StgValue>
</operation>

<operation id="1733" st_id="308" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:876  %sum_4_3_10 = fadd float %sum_4_3_s, %tmp_3_10

]]></Node>
<StgValue><ssdm name="sum_4_3_10"/></StgValue>
</operation>

<operation id="1734" st_id="308" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:879  %tmp_3_11 = fmul float %weights_load_60, %input_load_60

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="1735" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:881  %weights_load_61 = load float* %weights_addr_61, align 4

]]></Node>
<StgValue><ssdm name="weights_load_61"/></StgValue>
</operation>

<operation id="1736" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:882  %input_load_61 = load float* %input_addr_61, align 4

]]></Node>
<StgValue><ssdm name="input_load_61"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1737" st_id="309" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:880  %sum_4_3_11 = fadd float %sum_4_3_10, %tmp_3_11

]]></Node>
<StgValue><ssdm name="sum_4_3_11"/></StgValue>
</operation>

<operation id="1738" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:881  %weights_load_61 = load float* %weights_addr_61, align 4

]]></Node>
<StgValue><ssdm name="weights_load_61"/></StgValue>
</operation>

<operation id="1739" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:882  %input_load_61 = load float* %input_addr_61, align 4

]]></Node>
<StgValue><ssdm name="input_load_61"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1740" st_id="310" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:880  %sum_4_3_11 = fadd float %sum_4_3_10, %tmp_3_11

]]></Node>
<StgValue><ssdm name="sum_4_3_11"/></StgValue>
</operation>

<operation id="1741" st_id="310" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:883  %tmp_3_12 = fmul float %weights_load_61, %input_load_61

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1742" st_id="311" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:880  %sum_4_3_11 = fadd float %sum_4_3_10, %tmp_3_11

]]></Node>
<StgValue><ssdm name="sum_4_3_11"/></StgValue>
</operation>

<operation id="1743" st_id="311" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:883  %tmp_3_12 = fmul float %weights_load_61, %input_load_61

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1744" st_id="312" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:880  %sum_4_3_11 = fadd float %sum_4_3_10, %tmp_3_11

]]></Node>
<StgValue><ssdm name="sum_4_3_11"/></StgValue>
</operation>

<operation id="1745" st_id="312" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:883  %tmp_3_12 = fmul float %weights_load_61, %input_load_61

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1746" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:269  %add_ln110_77 = add i9 -159, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_77"/></StgValue>
</operation>

<operation id="1747" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:270  %zext_ln110_70 = zext i9 %add_ln110_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_70"/></StgValue>
</operation>

<operation id="1748" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:271  %input_addr_62 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_70

]]></Node>
<StgValue><ssdm name="input_addr_62"/></StgValue>
</operation>

<operation id="1749" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:578  %add_ln110_171 = add i17 3, %add_ln110_122

]]></Node>
<StgValue><ssdm name="add_ln110_171"/></StgValue>
</operation>

<operation id="1750" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:579  %zext_ln110_152 = zext i17 %add_ln110_171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_152"/></StgValue>
</operation>

<operation id="1751" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:580  %weights_addr_62 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_152

]]></Node>
<StgValue><ssdm name="weights_addr_62"/></StgValue>
</operation>

<operation id="1752" st_id="313" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:880  %sum_4_3_11 = fadd float %sum_4_3_10, %tmp_3_11

]]></Node>
<StgValue><ssdm name="sum_4_3_11"/></StgValue>
</operation>

<operation id="1753" st_id="313" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:883  %tmp_3_12 = fmul float %weights_load_61, %input_load_61

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="1754" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:885  %weights_load_62 = load float* %weights_addr_62, align 4

]]></Node>
<StgValue><ssdm name="weights_load_62"/></StgValue>
</operation>

<operation id="1755" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:886  %input_load_62 = load float* %input_addr_62, align 4

]]></Node>
<StgValue><ssdm name="input_load_62"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1756" st_id="314" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:884  %sum_4_3_12 = fadd float %sum_4_3_11, %tmp_3_12

]]></Node>
<StgValue><ssdm name="sum_4_3_12"/></StgValue>
</operation>

<operation id="1757" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:885  %weights_load_62 = load float* %weights_addr_62, align 4

]]></Node>
<StgValue><ssdm name="weights_load_62"/></StgValue>
</operation>

<operation id="1758" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:886  %input_load_62 = load float* %input_addr_62, align 4

]]></Node>
<StgValue><ssdm name="input_load_62"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1759" st_id="315" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:884  %sum_4_3_12 = fadd float %sum_4_3_11, %tmp_3_12

]]></Node>
<StgValue><ssdm name="sum_4_3_12"/></StgValue>
</operation>

<operation id="1760" st_id="315" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:887  %tmp_3_13 = fmul float %weights_load_62, %input_load_62

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1761" st_id="316" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:884  %sum_4_3_12 = fadd float %sum_4_3_11, %tmp_3_12

]]></Node>
<StgValue><ssdm name="sum_4_3_12"/></StgValue>
</operation>

<operation id="1762" st_id="316" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:887  %tmp_3_13 = fmul float %weights_load_62, %input_load_62

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1763" st_id="317" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:884  %sum_4_3_12 = fadd float %sum_4_3_11, %tmp_3_12

]]></Node>
<StgValue><ssdm name="sum_4_3_12"/></StgValue>
</operation>

<operation id="1764" st_id="317" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:887  %tmp_3_13 = fmul float %weights_load_62, %input_load_62

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1765" st_id="318" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:272  %add_ln110_78 = add i9 -134, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_78"/></StgValue>
</operation>

<operation id="1766" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:273  %zext_ln110_71 = zext i9 %add_ln110_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_71"/></StgValue>
</operation>

<operation id="1767" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:274  %input_addr_63 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_71

]]></Node>
<StgValue><ssdm name="input_addr_63"/></StgValue>
</operation>

<operation id="1768" st_id="318" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:581  %add_ln110_172 = add i17 3, %add_ln110_124

]]></Node>
<StgValue><ssdm name="add_ln110_172"/></StgValue>
</operation>

<operation id="1769" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:582  %zext_ln110_153 = zext i17 %add_ln110_172 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_153"/></StgValue>
</operation>

<operation id="1770" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:583  %weights_addr_63 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_153

]]></Node>
<StgValue><ssdm name="weights_addr_63"/></StgValue>
</operation>

<operation id="1771" st_id="318" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:884  %sum_4_3_12 = fadd float %sum_4_3_11, %tmp_3_12

]]></Node>
<StgValue><ssdm name="sum_4_3_12"/></StgValue>
</operation>

<operation id="1772" st_id="318" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:887  %tmp_3_13 = fmul float %weights_load_62, %input_load_62

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="1773" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:889  %weights_load_63 = load float* %weights_addr_63, align 4

]]></Node>
<StgValue><ssdm name="weights_load_63"/></StgValue>
</operation>

<operation id="1774" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:890  %input_load_63 = load float* %input_addr_63, align 4

]]></Node>
<StgValue><ssdm name="input_load_63"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1775" st_id="319" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:888  %sum_4_3_13 = fadd float %sum_4_3_12, %tmp_3_13

]]></Node>
<StgValue><ssdm name="sum_4_3_13"/></StgValue>
</operation>

<operation id="1776" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:889  %weights_load_63 = load float* %weights_addr_63, align 4

]]></Node>
<StgValue><ssdm name="weights_load_63"/></StgValue>
</operation>

<operation id="1777" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:890  %input_load_63 = load float* %input_addr_63, align 4

]]></Node>
<StgValue><ssdm name="input_load_63"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1778" st_id="320" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:888  %sum_4_3_13 = fadd float %sum_4_3_12, %tmp_3_13

]]></Node>
<StgValue><ssdm name="sum_4_3_13"/></StgValue>
</operation>

<operation id="1779" st_id="320" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:891  %tmp_3_14 = fmul float %weights_load_63, %input_load_63

]]></Node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1780" st_id="321" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:888  %sum_4_3_13 = fadd float %sum_4_3_12, %tmp_3_13

]]></Node>
<StgValue><ssdm name="sum_4_3_13"/></StgValue>
</operation>

<operation id="1781" st_id="321" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:891  %tmp_3_14 = fmul float %weights_load_63, %input_load_63

]]></Node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1782" st_id="322" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:888  %sum_4_3_13 = fadd float %sum_4_3_12, %tmp_3_13

]]></Node>
<StgValue><ssdm name="sum_4_3_13"/></StgValue>
</operation>

<operation id="1783" st_id="322" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:891  %tmp_3_14 = fmul float %weights_load_63, %input_load_63

]]></Node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1784" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:275  %add_ln110_79 = add i6 4, %add_ln110_16

]]></Node>
<StgValue><ssdm name="add_ln110_79"/></StgValue>
</operation>

<operation id="1785" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:276  %zext_ln110_72 = zext i6 %add_ln110_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_72"/></StgValue>
</operation>

<operation id="1786" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:277  %input_addr_64 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_72

]]></Node>
<StgValue><ssdm name="input_addr_64"/></StgValue>
</operation>

<operation id="1787" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:584  %add_ln110_173 = add i17 4, %add_ln110_95

]]></Node>
<StgValue><ssdm name="add_ln110_173"/></StgValue>
</operation>

<operation id="1788" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:585  %zext_ln110_154 = zext i17 %add_ln110_173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_154"/></StgValue>
</operation>

<operation id="1789" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:586  %weights_addr_64 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_154

]]></Node>
<StgValue><ssdm name="weights_addr_64"/></StgValue>
</operation>

<operation id="1790" st_id="323" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:888  %sum_4_3_13 = fadd float %sum_4_3_12, %tmp_3_13

]]></Node>
<StgValue><ssdm name="sum_4_3_13"/></StgValue>
</operation>

<operation id="1791" st_id="323" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:891  %tmp_3_14 = fmul float %weights_load_63, %input_load_63

]]></Node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>

<operation id="1792" st_id="323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:893  %weights_load_64 = load float* %weights_addr_64, align 4

]]></Node>
<StgValue><ssdm name="weights_load_64"/></StgValue>
</operation>

<operation id="1793" st_id="323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:894  %input_load_64 = load float* %input_addr_64, align 4

]]></Node>
<StgValue><ssdm name="input_load_64"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1794" st_id="324" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:892  %sum_4_3_14 = fadd float %sum_4_3_13, %tmp_3_14

]]></Node>
<StgValue><ssdm name="sum_4_3_14"/></StgValue>
</operation>

<operation id="1795" st_id="324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:893  %weights_load_64 = load float* %weights_addr_64, align 4

]]></Node>
<StgValue><ssdm name="weights_load_64"/></StgValue>
</operation>

<operation id="1796" st_id="324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:894  %input_load_64 = load float* %input_addr_64, align 4

]]></Node>
<StgValue><ssdm name="input_load_64"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1797" st_id="325" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:892  %sum_4_3_14 = fadd float %sum_4_3_13, %tmp_3_14

]]></Node>
<StgValue><ssdm name="sum_4_3_14"/></StgValue>
</operation>

<operation id="1798" st_id="325" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:895  %tmp_4 = fmul float %weights_load_64, %input_load_64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1799" st_id="326" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:892  %sum_4_3_14 = fadd float %sum_4_3_13, %tmp_3_14

]]></Node>
<StgValue><ssdm name="sum_4_3_14"/></StgValue>
</operation>

<operation id="1800" st_id="326" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:895  %tmp_4 = fmul float %weights_load_64, %input_load_64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1801" st_id="327" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:892  %sum_4_3_14 = fadd float %sum_4_3_13, %tmp_3_14

]]></Node>
<StgValue><ssdm name="sum_4_3_14"/></StgValue>
</operation>

<operation id="1802" st_id="327" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:895  %tmp_4 = fmul float %weights_load_64, %input_load_64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1803" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:278  %add_ln110_80 = add i7 29, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_80"/></StgValue>
</operation>

<operation id="1804" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:279  %zext_ln110_73 = zext i7 %add_ln110_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_73"/></StgValue>
</operation>

<operation id="1805" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:280  %input_addr_65 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_73

]]></Node>
<StgValue><ssdm name="input_addr_65"/></StgValue>
</operation>

<operation id="1806" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:587  %add_ln110_174 = add i17 4, %add_ln110_97

]]></Node>
<StgValue><ssdm name="add_ln110_174"/></StgValue>
</operation>

<operation id="1807" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:588  %zext_ln110_155 = zext i17 %add_ln110_174 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_155"/></StgValue>
</operation>

<operation id="1808" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:589  %weights_addr_65 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_155

]]></Node>
<StgValue><ssdm name="weights_addr_65"/></StgValue>
</operation>

<operation id="1809" st_id="328" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:892  %sum_4_3_14 = fadd float %sum_4_3_13, %tmp_3_14

]]></Node>
<StgValue><ssdm name="sum_4_3_14"/></StgValue>
</operation>

<operation id="1810" st_id="328" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:895  %tmp_4 = fmul float %weights_load_64, %input_load_64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1811" st_id="328" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:897  %weights_load_65 = load float* %weights_addr_65, align 4

]]></Node>
<StgValue><ssdm name="weights_load_65"/></StgValue>
</operation>

<operation id="1812" st_id="328" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:898  %input_load_65 = load float* %input_addr_65, align 4

]]></Node>
<StgValue><ssdm name="input_load_65"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1813" st_id="329" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:896  %sum_4_4 = fadd float %sum_4_3_14, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>

<operation id="1814" st_id="329" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:897  %weights_load_65 = load float* %weights_addr_65, align 4

]]></Node>
<StgValue><ssdm name="weights_load_65"/></StgValue>
</operation>

<operation id="1815" st_id="329" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:898  %input_load_65 = load float* %input_addr_65, align 4

]]></Node>
<StgValue><ssdm name="input_load_65"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1816" st_id="330" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:896  %sum_4_4 = fadd float %sum_4_3_14, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>

<operation id="1817" st_id="330" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:899  %tmp_4_1 = fmul float %weights_load_65, %input_load_65

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1818" st_id="331" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:896  %sum_4_4 = fadd float %sum_4_3_14, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>

<operation id="1819" st_id="331" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:899  %tmp_4_1 = fmul float %weights_load_65, %input_load_65

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1820" st_id="332" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:896  %sum_4_4 = fadd float %sum_4_3_14, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>

<operation id="1821" st_id="332" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:899  %tmp_4_1 = fmul float %weights_load_65, %input_load_65

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1822" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:281  %add_ln110_81 = add i7 54, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_81"/></StgValue>
</operation>

<operation id="1823" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:282  %zext_ln110_74 = zext i7 %add_ln110_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_74"/></StgValue>
</operation>

<operation id="1824" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:283  %input_addr_66 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_74

]]></Node>
<StgValue><ssdm name="input_addr_66"/></StgValue>
</operation>

<operation id="1825" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:590  %add_ln110_175 = add i17 4, %add_ln110_99

]]></Node>
<StgValue><ssdm name="add_ln110_175"/></StgValue>
</operation>

<operation id="1826" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:591  %zext_ln110_156 = zext i17 %add_ln110_175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_156"/></StgValue>
</operation>

<operation id="1827" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:592  %weights_addr_66 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_156

]]></Node>
<StgValue><ssdm name="weights_addr_66"/></StgValue>
</operation>

<operation id="1828" st_id="333" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:896  %sum_4_4 = fadd float %sum_4_3_14, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>

<operation id="1829" st_id="333" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:899  %tmp_4_1 = fmul float %weights_load_65, %input_load_65

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="1830" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:901  %weights_load_66 = load float* %weights_addr_66, align 4

]]></Node>
<StgValue><ssdm name="weights_load_66"/></StgValue>
</operation>

<operation id="1831" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:902  %input_load_66 = load float* %input_addr_66, align 4

]]></Node>
<StgValue><ssdm name="input_load_66"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1832" st_id="334" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:900  %sum_4_4_1 = fadd float %sum_4_4, %tmp_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>

<operation id="1833" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:901  %weights_load_66 = load float* %weights_addr_66, align 4

]]></Node>
<StgValue><ssdm name="weights_load_66"/></StgValue>
</operation>

<operation id="1834" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:902  %input_load_66 = load float* %input_addr_66, align 4

]]></Node>
<StgValue><ssdm name="input_load_66"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1835" st_id="335" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:900  %sum_4_4_1 = fadd float %sum_4_4, %tmp_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>

<operation id="1836" st_id="335" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:903  %tmp_4_2 = fmul float %weights_load_66, %input_load_66

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1837" st_id="336" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:900  %sum_4_4_1 = fadd float %sum_4_4, %tmp_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>

<operation id="1838" st_id="336" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:903  %tmp_4_2 = fmul float %weights_load_66, %input_load_66

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1839" st_id="337" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:900  %sum_4_4_1 = fadd float %sum_4_4, %tmp_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>

<operation id="1840" st_id="337" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:903  %tmp_4_2 = fmul float %weights_load_66, %input_load_66

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1841" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:284  %add_ln110_82 = add i7 -49, %zext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_82"/></StgValue>
</operation>

<operation id="1842" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_begin:285  %zext_ln110_75 = zext i7 %add_ln110_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_75"/></StgValue>
</operation>

<operation id="1843" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:286  %input_addr_67 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_75

]]></Node>
<StgValue><ssdm name="input_addr_67"/></StgValue>
</operation>

<operation id="1844" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:593  %add_ln110_176 = add i17 4, %add_ln110_101

]]></Node>
<StgValue><ssdm name="add_ln110_176"/></StgValue>
</operation>

<operation id="1845" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:594  %zext_ln110_157 = zext i17 %add_ln110_176 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_157"/></StgValue>
</operation>

<operation id="1846" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:595  %weights_addr_67 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_157

]]></Node>
<StgValue><ssdm name="weights_addr_67"/></StgValue>
</operation>

<operation id="1847" st_id="338" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:900  %sum_4_4_1 = fadd float %sum_4_4, %tmp_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>

<operation id="1848" st_id="338" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:903  %tmp_4_2 = fmul float %weights_load_66, %input_load_66

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="1849" st_id="338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:905  %weights_load_67 = load float* %weights_addr_67, align 4

]]></Node>
<StgValue><ssdm name="weights_load_67"/></StgValue>
</operation>

<operation id="1850" st_id="338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:906  %input_load_67 = load float* %input_addr_67, align 4

]]></Node>
<StgValue><ssdm name="input_load_67"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1851" st_id="339" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:904  %sum_4_4_2 = fadd float %sum_4_4_1, %tmp_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>

<operation id="1852" st_id="339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:905  %weights_load_67 = load float* %weights_addr_67, align 4

]]></Node>
<StgValue><ssdm name="weights_load_67"/></StgValue>
</operation>

<operation id="1853" st_id="339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:906  %input_load_67 = load float* %input_addr_67, align 4

]]></Node>
<StgValue><ssdm name="input_load_67"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1854" st_id="340" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:904  %sum_4_4_2 = fadd float %sum_4_4_1, %tmp_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>

<operation id="1855" st_id="340" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:907  %tmp_4_3 = fmul float %weights_load_67, %input_load_67

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1856" st_id="341" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:904  %sum_4_4_2 = fadd float %sum_4_4_1, %tmp_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>

<operation id="1857" st_id="341" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:907  %tmp_4_3 = fmul float %weights_load_67, %input_load_67

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1858" st_id="342" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:904  %sum_4_4_2 = fadd float %sum_4_4_1, %tmp_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>

<operation id="1859" st_id="342" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:907  %tmp_4_3 = fmul float %weights_load_67, %input_load_67

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1860" st_id="343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:287  %add_ln110_83 = add i8 104, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_83"/></StgValue>
</operation>

<operation id="1861" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:288  %zext_ln110_76 = zext i8 %add_ln110_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_76"/></StgValue>
</operation>

<operation id="1862" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:289  %input_addr_68 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_76

]]></Node>
<StgValue><ssdm name="input_addr_68"/></StgValue>
</operation>

<operation id="1863" st_id="343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:596  %add_ln110_177 = add i17 4, %add_ln110_103

]]></Node>
<StgValue><ssdm name="add_ln110_177"/></StgValue>
</operation>

<operation id="1864" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:597  %zext_ln110_158 = zext i17 %add_ln110_177 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_158"/></StgValue>
</operation>

<operation id="1865" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:598  %weights_addr_68 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_158

]]></Node>
<StgValue><ssdm name="weights_addr_68"/></StgValue>
</operation>

<operation id="1866" st_id="343" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:904  %sum_4_4_2 = fadd float %sum_4_4_1, %tmp_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>

<operation id="1867" st_id="343" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:907  %tmp_4_3 = fmul float %weights_load_67, %input_load_67

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="1868" st_id="343" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:909  %weights_load_68 = load float* %weights_addr_68, align 4

]]></Node>
<StgValue><ssdm name="weights_load_68"/></StgValue>
</operation>

<operation id="1869" st_id="343" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:910  %input_load_68 = load float* %input_addr_68, align 4

]]></Node>
<StgValue><ssdm name="input_load_68"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1870" st_id="344" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:908  %sum_4_4_3 = fadd float %sum_4_4_2, %tmp_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>

<operation id="1871" st_id="344" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:909  %weights_load_68 = load float* %weights_addr_68, align 4

]]></Node>
<StgValue><ssdm name="weights_load_68"/></StgValue>
</operation>

<operation id="1872" st_id="344" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:910  %input_load_68 = load float* %input_addr_68, align 4

]]></Node>
<StgValue><ssdm name="input_load_68"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1873" st_id="345" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:908  %sum_4_4_3 = fadd float %sum_4_4_2, %tmp_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>

<operation id="1874" st_id="345" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:911  %tmp_4_4 = fmul float %weights_load_68, %input_load_68

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1875" st_id="346" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:908  %sum_4_4_3 = fadd float %sum_4_4_2, %tmp_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>

<operation id="1876" st_id="346" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:911  %tmp_4_4 = fmul float %weights_load_68, %input_load_68

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1877" st_id="347" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:908  %sum_4_4_3 = fadd float %sum_4_4_2, %tmp_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>

<operation id="1878" st_id="347" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:911  %tmp_4_4 = fmul float %weights_load_68, %input_load_68

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1879" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:290  %add_ln110_84 = add i8 -127, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_84"/></StgValue>
</operation>

<operation id="1880" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:291  %zext_ln110_77 = zext i8 %add_ln110_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_77"/></StgValue>
</operation>

<operation id="1881" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:292  %input_addr_69 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_77

]]></Node>
<StgValue><ssdm name="input_addr_69"/></StgValue>
</operation>

<operation id="1882" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:599  %add_ln110_178 = add i17 4, %add_ln110_105

]]></Node>
<StgValue><ssdm name="add_ln110_178"/></StgValue>
</operation>

<operation id="1883" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:600  %zext_ln110_159 = zext i17 %add_ln110_178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_159"/></StgValue>
</operation>

<operation id="1884" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:601  %weights_addr_69 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_159

]]></Node>
<StgValue><ssdm name="weights_addr_69"/></StgValue>
</operation>

<operation id="1885" st_id="348" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:908  %sum_4_4_3 = fadd float %sum_4_4_2, %tmp_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>

<operation id="1886" st_id="348" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:911  %tmp_4_4 = fmul float %weights_load_68, %input_load_68

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="1887" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:913  %weights_load_69 = load float* %weights_addr_69, align 4

]]></Node>
<StgValue><ssdm name="weights_load_69"/></StgValue>
</operation>

<operation id="1888" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:914  %input_load_69 = load float* %input_addr_69, align 4

]]></Node>
<StgValue><ssdm name="input_load_69"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1889" st_id="349" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:912  %sum_4_4_4 = fadd float %sum_4_4_3, %tmp_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>

<operation id="1890" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:913  %weights_load_69 = load float* %weights_addr_69, align 4

]]></Node>
<StgValue><ssdm name="weights_load_69"/></StgValue>
</operation>

<operation id="1891" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:914  %input_load_69 = load float* %input_addr_69, align 4

]]></Node>
<StgValue><ssdm name="input_load_69"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1892" st_id="350" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:912  %sum_4_4_4 = fadd float %sum_4_4_3, %tmp_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>

<operation id="1893" st_id="350" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:915  %tmp_4_5 = fmul float %weights_load_69, %input_load_69

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1894" st_id="351" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:912  %sum_4_4_4 = fadd float %sum_4_4_3, %tmp_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>

<operation id="1895" st_id="351" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:915  %tmp_4_5 = fmul float %weights_load_69, %input_load_69

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1896" st_id="352" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:912  %sum_4_4_4 = fadd float %sum_4_4_3, %tmp_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>

<operation id="1897" st_id="352" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:915  %tmp_4_5 = fmul float %weights_load_69, %input_load_69

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1898" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:293  %add_ln110_85 = add i8 -102, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_85"/></StgValue>
</operation>

<operation id="1899" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:294  %zext_ln110_78 = zext i8 %add_ln110_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_78"/></StgValue>
</operation>

<operation id="1900" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:295  %input_addr_70 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_78

]]></Node>
<StgValue><ssdm name="input_addr_70"/></StgValue>
</operation>

<operation id="1901" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:602  %add_ln110_179 = add i17 4, %add_ln110_107

]]></Node>
<StgValue><ssdm name="add_ln110_179"/></StgValue>
</operation>

<operation id="1902" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:603  %zext_ln110_160 = zext i17 %add_ln110_179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_160"/></StgValue>
</operation>

<operation id="1903" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:604  %weights_addr_70 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_160

]]></Node>
<StgValue><ssdm name="weights_addr_70"/></StgValue>
</operation>

<operation id="1904" st_id="353" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:912  %sum_4_4_4 = fadd float %sum_4_4_3, %tmp_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>

<operation id="1905" st_id="353" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:915  %tmp_4_5 = fmul float %weights_load_69, %input_load_69

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="1906" st_id="353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:917  %weights_load_70 = load float* %weights_addr_70, align 4

]]></Node>
<StgValue><ssdm name="weights_load_70"/></StgValue>
</operation>

<operation id="1907" st_id="353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:918  %input_load_70 = load float* %input_addr_70, align 4

]]></Node>
<StgValue><ssdm name="input_load_70"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1908" st_id="354" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:916  %sum_4_4_5 = fadd float %sum_4_4_4, %tmp_4_5

]]></Node>
<StgValue><ssdm name="sum_4_4_5"/></StgValue>
</operation>

<operation id="1909" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:917  %weights_load_70 = load float* %weights_addr_70, align 4

]]></Node>
<StgValue><ssdm name="weights_load_70"/></StgValue>
</operation>

<operation id="1910" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:918  %input_load_70 = load float* %input_addr_70, align 4

]]></Node>
<StgValue><ssdm name="input_load_70"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1911" st_id="355" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:916  %sum_4_4_5 = fadd float %sum_4_4_4, %tmp_4_5

]]></Node>
<StgValue><ssdm name="sum_4_4_5"/></StgValue>
</operation>

<operation id="1912" st_id="355" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:919  %tmp_4_6 = fmul float %weights_load_70, %input_load_70

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1913" st_id="356" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:916  %sum_4_4_5 = fadd float %sum_4_4_4, %tmp_4_5

]]></Node>
<StgValue><ssdm name="sum_4_4_5"/></StgValue>
</operation>

<operation id="1914" st_id="356" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:919  %tmp_4_6 = fmul float %weights_load_70, %input_load_70

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1915" st_id="357" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:916  %sum_4_4_5 = fadd float %sum_4_4_4, %tmp_4_5

]]></Node>
<StgValue><ssdm name="sum_4_4_5"/></StgValue>
</operation>

<operation id="1916" st_id="357" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:919  %tmp_4_6 = fmul float %weights_load_70, %input_load_70

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1917" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:296  %add_ln110_86 = add i8 -77, %zext_ln110_6

]]></Node>
<StgValue><ssdm name="add_ln110_86"/></StgValue>
</operation>

<operation id="1918" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:297  %zext_ln110_79 = zext i8 %add_ln110_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_79"/></StgValue>
</operation>

<operation id="1919" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:298  %input_addr_71 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_79

]]></Node>
<StgValue><ssdm name="input_addr_71"/></StgValue>
</operation>

<operation id="1920" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:605  %add_ln110_180 = add i17 4, %add_ln110_109

]]></Node>
<StgValue><ssdm name="add_ln110_180"/></StgValue>
</operation>

<operation id="1921" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:606  %zext_ln110_161 = zext i17 %add_ln110_180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_161"/></StgValue>
</operation>

<operation id="1922" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:607  %weights_addr_71 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_161

]]></Node>
<StgValue><ssdm name="weights_addr_71"/></StgValue>
</operation>

<operation id="1923" st_id="358" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:916  %sum_4_4_5 = fadd float %sum_4_4_4, %tmp_4_5

]]></Node>
<StgValue><ssdm name="sum_4_4_5"/></StgValue>
</operation>

<operation id="1924" st_id="358" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:919  %tmp_4_6 = fmul float %weights_load_70, %input_load_70

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="1925" st_id="358" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:921  %weights_load_71 = load float* %weights_addr_71, align 4

]]></Node>
<StgValue><ssdm name="weights_load_71"/></StgValue>
</operation>

<operation id="1926" st_id="358" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:922  %input_load_71 = load float* %input_addr_71, align 4

]]></Node>
<StgValue><ssdm name="input_load_71"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1927" st_id="359" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:920  %sum_4_4_6 = fadd float %sum_4_4_5, %tmp_4_6

]]></Node>
<StgValue><ssdm name="sum_4_4_6"/></StgValue>
</operation>

<operation id="1928" st_id="359" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:921  %weights_load_71 = load float* %weights_addr_71, align 4

]]></Node>
<StgValue><ssdm name="weights_load_71"/></StgValue>
</operation>

<operation id="1929" st_id="359" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:922  %input_load_71 = load float* %input_addr_71, align 4

]]></Node>
<StgValue><ssdm name="input_load_71"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1930" st_id="360" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:920  %sum_4_4_6 = fadd float %sum_4_4_5, %tmp_4_6

]]></Node>
<StgValue><ssdm name="sum_4_4_6"/></StgValue>
</operation>

<operation id="1931" st_id="360" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:923  %tmp_4_7 = fmul float %weights_load_71, %input_load_71

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1932" st_id="361" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:920  %sum_4_4_6 = fadd float %sum_4_4_5, %tmp_4_6

]]></Node>
<StgValue><ssdm name="sum_4_4_6"/></StgValue>
</operation>

<operation id="1933" st_id="361" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:923  %tmp_4_7 = fmul float %weights_load_71, %input_load_71

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1934" st_id="362" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:920  %sum_4_4_6 = fadd float %sum_4_4_5, %tmp_4_6

]]></Node>
<StgValue><ssdm name="sum_4_4_6"/></StgValue>
</operation>

<operation id="1935" st_id="362" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:923  %tmp_4_7 = fmul float %weights_load_71, %input_load_71

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1936" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4_begin:299  %add_ln110_87 = add i10 4, %add_ln110_24

]]></Node>
<StgValue><ssdm name="add_ln110_87"/></StgValue>
</operation>

<operation id="1937" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="10">
<![CDATA[
hls_label_4_begin:300  %zext_ln110_80 = zext i10 %add_ln110_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_80"/></StgValue>
</operation>

<operation id="1938" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:301  %input_addr_72 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_80

]]></Node>
<StgValue><ssdm name="input_addr_72"/></StgValue>
</operation>

<operation id="1939" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:608  %add_ln110_181 = add i17 4, %add_ln110_110

]]></Node>
<StgValue><ssdm name="add_ln110_181"/></StgValue>
</operation>

<operation id="1940" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:609  %zext_ln110_162 = zext i17 %add_ln110_181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_162"/></StgValue>
</operation>

<operation id="1941" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:610  %weights_addr_72 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_162

]]></Node>
<StgValue><ssdm name="weights_addr_72"/></StgValue>
</operation>

<operation id="1942" st_id="363" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:920  %sum_4_4_6 = fadd float %sum_4_4_5, %tmp_4_6

]]></Node>
<StgValue><ssdm name="sum_4_4_6"/></StgValue>
</operation>

<operation id="1943" st_id="363" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:923  %tmp_4_7 = fmul float %weights_load_71, %input_load_71

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="1944" st_id="363" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:925  %weights_load_72 = load float* %weights_addr_72, align 4

]]></Node>
<StgValue><ssdm name="weights_load_72"/></StgValue>
</operation>

<operation id="1945" st_id="363" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:926  %input_load_72 = load float* %input_addr_72, align 4

]]></Node>
<StgValue><ssdm name="input_load_72"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="1946" st_id="364" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:924  %sum_4_4_7 = fadd float %sum_4_4_6, %tmp_4_7

]]></Node>
<StgValue><ssdm name="sum_4_4_7"/></StgValue>
</operation>

<operation id="1947" st_id="364" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:925  %weights_load_72 = load float* %weights_addr_72, align 4

]]></Node>
<StgValue><ssdm name="weights_load_72"/></StgValue>
</operation>

<operation id="1948" st_id="364" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:926  %input_load_72 = load float* %input_addr_72, align 4

]]></Node>
<StgValue><ssdm name="input_load_72"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="1949" st_id="365" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:924  %sum_4_4_7 = fadd float %sum_4_4_6, %tmp_4_7

]]></Node>
<StgValue><ssdm name="sum_4_4_7"/></StgValue>
</operation>

<operation id="1950" st_id="365" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:927  %tmp_4_8 = fmul float %weights_load_72, %input_load_72

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="1951" st_id="366" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:924  %sum_4_4_7 = fadd float %sum_4_4_6, %tmp_4_7

]]></Node>
<StgValue><ssdm name="sum_4_4_7"/></StgValue>
</operation>

<operation id="1952" st_id="366" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:927  %tmp_4_8 = fmul float %weights_load_72, %input_load_72

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="1953" st_id="367" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:924  %sum_4_4_7 = fadd float %sum_4_4_6, %tmp_4_7

]]></Node>
<StgValue><ssdm name="sum_4_4_7"/></StgValue>
</operation>

<operation id="1954" st_id="367" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:927  %tmp_4_8 = fmul float %weights_load_72, %input_load_72

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="1955" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:302  %add_ln110_88 = add i9 229, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_88"/></StgValue>
</operation>

<operation id="1956" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:303  %zext_ln110_81 = zext i9 %add_ln110_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_81"/></StgValue>
</operation>

<operation id="1957" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:304  %input_addr_73 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_81

]]></Node>
<StgValue><ssdm name="input_addr_73"/></StgValue>
</operation>

<operation id="1958" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:611  %add_ln110_182 = add i17 4, %add_ln110_112

]]></Node>
<StgValue><ssdm name="add_ln110_182"/></StgValue>
</operation>

<operation id="1959" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:612  %zext_ln110_163 = zext i17 %add_ln110_182 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_163"/></StgValue>
</operation>

<operation id="1960" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:613  %weights_addr_73 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_163

]]></Node>
<StgValue><ssdm name="weights_addr_73"/></StgValue>
</operation>

<operation id="1961" st_id="368" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:924  %sum_4_4_7 = fadd float %sum_4_4_6, %tmp_4_7

]]></Node>
<StgValue><ssdm name="sum_4_4_7"/></StgValue>
</operation>

<operation id="1962" st_id="368" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:927  %tmp_4_8 = fmul float %weights_load_72, %input_load_72

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="1963" st_id="368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:929  %weights_load_73 = load float* %weights_addr_73, align 4

]]></Node>
<StgValue><ssdm name="weights_load_73"/></StgValue>
</operation>

<operation id="1964" st_id="368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:930  %input_load_73 = load float* %input_addr_73, align 4

]]></Node>
<StgValue><ssdm name="input_load_73"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="1965" st_id="369" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:928  %sum_4_4_8 = fadd float %sum_4_4_7, %tmp_4_8

]]></Node>
<StgValue><ssdm name="sum_4_4_8"/></StgValue>
</operation>

<operation id="1966" st_id="369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:929  %weights_load_73 = load float* %weights_addr_73, align 4

]]></Node>
<StgValue><ssdm name="weights_load_73"/></StgValue>
</operation>

<operation id="1967" st_id="369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:930  %input_load_73 = load float* %input_addr_73, align 4

]]></Node>
<StgValue><ssdm name="input_load_73"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="1968" st_id="370" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:928  %sum_4_4_8 = fadd float %sum_4_4_7, %tmp_4_8

]]></Node>
<StgValue><ssdm name="sum_4_4_8"/></StgValue>
</operation>

<operation id="1969" st_id="370" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:931  %tmp_4_9 = fmul float %weights_load_73, %input_load_73

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="1970" st_id="371" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:928  %sum_4_4_8 = fadd float %sum_4_4_7, %tmp_4_8

]]></Node>
<StgValue><ssdm name="sum_4_4_8"/></StgValue>
</operation>

<operation id="1971" st_id="371" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:931  %tmp_4_9 = fmul float %weights_load_73, %input_load_73

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="1972" st_id="372" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:928  %sum_4_4_8 = fadd float %sum_4_4_7, %tmp_4_8

]]></Node>
<StgValue><ssdm name="sum_4_4_8"/></StgValue>
</operation>

<operation id="1973" st_id="372" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:931  %tmp_4_9 = fmul float %weights_load_73, %input_load_73

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="1974" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:305  %add_ln110_89 = add i9 254, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_89"/></StgValue>
</operation>

<operation id="1975" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:306  %zext_ln110_82 = zext i9 %add_ln110_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_82"/></StgValue>
</operation>

<operation id="1976" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:307  %input_addr_74 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_82

]]></Node>
<StgValue><ssdm name="input_addr_74"/></StgValue>
</operation>

<operation id="1977" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:614  %add_ln110_183 = add i17 4, %add_ln110_114

]]></Node>
<StgValue><ssdm name="add_ln110_183"/></StgValue>
</operation>

<operation id="1978" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:615  %zext_ln110_164 = zext i17 %add_ln110_183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_164"/></StgValue>
</operation>

<operation id="1979" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:616  %weights_addr_74 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_164

]]></Node>
<StgValue><ssdm name="weights_addr_74"/></StgValue>
</operation>

<operation id="1980" st_id="373" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:928  %sum_4_4_8 = fadd float %sum_4_4_7, %tmp_4_8

]]></Node>
<StgValue><ssdm name="sum_4_4_8"/></StgValue>
</operation>

<operation id="1981" st_id="373" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:931  %tmp_4_9 = fmul float %weights_load_73, %input_load_73

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>

<operation id="1982" st_id="373" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:933  %weights_load_74 = load float* %weights_addr_74, align 4

]]></Node>
<StgValue><ssdm name="weights_load_74"/></StgValue>
</operation>

<operation id="1983" st_id="373" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:934  %input_load_74 = load float* %input_addr_74, align 4

]]></Node>
<StgValue><ssdm name="input_load_74"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="1984" st_id="374" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:932  %sum_4_4_9 = fadd float %sum_4_4_8, %tmp_4_9

]]></Node>
<StgValue><ssdm name="sum_4_4_9"/></StgValue>
</operation>

<operation id="1985" st_id="374" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:933  %weights_load_74 = load float* %weights_addr_74, align 4

]]></Node>
<StgValue><ssdm name="weights_load_74"/></StgValue>
</operation>

<operation id="1986" st_id="374" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:934  %input_load_74 = load float* %input_addr_74, align 4

]]></Node>
<StgValue><ssdm name="input_load_74"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="1987" st_id="375" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:932  %sum_4_4_9 = fadd float %sum_4_4_8, %tmp_4_9

]]></Node>
<StgValue><ssdm name="sum_4_4_9"/></StgValue>
</operation>

<operation id="1988" st_id="375" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:935  %tmp_4_s = fmul float %weights_load_74, %input_load_74

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="1989" st_id="376" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:932  %sum_4_4_9 = fadd float %sum_4_4_8, %tmp_4_9

]]></Node>
<StgValue><ssdm name="sum_4_4_9"/></StgValue>
</operation>

<operation id="1990" st_id="376" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:935  %tmp_4_s = fmul float %weights_load_74, %input_load_74

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="1991" st_id="377" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:932  %sum_4_4_9 = fadd float %sum_4_4_8, %tmp_4_9

]]></Node>
<StgValue><ssdm name="sum_4_4_9"/></StgValue>
</operation>

<operation id="1992" st_id="377" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:935  %tmp_4_s = fmul float %weights_load_74, %input_load_74

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="1993" st_id="378" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:308  %add_ln110_90 = add i9 -233, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_90"/></StgValue>
</operation>

<operation id="1994" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:309  %zext_ln110_83 = zext i9 %add_ln110_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_83"/></StgValue>
</operation>

<operation id="1995" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:310  %input_addr_75 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_83

]]></Node>
<StgValue><ssdm name="input_addr_75"/></StgValue>
</operation>

<operation id="1996" st_id="378" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:617  %add_ln110_184 = add i17 4, %add_ln110_116

]]></Node>
<StgValue><ssdm name="add_ln110_184"/></StgValue>
</operation>

<operation id="1997" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:618  %zext_ln110_165 = zext i17 %add_ln110_184 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_165"/></StgValue>
</operation>

<operation id="1998" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:619  %weights_addr_75 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_165

]]></Node>
<StgValue><ssdm name="weights_addr_75"/></StgValue>
</operation>

<operation id="1999" st_id="378" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:932  %sum_4_4_9 = fadd float %sum_4_4_8, %tmp_4_9

]]></Node>
<StgValue><ssdm name="sum_4_4_9"/></StgValue>
</operation>

<operation id="2000" st_id="378" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:935  %tmp_4_s = fmul float %weights_load_74, %input_load_74

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="2001" st_id="378" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:937  %weights_load_75 = load float* %weights_addr_75, align 4

]]></Node>
<StgValue><ssdm name="weights_load_75"/></StgValue>
</operation>

<operation id="2002" st_id="378" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:938  %input_load_75 = load float* %input_addr_75, align 4

]]></Node>
<StgValue><ssdm name="input_load_75"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2003" st_id="379" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:936  %sum_4_4_s = fadd float %sum_4_4_9, %tmp_4_s

]]></Node>
<StgValue><ssdm name="sum_4_4_s"/></StgValue>
</operation>

<operation id="2004" st_id="379" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:937  %weights_load_75 = load float* %weights_addr_75, align 4

]]></Node>
<StgValue><ssdm name="weights_load_75"/></StgValue>
</operation>

<operation id="2005" st_id="379" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:938  %input_load_75 = load float* %input_addr_75, align 4

]]></Node>
<StgValue><ssdm name="input_load_75"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2006" st_id="380" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:936  %sum_4_4_s = fadd float %sum_4_4_9, %tmp_4_s

]]></Node>
<StgValue><ssdm name="sum_4_4_s"/></StgValue>
</operation>

<operation id="2007" st_id="380" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:939  %tmp_4_10 = fmul float %weights_load_75, %input_load_75

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2008" st_id="381" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:936  %sum_4_4_s = fadd float %sum_4_4_9, %tmp_4_s

]]></Node>
<StgValue><ssdm name="sum_4_4_s"/></StgValue>
</operation>

<operation id="2009" st_id="381" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:939  %tmp_4_10 = fmul float %weights_load_75, %input_load_75

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2010" st_id="382" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:936  %sum_4_4_s = fadd float %sum_4_4_9, %tmp_4_s

]]></Node>
<StgValue><ssdm name="sum_4_4_s"/></StgValue>
</operation>

<operation id="2011" st_id="382" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:939  %tmp_4_10 = fmul float %weights_load_75, %input_load_75

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2012" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:311  %add_ln110_91 = add i9 -208, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_91"/></StgValue>
</operation>

<operation id="2013" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:312  %zext_ln110_84 = zext i9 %add_ln110_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_84"/></StgValue>
</operation>

<operation id="2014" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:313  %input_addr_76 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_84

]]></Node>
<StgValue><ssdm name="input_addr_76"/></StgValue>
</operation>

<operation id="2015" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:620  %add_ln110_185 = add i17 4, %add_ln110_118

]]></Node>
<StgValue><ssdm name="add_ln110_185"/></StgValue>
</operation>

<operation id="2016" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:621  %zext_ln110_166 = zext i17 %add_ln110_185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_166"/></StgValue>
</operation>

<operation id="2017" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:622  %weights_addr_76 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_166

]]></Node>
<StgValue><ssdm name="weights_addr_76"/></StgValue>
</operation>

<operation id="2018" st_id="383" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:936  %sum_4_4_s = fadd float %sum_4_4_9, %tmp_4_s

]]></Node>
<StgValue><ssdm name="sum_4_4_s"/></StgValue>
</operation>

<operation id="2019" st_id="383" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:939  %tmp_4_10 = fmul float %weights_load_75, %input_load_75

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>

<operation id="2020" st_id="383" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:941  %weights_load_76 = load float* %weights_addr_76, align 4

]]></Node>
<StgValue><ssdm name="weights_load_76"/></StgValue>
</operation>

<operation id="2021" st_id="383" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:942  %input_load_76 = load float* %input_addr_76, align 4

]]></Node>
<StgValue><ssdm name="input_load_76"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2022" st_id="384" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:940  %sum_4_4_10 = fadd float %sum_4_4_s, %tmp_4_10

]]></Node>
<StgValue><ssdm name="sum_4_4_10"/></StgValue>
</operation>

<operation id="2023" st_id="384" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:941  %weights_load_76 = load float* %weights_addr_76, align 4

]]></Node>
<StgValue><ssdm name="weights_load_76"/></StgValue>
</operation>

<operation id="2024" st_id="384" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:942  %input_load_76 = load float* %input_addr_76, align 4

]]></Node>
<StgValue><ssdm name="input_load_76"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2025" st_id="385" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:940  %sum_4_4_10 = fadd float %sum_4_4_s, %tmp_4_10

]]></Node>
<StgValue><ssdm name="sum_4_4_10"/></StgValue>
</operation>

<operation id="2026" st_id="385" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:943  %tmp_4_11 = fmul float %weights_load_76, %input_load_76

]]></Node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2027" st_id="386" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:940  %sum_4_4_10 = fadd float %sum_4_4_s, %tmp_4_10

]]></Node>
<StgValue><ssdm name="sum_4_4_10"/></StgValue>
</operation>

<operation id="2028" st_id="386" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:943  %tmp_4_11 = fmul float %weights_load_76, %input_load_76

]]></Node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2029" st_id="387" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:940  %sum_4_4_10 = fadd float %sum_4_4_s, %tmp_4_10

]]></Node>
<StgValue><ssdm name="sum_4_4_10"/></StgValue>
</operation>

<operation id="2030" st_id="387" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:943  %tmp_4_11 = fmul float %weights_load_76, %input_load_76

]]></Node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2031" st_id="388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:314  %add_ln110_92 = add i9 -183, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_92"/></StgValue>
</operation>

<operation id="2032" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:315  %zext_ln110_85 = zext i9 %add_ln110_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_85"/></StgValue>
</operation>

<operation id="2033" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:316  %input_addr_77 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_85

]]></Node>
<StgValue><ssdm name="input_addr_77"/></StgValue>
</operation>

<operation id="2034" st_id="388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:623  %add_ln110_186 = add i17 4, %add_ln110_120

]]></Node>
<StgValue><ssdm name="add_ln110_186"/></StgValue>
</operation>

<operation id="2035" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:624  %zext_ln110_167 = zext i17 %add_ln110_186 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_167"/></StgValue>
</operation>

<operation id="2036" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:625  %weights_addr_77 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_167

]]></Node>
<StgValue><ssdm name="weights_addr_77"/></StgValue>
</operation>

<operation id="2037" st_id="388" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:940  %sum_4_4_10 = fadd float %sum_4_4_s, %tmp_4_10

]]></Node>
<StgValue><ssdm name="sum_4_4_10"/></StgValue>
</operation>

<operation id="2038" st_id="388" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:943  %tmp_4_11 = fmul float %weights_load_76, %input_load_76

]]></Node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>

<operation id="2039" st_id="388" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:945  %weights_load_77 = load float* %weights_addr_77, align 4

]]></Node>
<StgValue><ssdm name="weights_load_77"/></StgValue>
</operation>

<operation id="2040" st_id="388" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:946  %input_load_77 = load float* %input_addr_77, align 4

]]></Node>
<StgValue><ssdm name="input_load_77"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2041" st_id="389" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:944  %sum_4_4_11 = fadd float %sum_4_4_10, %tmp_4_11

]]></Node>
<StgValue><ssdm name="sum_4_4_11"/></StgValue>
</operation>

<operation id="2042" st_id="389" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:945  %weights_load_77 = load float* %weights_addr_77, align 4

]]></Node>
<StgValue><ssdm name="weights_load_77"/></StgValue>
</operation>

<operation id="2043" st_id="389" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:946  %input_load_77 = load float* %input_addr_77, align 4

]]></Node>
<StgValue><ssdm name="input_load_77"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2044" st_id="390" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:944  %sum_4_4_11 = fadd float %sum_4_4_10, %tmp_4_11

]]></Node>
<StgValue><ssdm name="sum_4_4_11"/></StgValue>
</operation>

<operation id="2045" st_id="390" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:947  %tmp_4_12 = fmul float %weights_load_77, %input_load_77

]]></Node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2046" st_id="391" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:944  %sum_4_4_11 = fadd float %sum_4_4_10, %tmp_4_11

]]></Node>
<StgValue><ssdm name="sum_4_4_11"/></StgValue>
</operation>

<operation id="2047" st_id="391" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:947  %tmp_4_12 = fmul float %weights_load_77, %input_load_77

]]></Node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2048" st_id="392" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:944  %sum_4_4_11 = fadd float %sum_4_4_10, %tmp_4_11

]]></Node>
<StgValue><ssdm name="sum_4_4_11"/></StgValue>
</operation>

<operation id="2049" st_id="392" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:947  %tmp_4_12 = fmul float %weights_load_77, %input_load_77

]]></Node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2050" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:317  %add_ln110_93 = add i9 -158, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_93"/></StgValue>
</operation>

<operation id="2051" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:318  %zext_ln110_86 = zext i9 %add_ln110_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_86"/></StgValue>
</operation>

<operation id="2052" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:319  %input_addr_78 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_86

]]></Node>
<StgValue><ssdm name="input_addr_78"/></StgValue>
</operation>

<operation id="2053" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:626  %add_ln110_187 = add i17 4, %add_ln110_122

]]></Node>
<StgValue><ssdm name="add_ln110_187"/></StgValue>
</operation>

<operation id="2054" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:627  %zext_ln110_168 = zext i17 %add_ln110_187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_168"/></StgValue>
</operation>

<operation id="2055" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:628  %weights_addr_78 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_168

]]></Node>
<StgValue><ssdm name="weights_addr_78"/></StgValue>
</operation>

<operation id="2056" st_id="393" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:944  %sum_4_4_11 = fadd float %sum_4_4_10, %tmp_4_11

]]></Node>
<StgValue><ssdm name="sum_4_4_11"/></StgValue>
</operation>

<operation id="2057" st_id="393" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:947  %tmp_4_12 = fmul float %weights_load_77, %input_load_77

]]></Node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>

<operation id="2058" st_id="393" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:949  %weights_load_78 = load float* %weights_addr_78, align 4

]]></Node>
<StgValue><ssdm name="weights_load_78"/></StgValue>
</operation>

<operation id="2059" st_id="393" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:950  %input_load_78 = load float* %input_addr_78, align 4

]]></Node>
<StgValue><ssdm name="input_load_78"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2060" st_id="394" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:948  %sum_4_4_12 = fadd float %sum_4_4_11, %tmp_4_12

]]></Node>
<StgValue><ssdm name="sum_4_4_12"/></StgValue>
</operation>

<operation id="2061" st_id="394" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:949  %weights_load_78 = load float* %weights_addr_78, align 4

]]></Node>
<StgValue><ssdm name="weights_load_78"/></StgValue>
</operation>

<operation id="2062" st_id="394" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:950  %input_load_78 = load float* %input_addr_78, align 4

]]></Node>
<StgValue><ssdm name="input_load_78"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2063" st_id="395" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:948  %sum_4_4_12 = fadd float %sum_4_4_11, %tmp_4_12

]]></Node>
<StgValue><ssdm name="sum_4_4_12"/></StgValue>
</operation>

<operation id="2064" st_id="395" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:951  %tmp_4_13 = fmul float %weights_load_78, %input_load_78

]]></Node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2065" st_id="396" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:948  %sum_4_4_12 = fadd float %sum_4_4_11, %tmp_4_12

]]></Node>
<StgValue><ssdm name="sum_4_4_12"/></StgValue>
</operation>

<operation id="2066" st_id="396" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:951  %tmp_4_13 = fmul float %weights_load_78, %input_load_78

]]></Node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2067" st_id="397" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:948  %sum_4_4_12 = fadd float %sum_4_4_11, %tmp_4_12

]]></Node>
<StgValue><ssdm name="sum_4_4_12"/></StgValue>
</operation>

<operation id="2068" st_id="397" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:951  %tmp_4_13 = fmul float %weights_load_78, %input_load_78

]]></Node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2069" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:320  %add_ln110_94 = add i9 -133, %zext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_94"/></StgValue>
</operation>

<operation id="2070" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4_begin:321  %zext_ln110_87 = zext i9 %add_ln110_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_87"/></StgValue>
</operation>

<operation id="2071" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:322  %input_addr_79 = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln110_87

]]></Node>
<StgValue><ssdm name="input_addr_79"/></StgValue>
</operation>

<operation id="2072" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:629  %add_ln110_188 = add i17 4, %add_ln110_124

]]></Node>
<StgValue><ssdm name="add_ln110_188"/></StgValue>
</operation>

<operation id="2073" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="17">
<![CDATA[
hls_label_4_begin:630  %zext_ln110_169 = zext i17 %add_ln110_188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110_169"/></StgValue>
</operation>

<operation id="2074" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:631  %weights_addr_79 = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln110_169

]]></Node>
<StgValue><ssdm name="weights_addr_79"/></StgValue>
</operation>

<operation id="2075" st_id="398" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:948  %sum_4_4_12 = fadd float %sum_4_4_11, %tmp_4_12

]]></Node>
<StgValue><ssdm name="sum_4_4_12"/></StgValue>
</operation>

<operation id="2076" st_id="398" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:951  %tmp_4_13 = fmul float %weights_load_78, %input_load_78

]]></Node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>

<operation id="2077" st_id="398" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:953  %weights_load_79 = load float* %weights_addr_79, align 4

]]></Node>
<StgValue><ssdm name="weights_load_79"/></StgValue>
</operation>

<operation id="2078" st_id="398" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:954  %input_load_79 = load float* %input_addr_79, align 4

]]></Node>
<StgValue><ssdm name="input_load_79"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2079" st_id="399" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:952  %sum_4_4_13 = fadd float %sum_4_4_12, %tmp_4_13

]]></Node>
<StgValue><ssdm name="sum_4_4_13"/></StgValue>
</operation>

<operation id="2080" st_id="399" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4_begin:953  %weights_load_79 = load float* %weights_addr_79, align 4

]]></Node>
<StgValue><ssdm name="weights_load_79"/></StgValue>
</operation>

<operation id="2081" st_id="399" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4_begin:954  %input_load_79 = load float* %input_addr_79, align 4

]]></Node>
<StgValue><ssdm name="input_load_79"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2082" st_id="400" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:952  %sum_4_4_13 = fadd float %sum_4_4_12, %tmp_4_13

]]></Node>
<StgValue><ssdm name="sum_4_4_13"/></StgValue>
</operation>

<operation id="2083" st_id="400" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:955  %tmp_4_14 = fmul float %weights_load_79, %input_load_79

]]></Node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2084" st_id="401" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:952  %sum_4_4_13 = fadd float %sum_4_4_12, %tmp_4_13

]]></Node>
<StgValue><ssdm name="sum_4_4_13"/></StgValue>
</operation>

<operation id="2085" st_id="401" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:955  %tmp_4_14 = fmul float %weights_load_79, %input_load_79

]]></Node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2086" st_id="402" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:952  %sum_4_4_13 = fadd float %sum_4_4_12, %tmp_4_13

]]></Node>
<StgValue><ssdm name="sum_4_4_13"/></StgValue>
</operation>

<operation id="2087" st_id="402" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:955  %tmp_4_14 = fmul float %weights_load_79, %input_load_79

]]></Node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2088" st_id="403" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:952  %sum_4_4_13 = fadd float %sum_4_4_12, %tmp_4_13

]]></Node>
<StgValue><ssdm name="sum_4_4_13"/></StgValue>
</operation>

<operation id="2089" st_id="403" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:955  %tmp_4_14 = fmul float %weights_load_79, %input_load_79

]]></Node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2090" st_id="404" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:956  %input_assign = fadd float %sum_4_4_13, %tmp_4_14

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2091" st_id="405" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:956  %input_assign = fadd float %sum_4_4_13, %tmp_4_14

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2092" st_id="406" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:956  %input_assign = fadd float %sum_4_4_13, %tmp_4_14

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2093" st_id="407" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:956  %input_assign = fadd float %sum_4_4_13, %tmp_4_14

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2094" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_4_begin:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 600, i64 600, i64 600)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="2095" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:72  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="2096" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4_begin:73  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln105"/></StgValue>
</operation>

<operation id="2097" st_id="408" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_begin:632  %icmp_ln112 = icmp eq i3 %select_ln108_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="2098" st_id="408" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:956  %input_assign = fadd float %sum_4_4_13, %tmp_4_14

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="2099" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin:957  store float %input_assign, float* %sum_1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="2100" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin:958  br i1 %icmp_ln112, label %1, label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2101" st_id="409" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5 = fcmp ogt float %input_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2102" st_id="410" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5 = fcmp ogt float %input_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2103" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln5 = bitcast float %input_assign to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln5"/></StgValue>
</operation>

<operation id="2104" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2105" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln5 = trunc i32 %bitcast_ln5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="2106" st_id="411" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln5 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="2107" st_id="411" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %icmp_ln5_3 = icmp eq i23 %trunc_ln5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln5_3"/></StgValue>
</operation>

<operation id="2108" st_id="411" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_ln5 = or i1 %icmp_ln5_3, %icmp_ln5

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="2109" st_id="411" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %and_ln5 = and i1 %or_ln5, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln5"/></StgValue>
</operation>

<operation id="2110" st_id="411" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %select_ln5 = select i1 %and_ln5, float %input_assign, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln5"/></StgValue>
</operation>

<operation id="2111" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_0_0_addr = getelementptr [120 x float]* %output_0_0, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="output_0_0_addr"/></StgValue>
</operation>

<operation id="2112" st_id="411" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:10  store float %select_ln5, float* %output_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="2113" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="2114" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2115" st_id="411" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_end:1  %i = add i3 %select_ln108_1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="2116" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:2  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
