Analysis & Synthesis report for lecture_4
Sun Dec 18 00:20:32 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 12. State Machine - |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 13. State Machine - |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 14. State Machine - |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 15. State Machine - |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 16. State Machine - |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 25. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 26. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 27. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 28. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 29. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 30. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 31. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 32. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 33. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 34. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Source assignments for system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0bd1:auto_generated
 37. Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram
 38. Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram
 39. Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram
 40. Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux
 41. Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 42. Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_002
 43. Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_003
 44. Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_004
 45. Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_005
 46. Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux
 47. Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux_001
 48. Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux_002
 49. Source assignments for system_t4:u0|altera_reset_controller:rst_controller_001
 50. Source assignments for system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 51. Source assignments for system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 52. Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated
 53. Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2
 54. Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4
 55. Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|altsyncram_s1b1:altsyncram2
 56. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0
 57. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 58. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 59. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 60. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 61. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 62. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 63. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 64. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 65. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 66. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 67. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 68. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 69. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 70. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 71. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 72. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 73. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 74. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo
 75. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 76. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 77. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto
 78. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 79. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller
 80. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 81. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 82. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo
 84. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo
 85. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo
 86. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo
 87. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo
 88. Parameter Settings for User Entity Instance: system_t4:u0|stled:st2led_0
 89. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 90. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_read_translator
 91. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_write_translator
 92. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 93. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_m_read_translator
 94. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 95. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator
 96. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 97. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 98. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 99. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_read_agent
100. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_write_agent
101. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
102. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent
103. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
104. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent
105. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
108. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
111. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router|system_t4_mm_interconnect_0_router_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_001|system_t4_mm_interconnect_0_router_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_002|system_t4_mm_interconnect_0_router_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_003|system_t4_mm_interconnect_0_router_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_004:router_004|system_t4_mm_interconnect_0_router_004_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_005|system_t4_mm_interconnect_0_router_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_006|system_t4_mm_interconnect_0_router_006_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_007|system_t4_mm_interconnect_0_router_006_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_008|system_t4_mm_interconnect_0_router_006_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter
123. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_m_read_limiter
124. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
125. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
126. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
127. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
128. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
129. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
130. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
131. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
132. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
133. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
134. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
135. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_002|altera_merlin_arbitrator:arb
136. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
137. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_003|altera_merlin_arbitrator:arb
138. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
139. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_004|altera_merlin_arbitrator:arb
140. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
141. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_005|altera_merlin_arbitrator:arb
142. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
143. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter
144. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter
146. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
147. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
148. Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
149. Parameter Settings for User Entity Instance: system_t4:u0|altera_reset_controller:rst_controller
150. Parameter Settings for User Entity Instance: system_t4:u0|altera_reset_controller:rst_controller_001
151. Parameter Settings for User Entity Instance: system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
152. Parameter Settings for User Entity Instance: system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
153. Parameter Settings for Inferred Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
154. Parameter Settings for Inferred Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0
155. Parameter Settings for Inferred Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1
156. Parameter Settings for Inferred Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2
157. altsyncram Parameter Settings by Entity Instance
158. scfifo Parameter Settings by Entity Instance
159. altshift_taps Parameter Settings by Entity Instance
160. Port Connectivity Checks: "system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
161. Port Connectivity Checks: "system_t4:u0|altera_reset_controller:rst_controller_001"
162. Port Connectivity Checks: "system_t4:u0|altera_reset_controller:rst_controller"
163. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter"
164. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
165. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter"
166. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
167. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
168. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_006|system_t4_mm_interconnect_0_router_006_default_decode:the_default_decode"
169. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_004:router_004|system_t4_mm_interconnect_0_router_004_default_decode:the_default_decode"
170. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router|system_t4_mm_interconnect_0_router_default_decode:the_default_decode"
171. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
172. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
173. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
174. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
175. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo"
176. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent"
177. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
178. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent"
179. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
180. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_write_agent"
181. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_read_agent"
182. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
183. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
184. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
185. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator"
186. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
187. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_m_read_translator"
188. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
189. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_write_translator"
190. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_read_translator"
191. Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
192. Port Connectivity Checks: "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo"
193. Port Connectivity Checks: "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_write_which_resides_within_system_t4_sgdma_0:the_descriptor_write_which_resides_within_system_t4_sgdma_0"
194. Port Connectivity Checks: "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo"
195. Port Connectivity Checks: "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0"
196. Port Connectivity Checks: "system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0"
197. Port Connectivity Checks: "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0"
198. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
199. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller"
200. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo"
201. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
202. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
203. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
204. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
205. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
206. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
207. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
208. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
209. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
210. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
211. Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
212. Port Connectivity Checks: "system_t4:u0"
213. Post-Synthesis Netlist Statistics for Top Partition
214. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
215. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
216. Elapsed Time Per Partition
217. Analysis & Synthesis Messages
218. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 18 00:20:32 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lecture_4                                   ;
; Top-level Entity Name              ; lecture_4                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,138                                       ;
;     Total combinational functions  ; 4,126                                       ;
;     Dedicated logic registers      ; 2,808                                       ;
; Total registers                    ; 2808                                        ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 143,800                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; lecture_4          ; lecture_4          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                                     ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                         ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; lecture_4.v                                                                                                                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v                                                                                 ;             ;
; st2led.v                                                                                                                                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/st2led.v                                                                                    ;             ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v                                ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_sc_fifo.v                                          ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_bytes_to_packets.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_bytes_to_packets.v                              ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v                                 ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_idle_inserter.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_idle_inserter.v                                 ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_idle_remover.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_idle_remover.v                                  ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v                                ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_packets_to_bytes.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_packets_to_bytes.v                              ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_pipeline_base.v                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_pipeline_base.v                                 ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v                                       ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_sld_node.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_sld_node.v                                           ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v                                          ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv                                      ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_burst_uncompressor.sv                              ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_master_agent.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_master_agent.sv                                    ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_master_translator.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_master_translator.sv                               ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_slave_agent.sv                                     ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_slave_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_slave_translator.sv                                ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_traffic_limiter.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_traffic_limiter.sv                                 ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_width_adapter.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_width_adapter.sv                                   ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_controller.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_controller.v                                        ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_synchronizer.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_synchronizer.v                                      ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_std_synchronizer_nocut.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_std_synchronizer_nocut.v                                  ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v                                                         ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_irq_mapper.sv                                          ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v                                             ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv                                ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_p2b_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_p2b_adapter.sv                                ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_timing_adt.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_timing_adt.sv                                 ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v                                    ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter.v                  ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux.sv                         ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux_001.sv                     ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_mux.sv                           ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv                            ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv                        ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv                        ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_demux.sv                         ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_mux.sv                           ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0.v                                         ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v                                     ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_tck.v                     ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_mult_cell.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_mult_cell.v                           ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_test_bench.v                          ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v                                     ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v                                              ; system_t4   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v                                                                 ; system_t4   ;
; sld_virtual_jtag_basic.v                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                          ;             ;
; altera_std_synchronizer.v                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                  ;             ;
; altsyncram.tdf                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                             ;             ;
; stratix_ram_block.inc                                                                                                                                                                ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                      ;             ;
; lpm_mux.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                ;             ;
; lpm_decode.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                             ;             ;
; aglobal181.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                             ;             ;
; a_rdenreg.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                              ;             ;
; altrom.inc                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                 ;             ;
; altram.inc                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                 ;             ;
; altdpram.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                               ;             ;
; db/altsyncram_97d1.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_97d1.tdf                                                                      ;             ;
; db/altsyncram_fic1.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_fic1.tdf                                                                      ;             ;
; altera_mult_add.tdf                                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                        ;             ;
; db/altera_mult_add_vkp2.v                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altera_mult_add_vkp2.v                                                                   ;             ;
; altera_mult_add_rtl.v                                                                                                                                                                ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                      ;             ;
; db/altsyncram_ac71.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_ac71.tdf                                                                      ;             ;
; db/altsyncram_0bd1.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_0bd1.tdf                                                                      ;             ;
; scfifo.tdf                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                 ;             ;
; a_regfifo.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                              ;             ;
; a_dpfifo.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                               ;             ;
; a_i2fifo.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                               ;             ;
; a_fffifo.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                               ;             ;
; a_f2fifo.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                               ;             ;
; a_fffifo.tdf                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf                                                                                               ;             ;
; lpm_counter.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                            ;             ;
; lpm_compare.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                            ;             ;
; lpm_ff.inc                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.inc                                                                                                 ;             ;
; a_fefifo.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                               ;             ;
; lpm_ff.tdf                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf                                                                                                 ;             ;
; lpm_constant.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                           ;             ;
; lpm_mux.tdf                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                ;             ;
; muxlut.inc                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                 ;             ;
; bypassff.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                               ;             ;
; altshift.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                               ;             ;
; db/mux_drc.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mux_drc.tdf                                                                              ;             ;
; lpm_counter.tdf                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                            ;             ;
; lpm_add_sub.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                            ;             ;
; cmpconst.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                               ;             ;
; dffeea.inc                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                 ;             ;
; alt_counter_stratix.inc                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                    ;             ;
; db/cntr_0bf.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_0bf.tdf                                                                             ;             ;
; a_fefifo.tdf                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf                                                                                               ;             ;
; lpm_compare.tdf                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                                                            ;             ;
; comptree.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc                                                                                               ;             ;
; db/cmpr_6fg.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_6fg.tdf                                                                             ;             ;
; db/scfifo_q041.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_q041.tdf                                                                          ;             ;
; db/a_dpfifo_1741.tdf                                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf                                                                        ;             ;
; db/altsyncram_pdh1.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf                                                                      ;             ;
; db/cmpr_ls8.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_ls8.tdf                                                                             ;             ;
; db/cntr_2ob.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_2ob.tdf                                                                             ;             ;
; db/cntr_fo7.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_fo7.tdf                                                                             ;             ;
; db/cntr_3ob.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_3ob.tdf                                                                             ;             ;
; db/scfifo_kc31.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf                                                                          ;             ;
; db/a_dpfifo_ri31.tdf                                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf                                                                        ;             ;
; db/altsyncram_t9h1.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf                                                                      ;             ;
; db/cmpr_es8.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_es8.tdf                                                                             ;             ;
; db/cntr_8o7.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_8o7.tdf                                                                             ;             ;
; db/cntr_snb.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_snb.tdf                                                                             ;             ;
; db/mux_rsc.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mux_rsc.tdf                                                                              ;             ;
; db/scfifo_5b31.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_5b31.tdf                                                                          ;             ;
; db/a_dpfifo_ch31.tdf                                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ch31.tdf                                                                        ;             ;
; db/altsyncram_v6h1.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_v6h1.tdf                                                                      ;             ;
; pzdyqx.vhd                                                                                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                 ;             ;
; sld_hub.vhd                                                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                ; altera_sld  ;
; db/ip/sld69b0722e/alt_sld_fab.v                                                                                                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                                   ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                           ;             ;
; sld_rom_sr.vhd                                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                             ;             ;
; db/altsyncram_0qg1.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_0qg1.tdf                                                                      ;             ;
; altshift_taps.tdf                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                          ;             ;
; db/shift_taps_e4n.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf                                                                       ;             ;
; db/altsyncram_s1b1.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf                                                                      ;             ;
; db/cntr_4pf.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_4pf.tdf                                                                             ;             ;
; db/cntr_r8h.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_r8h.tdf                                                                             ;             ;
; db/shift_taps_d4n.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf                                                                       ;             ;
; db/altsyncram_1961.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf                                                                      ;             ;
; db/add_sub_24e.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/add_sub_24e.tdf                                                                          ;             ;
; db/cntr_6pf.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_6pf.tdf                                                                             ;             ;
; db/cmpr_ogc.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_ogc.tdf                                                                             ;             ;
; db/cntr_p8h.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_p8h.tdf                                                                             ;             ;
; db/shift_taps_s5n.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_s5n.tdf                                                                       ;             ;
; lpm_mult.tdf                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                               ;             ;
; multcore.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                               ;             ;
; db/mult_jp01.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mult_jp01.tdf                                                                            ;             ;
; db/mult_j011.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mult_j011.tdf                                                                            ;             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 5,138           ;
;                                             ;                 ;
; Total combinational functions               ; 4126            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 2182            ;
;     -- 3 input functions                    ; 1245            ;
;     -- <=2 input functions                  ; 699             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 3679            ;
;     -- arithmetic mode                      ; 447             ;
;                                             ;                 ;
; Total registers                             ; 2808            ;
;     -- Dedicated logic registers            ; 2808            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 13              ;
; Total memory bits                           ; 143800          ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 6               ;
;                                             ;                 ;
; Maximum fan-out node                        ; clk_50Mhz~input ;
; Maximum fan-out                             ; 2606            ;
; Total fan-out                               ; 27036           ;
; Average fan-out                             ; 3.75            ;
+---------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                                              ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
; |lecture_4                                                                                                                                                             ; 4126 (1)            ; 2808 (0)                  ; 143800      ; 6            ; 0       ; 3         ; 13   ; 0            ; |lecture_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lecture_4                                                                ; work         ;
;    |pzdyqx:nabboc|                                                                                                                                                     ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx                                                                   ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                                   ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; pzdyqx_impl                                                              ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                                               ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; GHVD5181                                                                 ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                                                        ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                                                                               ; LQYT7093                                                                 ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                                                           ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; KIFI3548                                                                 ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                                                           ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LQYT7093                                                                 ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                                                           ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; PUDL0439                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                                  ; 169 (1)             ; 95 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                ; 168 (0)             ; 95 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                                              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                          ; 168 (0)             ; 95 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab                                                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                      ; 168 (1)             ; 95 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                                                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                           ; 167 (0)             ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                       ; 167 (126)           ; 88 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                         ; sld_jtag_hub                                                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                         ; 23 (23)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                 ; sld_rom_sr                                                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                       ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                               ; sld_shadow_jsm                                                           ; altera_sld   ;
;    |system_t4:u0|                                                                                                                                                      ; 3834 (0)            ; 2641 (0)                  ; 143800      ; 6            ; 0       ; 3         ; 0    ; 0            ; |lecture_4|system_t4:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4                                                                ; system_t4    ;
;       |altera_reset_controller:rst_controller_001|                                                                                                                     ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                                  ; system_t4    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                              ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                                ; system_t4    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                                ; system_t4    ;
;       |altera_reset_controller:rst_controller|                                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                                  ; system_t4    ;
;       |stled:st2led_0|                                                                                                                                                 ; 27 (27)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|stled:st2led_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; stled                                                                    ; system_t4    ;
;       |system_t4_master_0:master_0|                                                                                                                                    ; 681 (0)             ; 453 (0)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_master_0                                                       ; system_t4    ;
;          |altera_avalon_packets_to_master:transacto|                                                                                                                   ; 247 (0)             ; 135 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_packets_to_master                                          ; system_t4    ;
;             |packets_to_master:p2m|                                                                                                                                    ; 247 (247)           ; 135 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                                                                                                                                                 ; packets_to_master                                                        ; system_t4    ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                                                  ; 31 (31)             ; 24 (24)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                    ; system_t4    ;
;             |altsyncram:mem_rtl_0|                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                                               ; work         ;
;                |altsyncram_0qg1:auto_generated|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_0qg1                                                          ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                                                       ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_bytes_to_packets                                        ; system_t4    ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                                            ; 360 (0)             ; 264 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_jtag_interface                                          ; system_t4    ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                                        ; 357 (0)             ; 264 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                                                                                              ; altera_jtag_dc_streaming                                                 ; system_t4    ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                                                           ; 15 (4)              ; 47 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                                           ; system_t4    ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                                                        ; 11 (11)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                                           ; system_t4    ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                                            ; system_t4    ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                               ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                                            ; system_t4    ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                                                ; 1 (0)               ; 27 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                                                                                                                                       ; altera_jtag_src_crosser                                                  ; system_t4    ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                                                         ; 1 (1)               ; 9 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                                                                                                                                            ; altera_jtag_control_signal_crosser                                       ; system_t4    ;
;                      |altera_std_synchronizer:synchronizer|                                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                       ; altera_std_synchronizer                                                  ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                                                  ; 341 (326)           ; 187 (168)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                                                                                                                                         ; altera_jtag_streaming                                                    ; system_t4    ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                                                       ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                                                                                                                                            ; altera_avalon_st_idle_inserter                                           ; system_t4    ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                                                         ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                                                                                                                                              ; altera_avalon_st_idle_remover                                            ; system_t4    ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                                                                                                                                                ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                                                                                                                                       ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                                                                                                                                               ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer                                                  ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                                                                                                         ; altera_std_synchronizer                                                  ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                                                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_jtag_sld_node                                                     ; system_t4    ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                                                                                                                                    ; sld_virtual_jtag_basic                                                   ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                                                       ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_packets_to_bytes                                        ; system_t4    ;
;          |altera_reset_controller:rst_controller|                                                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                                  ; system_t4    ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                                ; system_t4    ;
;       |system_t4_mm_interconnect_0:mm_interconnect_0|                                                                                                                  ; 935 (0)             ; 191 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0                                              ; system_t4    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                                                           ; 18 (18)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                    ; system_t4    ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                                                    ; 16 (16)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                    ; system_t4    ;
;          |altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|                                                                                                            ; 25 (25)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                    ; system_t4    ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                                                            ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                                               ; system_t4    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                               ; system_t4    ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                                               ; system_t4    ;
;          |altera_merlin_master_agent:sgdma_0_descriptor_write_agent|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_write_agent                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                               ; system_t4    ;
;          |altera_merlin_master_agent:sgdma_0_m_read_agent|                                                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                                               ; system_t4    ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                                                         ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                                          ; system_t4    ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                                                  ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                                          ; system_t4    ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                                ; system_t4    ;
;          |altera_merlin_slave_agent:sgdma_0_csr_agent|                                                                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                                ; system_t4    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                                                      ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                                           ; system_t4    ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                                               ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                           ; system_t4    ;
;          |altera_merlin_slave_translator:sgdma_0_csr_translator|                                                                                                       ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                           ; system_t4    ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                                                       ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                                            ; system_t4    ;
;          |altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter|                                                                                               ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                                            ; system_t4    ;
;          |altera_merlin_traffic_limiter:sgdma_0_m_read_limiter|                                                                                                        ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_m_read_limiter                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                                            ; system_t4    ;
;          |altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter|                                                                                                ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                                              ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux:cmd_demux_002|                                                                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_mm_interconnect_0_cmd_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux:cmd_demux_003|                                                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_mm_interconnect_0_cmd_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux:cmd_demux_004|                                                                                                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_004                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_mm_interconnect_0_cmd_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_cmd_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t4_mm_interconnect_0_cmd_demux_001                                ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_005|                                                                                                     ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_005                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t4_mm_interconnect_0_cmd_demux_001                                ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                                             ; 147 (125)           ; 13 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_cmd_mux                                      ; system_t4    ;
;             |altera_merlin_arbitrator:arb|                                                                                                                             ; 22 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                                 ; system_t4    ;
;                |altera_merlin_arb_adder:adder|                                                                                                                         ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_arb_adder                                                  ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                                             ; 153 (132)           ; 13 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_cmd_mux                                      ; system_t4    ;
;             |altera_merlin_arbitrator:arb|                                                                                                                             ; 21 (9)              ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                                 ; system_t4    ;
;                |altera_merlin_arb_adder:adder|                                                                                                                         ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_arb_adder                                                  ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                                                 ; 116 (94)            ; 13 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_t4_mm_interconnect_0_cmd_mux                                      ; system_t4    ;
;             |altera_merlin_arbitrator:arb|                                                                                                                             ; 22 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                 ; system_t4    ;
;                |altera_merlin_arb_adder:adder|                                                                                                                         ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_arb_adder                                                  ; system_t4    ;
;          |system_t4_mm_interconnect_0_router:router_001|                                                                                                               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_mm_interconnect_0_router                                       ; system_t4    ;
;          |system_t4_mm_interconnect_0_router:router_002|                                                                                                               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_002                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_mm_interconnect_0_router                                       ; system_t4    ;
;          |system_t4_mm_interconnect_0_router:router_003|                                                                                                               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_003                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_mm_interconnect_0_router                                       ; system_t4    ;
;          |system_t4_mm_interconnect_0_router:router_005|                                                                                                               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_005                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_mm_interconnect_0_router                                       ; system_t4    ;
;          |system_t4_mm_interconnect_0_router:router|                                                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                     ; system_t4_mm_interconnect_0_router                                       ; system_t4    ;
;          |system_t4_mm_interconnect_0_router_004:router_004|                                                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4_mm_interconnect_0_router_004                                   ; system_t4    ;
;          |system_t4_mm_interconnect_0_router_006:router_006|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4_mm_interconnect_0_router_006                                   ; system_t4    ;
;          |system_t4_mm_interconnect_0_router_006:router_007|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_007                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4_mm_interconnect_0_router_006                                   ; system_t4    ;
;          |system_t4_mm_interconnect_0_router_006:router_008|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_008                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4_mm_interconnect_0_router_006                                   ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_mm_interconnect_0_rsp_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_mm_interconnect_0_rsp_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_rsp_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                                             ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_rsp_mux                                      ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_mux:rsp_mux_003|                                                                                                             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_rsp_mux                                      ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_mux:rsp_mux_004|                                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_rsp_mux                                      ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_mux:rsp_mux_005|                                                                                                             ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_005                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_rsp_mux                                      ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                                 ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_t4_mm_interconnect_0_rsp_mux                                      ; system_t4    ;
;       |system_t4_nios2_gen2_0:nios2_gen2_0|                                                                                                                            ; 1599 (0)            ; 1259 (16)                 ; 10752       ; 6            ; 0       ; 3         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_t4_nios2_gen2_0                                                   ; system_t4    ;
;          |system_t4_nios2_gen2_0_cpu:cpu|                                                                                                                              ; 1599 (1313)         ; 1243 (910)                ; 10752       ; 6            ; 0       ; 3         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; system_t4_nios2_gen2_0_cpu                                               ; system_t4    ;
;             |system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|                                                                                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                                                                                                                     ; system_t4_nios2_gen2_0_cpu_bht_module                                    ; system_t4    ;
;                |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                                               ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                                                                                                                                                            ; altsyncram_97d1                                                          ; work         ;
;             |system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|                                                                            ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                            ; system_t4_nios2_gen2_0_cpu_mult_cell                                     ; system_t4    ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                                                    ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                                                                                                         ; altera_mult_add                                                          ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                                                ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                                                                                                                     ; altera_mult_add_vkp2                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                        ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                            ; altera_mult_add_rtl                                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                   ; ama_multiplier_function                                                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                                                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                                                                                                 ; ama_register_function                                                    ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                    ; lpm_mult                                                                 ; work         ;
;                               |mult_jp01:auto_generated|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                                                                                                                           ; mult_jp01                                                                ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                                                    ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                                                                                                         ; altera_mult_add                                                          ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                                                ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                                                                                                                     ; altera_mult_add_vkp2                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                        ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                            ; altera_mult_add_rtl                                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                   ; ama_multiplier_function                                                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                                                         ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                                                                                                 ; ama_register_function                                                    ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                    ; lpm_mult                                                                 ; work         ;
;                               |mult_j011:auto_generated|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                                                                                                                           ; mult_j011                                                                ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                                                    ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                                                                                                         ; altera_mult_add                                                          ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                                                ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                                                                                                                     ; altera_mult_add_vkp2                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                        ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                            ; altera_mult_add_rtl                                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                   ; ama_multiplier_function                                                  ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                                                         ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                                                                                                 ; ama_register_function                                                    ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                    ; lpm_mult                                                                 ; work         ;
;                               |mult_j011:auto_generated|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                                                                                                                           ; mult_j011                                                                ; work         ;
;             |system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|                                                                            ; 286 (33)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                            ; system_t4_nios2_gen2_0_cpu_nios2_oci                                     ; system_t4    ;
;                |system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|                                                     ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                                          ; system_t4_nios2_gen2_0_cpu_debug_slave_wrapper                           ; system_t4    ;
;                   |sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy                                                                                                                                                                                                        ; sld_virtual_jtag_basic                                                   ; work         ;
;                   |system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|                                                    ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk                                                                                                                                                                          ; system_t4_nios2_gen2_0_cpu_debug_slave_sysclk                            ; system_t4    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                     ; altera_std_synchronizer                                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                     ; altera_std_synchronizer                                                  ; work         ;
;                   |system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|                                                          ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck                                                                                                                                                                                ; system_t4_nios2_gen2_0_cpu_debug_slave_tck                               ; system_t4    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                           ; altera_std_synchronizer                                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                           ; altera_std_synchronizer                                                  ; work         ;
;                |system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|                                                           ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                ; system_t4_nios2_gen2_0_cpu_nios2_avalon_reg                              ; system_t4    ;
;                |system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break|                                                             ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                  ; system_t4_nios2_gen2_0_cpu_nios2_oci_break                               ; system_t4    ;
;                |system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug|                                                             ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                  ; system_t4_nios2_gen2_0_cpu_nios2_oci_debug                               ; system_t4    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                              ; altera_std_synchronizer                                                  ; work         ;
;                |system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|                                                                   ; 112 (112)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                        ; system_t4_nios2_gen2_0_cpu_nios2_ocimem                                  ; system_t4    ;
;                   |system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram|                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram                                                                                                                                                                                               ; system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module                          ; system_t4    ;
;                      |altsyncram:the_altsyncram|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                     ; altsyncram                                                               ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                                                                                                      ; altsyncram_ac71                                                          ; work         ;
;             |system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a|                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                             ; system_t4_nios2_gen2_0_cpu_register_bank_a_module                        ; system_t4    ;
;                |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                               ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_fic1                                                          ; work         ;
;             |system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b|                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                             ; system_t4_nios2_gen2_0_cpu_register_bank_b_module                        ; system_t4    ;
;                |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                               ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_fic1                                                          ; work         ;
;       |system_t4_onchip_memory2_0:onchip_memory2_0|                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_onchip_memory2_0                                               ; system_t4    ;
;          |altsyncram:the_altsyncram|                                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                               ; work         ;
;             |altsyncram_0bd1:auto_generated|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0bd1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_0bd1                                                          ; work         ;
;       |system_t4_sgdma_0:sgdma_0|                                                                                                                                      ; 584 (8)             ; 702 (3)                   ; 1464        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_t4_sgdma_0                                                        ; system_t4    ;
;          |system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|                                                                                                         ; 333 (0)             ; 462 (0)                   ; 70          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_sgdma_0_chain                                                  ; system_t4    ;
;             |control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|                              ; 152 (152)           ; 172 (172)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0                                                                                                                                                                                                                                                                                                                   ; control_status_slave_which_resides_within_system_t4_sgdma_0              ; system_t4    ;
;             |descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|                                        ; 165 (129)           ; 242 (203)                 ; 70          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0                                                                                                                                                                                                                                                                                                                             ; descriptor_read_which_resides_within_system_t4_sgdma_0                   ; system_t4    ;
;                |altshift_taps:desc_assembler_rtl_0|                                                                                                                    ; 5 (0)               ; 4 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0                                                                                                                                                                                                                                                                                          ; altshift_taps                                                            ; work         ;
;                   |shift_taps_e4n:auto_generated|                                                                                                                      ; 5 (0)               ; 4 (1)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_e4n                                                           ; work         ;
;                      |altsyncram_s1b1:altsyncram2|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2                                                                                                                                                                                                                                ; altsyncram_s1b1                                                          ; work         ;
;                      |cntr_4pf:cntr1|                                                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|cntr_4pf:cntr1                                                                                                                                                                                                                                             ; cntr_4pf                                                                 ; work         ;
;                      |cntr_r8h:cntr3|                                                                                                                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|cntr_r8h:cntr3                                                                                                                                                                                                                                             ; cntr_r8h                                                                 ; work         ;
;                |altshift_taps:desc_assembler_rtl_1|                                                                                                                    ; 10 (0)              ; 6 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1                                                                                                                                                                                                                                                                                          ; altshift_taps                                                            ; work         ;
;                   |shift_taps_d4n:auto_generated|                                                                                                                      ; 10 (2)              ; 6 (3)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_d4n                                                           ; work         ;
;                      |altsyncram_1961:altsyncram4|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4                                                                                                                                                                                                                                ; altsyncram_1961                                                          ; work         ;
;                      |cntr_6pf:cntr1|                                                                                                                                  ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                                                             ; cntr_6pf                                                                 ; work         ;
;                      |cntr_p8h:cntr5|                                                                                                                                  ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|cntr_p8h:cntr5                                                                                                                                                                                                                                             ; cntr_p8h                                                                 ; work         ;
;                |altshift_taps:desc_assembler_rtl_2|                                                                                                                    ; 5 (0)               ; 4 (0)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2                                                                                                                                                                                                                                                                                          ; altshift_taps                                                            ; work         ;
;                   |shift_taps_s5n:auto_generated|                                                                                                                      ; 5 (0)               ; 4 (1)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_s5n                                                           ; work         ;
;                      |altsyncram_s1b1:altsyncram2|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|altsyncram_s1b1:altsyncram2                                                                                                                                                                                                                                ; altsyncram_s1b1                                                          ; work         ;
;                      |cntr_4pf:cntr1|                                                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|cntr_4pf:cntr1                                                                                                                                                                                                                                             ; cntr_4pf                                                                 ; work         ;
;                      |cntr_r8h:cntr3|                                                                                                                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|cntr_r8h:cntr3                                                                                                                                                                                                                                             ; cntr_r8h                                                                 ; work         ;
;                |descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo| ; 16 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo                                                                                                                                                                       ; descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo ; system_t4    ;
;                   |scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|                                                    ; 16 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo                                                                       ; scfifo                                                                   ; work         ;
;                      |a_fffifo:subfifo|                                                                                                                                ; 16 (3)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo                                                      ; a_fffifo                                                                 ; work         ;
;                         |a_fefifo:fifo_state|                                                                                                                          ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ; a_fefifo                                                                 ; work         ;
;                         |lpm_counter:rd_ptr|                                                                                                                           ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ; lpm_counter                                                              ; work         ;
;                            |cntr_0bf:auto_generated|                                                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated           ; cntr_0bf                                                                 ; work         ;
;                         |lpm_ff:last_data_node[0]|                                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ; lpm_ff                                                                   ; work         ;
;                         |lpm_ff:last_data_node[1]|                                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ; lpm_ff                                                                   ; work         ;
;                         |lpm_ff:output_buffer|                                                                                                                         ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ; lpm_ff                                                                   ; work         ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                                                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ; lpm_mux                                                                  ; work         ;
;                            |mux_drc:auto_generated|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_drc:auto_generated ; mux_drc                                                                  ; work         ;
;             |descriptor_write_which_resides_within_system_t4_sgdma_0:the_descriptor_write_which_resides_within_system_t4_sgdma_0|                                      ; 16 (16)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_write_which_resides_within_system_t4_sgdma_0:the_descriptor_write_which_resides_within_system_t4_sgdma_0                                                                                                                                                                                                                                                                                                                           ; descriptor_write_which_resides_within_system_t4_sgdma_0                  ; system_t4    ;
;          |system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|                                                                                           ; 11 (0)              ; 8 (0)                     ; 66          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_sgdma_0_command_fifo                                           ; system_t4    ;
;             |scfifo:system_t4_sgdma_0_command_fifo_command_fifo|                                                                                                       ; 11 (0)              ; 8 (0)                     ; 66          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                                                                                              ; scfifo                                                                   ; work         ;
;                |scfifo_kc31:auto_generated|                                                                                                                            ; 11 (0)              ; 8 (0)                     ; 66          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated                                                                                                                                                                                                                                                                                                                                                   ; scfifo_kc31                                                              ; work         ;
;                   |a_dpfifo_ri31:dpfifo|                                                                                                                               ; 11 (9)              ; 8 (6)                     ; 66          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo                                                                                                                                                                                                                                                                                                                              ; a_dpfifo_ri31                                                            ; work         ;
;                      |altsyncram_t9h1:FIFOram|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 66          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram                                                                                                                                                                                                                                                                                                      ; altsyncram_t9h1                                                          ; work         ;
;                      |cntr_8o7:usedw_counter|                                                                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_8o7:usedw_counter                                                                                                                                                                                                                                                                                                       ; cntr_8o7                                                                 ; work         ;
;                      |cntr_snb:wr_ptr|                                                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr                                                                                                                                                                                                                                                                                                              ; cntr_snb                                                                 ; work         ;
;          |system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|                                                                                     ; 3 (3)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_sgdma_0_command_grabber                                        ; system_t4    ;
;          |system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|                                                                                 ; 23 (0)              ; 43 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t4_sgdma_0_desc_address_fifo                                      ; system_t4    ;
;             |scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|                                                                                             ; 23 (0)              ; 43 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                   ; work         ;
;                |a_fffifo:subfifo|                                                                                                                                      ; 23 (3)              ; 43 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo                                                                                                                                                                                                                                                                                                                                         ; a_fffifo                                                                 ; work         ;
;                   |a_fefifo:fifo_state|                                                                                                                                ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                                                                                                     ; a_fefifo                                                                 ; work         ;
;                   |lpm_counter:rd_ptr|                                                                                                                                 ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                                                                                                      ; lpm_counter                                                              ; work         ;
;                      |cntr_0bf:auto_generated|                                                                                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated                                                                                                                                                                                                                                                                                              ; cntr_0bf                                                                 ; work         ;
;                   |lpm_ff:last_data_node[0]|                                                                                                                           ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                                                                                                ; lpm_ff                                                                   ; work         ;
;                   |lpm_ff:last_data_node[1]|                                                                                                                           ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                                                                                                ; lpm_ff                                                                   ; work         ;
;                   |lpm_ff:output_buffer|                                                                                                                               ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                                                                                                    ; lpm_ff                                                                   ; work         ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                                                      ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                                                                                                                                                           ; lpm_mux                                                                  ; work         ;
;                      |mux_rsc:auto_generated|                                                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rsc:auto_generated                                                                                                                                                                                                                                                                                    ; mux_rsc                                                                  ; work         ;
;          |system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|                                                                                                       ; 146 (146)           ; 98 (98)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read                                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4_sgdma_0_m_read                                                 ; system_t4    ;
;          |system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|                                                                                               ; 49 (2)              ; 44 (8)                    ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo                                                                                                                                                                                                                                                                                                                                                                                                                                     ; system_t4_sgdma_0_m_readfifo                                             ; system_t4    ;
;             |system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|                                                                      ; 47 (0)              ; 36 (0)                    ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                                                                                 ; system_t4_sgdma_0_m_readfifo_m_readfifo                                  ; system_t4    ;
;                |scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|                                                                                             ; 47 (0)              ; 36 (0)                    ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                       ; scfifo                                                                   ; work         ;
;                   |scfifo_q041:auto_generated|                                                                                                                         ; 47 (0)              ; 36 (0)                    ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated                                                                                                                                                                                                                                                            ; scfifo_q041                                                              ; work         ;
;                      |a_dpfifo_1741:dpfifo|                                                                                                                            ; 47 (24)             ; 36 (13)                   ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo                                                                                                                                                                                                                                       ; a_dpfifo_1741                                                            ; work         ;
;                         |altsyncram_pdh1:FIFOram|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram                                                                                                                                                                                                               ; altsyncram_pdh1                                                          ; work         ;
;                         |cntr_2ob:rd_ptr_msb|                                                                                                                          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_2ob:rd_ptr_msb                                                                                                                                                                                                                   ; cntr_2ob                                                                 ; work         ;
;                         |cntr_3ob:wr_ptr|                                                                                                                              ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_3ob:wr_ptr                                                                                                                                                                                                                       ; cntr_3ob                                                                 ; work         ;
;                         |cntr_fo7:usedw_counter|                                                                                                                       ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_fo7:usedw_counter                                                                                                                                                                                                                ; cntr_fo7                                                                 ; work         ;
;          |system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|                                                                                 ; 11 (0)              ; 8 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t4_sgdma_0_status_token_fifo                                      ; system_t4    ;
;             |scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|                                                                                             ; 11 (0)              ; 8 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                   ; work         ;
;                |scfifo_5b31:auto_generated|                                                                                                                            ; 11 (0)              ; 8 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated                                                                                                                                                                                                                                                                                                                               ; scfifo_5b31                                                              ; work         ;
;                   |a_dpfifo_ch31:dpfifo|                                                                                                                               ; 11 (9)              ; 8 (6)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo                                                                                                                                                                                                                                                                                                          ; a_dpfifo_ch31                                                            ; work         ;
;                      |altsyncram_v6h1:FIFOram|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram                                                                                                                                                                                                                                                                                  ; altsyncram_v6h1                                                          ; work         ;
;                      |cntr_8o7:usedw_counter|                                                                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_8o7:usedw_counter                                                                                                                                                                                                                                                                                   ; cntr_8o7                                                                 ; work         ;
;                      |cntr_snb:wr_ptr|                                                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr                                                                                                                                                                                                                                                                                          ; cntr_snb                                                                 ; work         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0bd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; None ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 2            ; 16           ; 2            ; 16           ; 32     ; None ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48     ; None ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|altsyncram_s1b1:altsyncram2|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 2            ; 16           ; 2            ; 16           ; 32     ; None ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 2            ; 104          ; 2            ; 104          ; 208    ; None ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 10           ; 256          ; 10           ; 2560   ; None ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 2            ; 24           ; 2            ; 24           ; 48     ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                          ; IP Include File                                                                                         ;
+--------+-----------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                           ;                                                                                                         ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                       ;                                                                                                         ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                             ;                                                                                                         ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                           ;                                                                                                         ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                             ;                                                                                                         ;
; N/A    ; Qsys                              ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0                                                                                                                                                                                                                                                                                                                                                                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_irq_mapper                 ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_jtag_avalon_master         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_master_0:master_0                                                                                                                                                                                                                                                                                                                                      ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|system_t4_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                                                                                                                                           ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                           ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                     ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|system_t4_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                                                                                                                                           ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; timing_adapter                    ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|system_t4_master_0_timing_adt:timing_adt                                                                                                                                                                                                                                                                                             ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                            ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_mm_interconnect            ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                      ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                            ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_002                                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_003                                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_004                                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_005                                                                                                                                                                                                                                                            ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                                                   ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                                              ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                                                                                                                                         ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                          ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                       ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                             ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                   ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                         ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                           ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                      ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                          ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                      ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_002                                                                                                                                                                                                                                                                      ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_003                                                                                                                                                                                                                                                                      ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_005                                                                                                                                                                                                                                                                      ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_007                                                                                                                                                                                                                                                                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_008                                                                                                                                                                                                                                                                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_002                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_003                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_004                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_005                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent                                                                                                                                                                                                                                                                        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator                                                                                                                                                                                                                                                              ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_read_agent                                                                                                                                                                                                                                                           ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter                                                                                                                                                                                                                                                      ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_read_translator                                                                                                                                                                                                                                                 ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_write_agent                                                                                                                                                                                                                                                          ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_write_translator                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_width_adapter       ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter                                                                                                                                                                                                                                                       ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_m_read_limiter                                                                                                                                                                                                                                                               ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_width_adapter       ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter                                                                                                                                                                                                                                                       ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_m_read_translator                                                                                                                                                                                                                                                          ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_nios2_gen2                 ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                              ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                               ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                          ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                  ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                  ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                 ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                     ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                       ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                         ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                       ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                     ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace|system_t4_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t4_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                         ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo|system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_im:the_system_t4_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                             ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                     ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t4_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                           ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                         ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                             ;                                                                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                                                                         ;
; Altera ; altera_avalon_onchip_memory2      ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                      ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                           ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                       ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
; Altera ; altera_avalon_sgdma               ; 18.1    ; N/A          ; N/A           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0                                                                                                                                                                                                                                                                                                                                        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/system_t4.qsys ;
+--------+-----------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                       ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                                 ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                                 ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                                 ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                        ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                        ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                           ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                           ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                           ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                       ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                           ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                           ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                           ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                           ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                             ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 68                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0..3,5]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0..3,5]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..3,5]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[64..95,208..223]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|m_readfifo_data[4..8]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|status_reg[0..7]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|control_reg[31]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[15..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_im:the_system_t4_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_im:the_system_t4_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[2]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_m_read_limiter|last_dest_id[2]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter|last_dest_id[2]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|i_address[0,1]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[30]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[29]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[28]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[27]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[26]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[26]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[24]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[24]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[23]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[22]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[22]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[22]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[21]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[21]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[21]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[20]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[20]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[20]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[19]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[19]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[19]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[18]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[18]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[17]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[17]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[16]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[16]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[16]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[15]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[57]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[57]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                                                                                                     ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                                                                                                     ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                                                                                                     ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                                                                                                     ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                                                                                                     ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                                                                                                     ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                                                                                                     ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                             ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                             ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_byteen_field[0]                                                                                                                                                                                                                       ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_bwrap_field[0,1]                                                                                                                                                                                                                      ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_last_field[55]                                                                                                                                                                                                                        ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                                                                                                                                                        ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_last_field[53]                                                                                                                                                                                                                        ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[2,4,5]                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_last_field[36]                                                                                                                                                                                                                        ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[0]                                                                                                                                                                                                                         ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_last_field[54,60]                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_last_field[34]                                                                                                                                                                                                                        ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[1]                                                                                                                                                                                                                         ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_last_field[33]                                                                                                                                                                                                                        ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[3,6]                                                                                                                                                                                                                       ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[0]                                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                                                                                                                                                                                     ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter|last_channel[0]                                                                                                                                                                                                                             ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter|last_dest_id[1]                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                       ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                       ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                              ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                              ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                               ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                               ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|delayed_run                                                                                                                                   ; Merged with system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|delayed_run                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..13]                                                                                                                                                                                                                                                           ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[14]                                                                                                                                                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|remaining_transactions[0..15]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_read_agent|hold_waitrequest                                                                                                                                                                                                                                 ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_write_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent|hold_waitrequest                                                                                                                                                                                                                                          ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                                                                                                                                                                                                     ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter|last_dest_id[0]                                                                                                                                                                                                                             ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter|last_channel[2]                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                               ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                               ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                              ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                              ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                       ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                    ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                     ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                     ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1,5..9,11..14]                                                                                                                                                                                                                                                  ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..13]                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[4]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[4]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|locked[4]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[14]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_address_field[0..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_last_field[35]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_channel[0..2]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_use_reg                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[0..23]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|byteen_reg[0..3]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                       ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                              ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                               ; Merged with system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|error                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15..31]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[15..31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[15..31]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[15..31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[24..31]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[15..31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 674                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                         ; Stuck at GND                   ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[17],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[16],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[15],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[14],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[13],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[12],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[11],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[10],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[9],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[8],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[7],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[6],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[5],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[4],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[3],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[2],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[1],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[0],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|byteen_reg[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|byteen_reg[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|byteen_reg[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|byteen_reg[0],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_use_reg                                                                                                                                                                                                                                 ; Stuck at GND                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[31],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[30],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[29],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[28],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[27],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[26],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[25],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[24],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[23],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[22],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[21],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[20],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[19],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[18],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[17],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[16],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[15],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[31],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[30],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[29],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[28],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[27],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[26],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[25],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[24],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[23],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[22],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[21],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[20],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[19],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[18],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[17],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[16],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[15],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[19],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[17],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[16],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[15]                                                                                                                                            ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                                                                                           ; Stuck at GND                   ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_last_field[35],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_channel[2],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[15],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[16],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[17],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[18],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[19],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[20],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[21],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[22],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[23],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[24],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[25],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[26],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[27],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[28],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[29],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[30],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[31]                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                                                                                                                                       ; Stuck at GND                   ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[4],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[4],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|locked[4],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[23],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[22],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[21],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[20],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[19],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|data_reg[18],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[1][108],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[0][108],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                                                                                               ; Lost Fanouts                   ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                                                 ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator|av_chipselect_pre                                                                                                                                                                                                                                 ; Stuck at GND                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|control_reg[31],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|error,                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[31],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[30],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[29],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[28],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[27],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[26],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[25],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[24]                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                            ; Stuck at GND                   ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ; Stuck at GND                   ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[24]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[24],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[24]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[17]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[17]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[25]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[26]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[26],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[26]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[27]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[28]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[29]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[29]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[18]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[18]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[19]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[19],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[19]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[21]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[21],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[21]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[30]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[30]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[22]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[22],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[22]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[31]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[23]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[16],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[16],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[16]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[15]                                                                                                                              ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[20]                                                                                                                                     ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[20],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_address_fifo_data[20]                                                                                                                              ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[17]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[16]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[15]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                         ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|m_readfifo_data[8]                                                                                                                                                                                                                                            ; Lost Fanouts                   ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|read_command_data_reg[57],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|read_command_data[57]                                                                                                                                                                                                                                 ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|i_address[1],                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|i_address[0]                                                                                                                                                                                                                                                                                                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[14]                                                                                                                                                                                                                                                              ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                             ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                 ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                 ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                                                                                                       ; Stuck at GND                   ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; Stuck at GND                   ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                            ; Stuck at GND                   ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2808  ;
; Number of registers using Synchronous Clear  ; 143   ;
; Number of registers using Synchronous Load   ; 244   ;
; Number of registers using Asynchronous Clear ; 2216  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2144  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system_t4:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                     ; 1       ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                  ; 1       ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                  ; 4       ;
; system_t4:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                     ; 2       ;
; system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                              ; 225     ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_state[0]                                                                                                                                                                                                                    ; 10      ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                    ; 29      ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; 1       ;
; system_t4:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                     ; 1       ;
; system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; 1       ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 1       ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 1       ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 1       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                    ; 11      ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                                                                ; 3       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                        ; 2       ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; 1       ;
; system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; 1       ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 1       ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                       ; 2       ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                             ; 1       ;
; system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                            ; 8       ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6                                             ; 8       ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4                                             ; 8       ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|dffe4                                             ; 15      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 29                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                                  ; Megafunction                                                                                                                                                                                                                      ; Type       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                                                                                                                                                                                                 ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0                                                                                                                                                     ; RAM        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[16..23,48..55,80..87,112..119,144..151,176..183,208..215,240..247] ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler_rtl_0 ; SHIFT_TAPS ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[56..63,88..95,120..127,152..159,184..191,216..223]                 ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler_rtl_1 ; SHIFT_TAPS ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler[0..15,32..47,64..79,96..111]                                       ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler_rtl_2 ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|received_desc_counter[0]                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|posted_desc_counter[0]                                                                                                                              ;
; 3:1                ; 56 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg[23]                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|received_data_counter[3]                                                                                                                                                                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_inst_result[17]                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_inst_result[7]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_slow_inst_result[9]                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_slow_inst_result[16]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[23]                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|transactions_left_to_post[6]                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lecture_4|system_t4:u0|stled:st2led_0|l_cnt[0]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                                                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]                                                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                     ;
; 16:1               ; 27 bits   ; 270 LEs       ; 54 LEs               ; 216 LEs                ; Yes        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|csr_readdata[29]                                                                                                                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|csr_readdata[3]                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                         ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                                                                                             ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                                                  ;
; 134:1              ; 4 bits    ; 356 LEs       ; 48 LEs               ; 308 LEs                ; Yes        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_state[1]                                                                                                                                                                                                                                                     ;
; 134:1              ; 2 bits    ; 178 LEs       ; 22 LEs               ; 156 LEs                ; Yes        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_state[4]                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[8]                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_logic_result[16]                                                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_006|src_channel[1]                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_007|src_channel[1]                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_008|src_channel[0]                                                                                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[25]                                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_src2_reg[9]                                                                                                                                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|F_pc_nxt[3]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                   ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                              ;
; 36:1               ; 4 bits    ; 96 LEs        ; 68 LEs               ; 28 LEs                 ; Yes        ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                       ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                      ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0bd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|altsyncram_s1b1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                               ;
; PLI_PORT       ; 50000 ; Signed Integer                                               ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                          ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                          ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                          ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                            ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                  ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                  ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                  ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                  ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                          ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                  ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                  ;
; sld_sim_action          ;                        ; String                                                                                                                                                                          ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                  ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                          ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                          ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                 ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                        ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                        ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                         ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                     ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                     ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                     ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                  ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                  ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                  ;
; FAST_VER              ; 0     ; Signed Integer                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                  ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                        ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                        ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_0bd1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; lpm_width               ; 7            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; LPM_WIDTHU              ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; USE_EAB                 ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER          ; NOTHING      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                         ;
; lpm_width               ; 10           ; Signed Integer                                                                                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                                                                                                                                                                         ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_q041  ; Untyped                                                                                                                                                                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                            ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                  ;
; lpm_width               ; 104          ; Signed Integer                                                                                                                                                  ;
; LPM_NUMWORDS            ; 2            ; Signed Integer                                                                                                                                                  ;
; LPM_WIDTHU              ; 1            ; Signed Integer                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_kc31  ; Untyped                                                                                                                                                         ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                      ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 2            ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHU              ; 1            ; Signed Integer                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                             ;
; USE_EAB                 ; OFF          ; Untyped                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER          ; NOTHING      ; Untyped                                                                                                                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                      ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 2            ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHU              ; 1            ; Signed Integer                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_5b31  ; Untyped                                                                                                                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|stled:st2led_0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DIV            ; 14    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_read_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_write_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_m_read_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 8     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 1     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 1     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 1     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_read_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 3     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_write_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 4     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 2     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 61    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 61    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 59    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 59    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 58    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 58    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 75    ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 72    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_H           ; 68    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 68    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W           ; 1     ; Signed Integer                                                                                                      ;
; ID                        ; 5     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 1     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router|system_t4_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_001|system_t4_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_002|system_t4_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_003|system_t4_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_004:router_004|system_t4_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_005|system_t4_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_006|system_t4_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_007|system_t4_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_008|system_t4_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                    ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                    ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                    ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                    ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_m_read_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                           ;
; VALID_WIDTH               ; 1     ; Signed Integer                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_004|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_005|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                               ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 52    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 53    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 55    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 76    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 77    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 56    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 57    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 78    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 80    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                               ;
; IN_ST_DATA_W                  ; 81    ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                               ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                               ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                               ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                               ;
; OUT_ST_DATA_W                 ; 81    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|altera_reset_controller:rst_controller ;
+---------------------------+-------+--------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                         ;
+---------------------------+-------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                       ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                               ;
+---------------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_0qg1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                           ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                        ;
; NUMBER_OF_TAPS ; 2              ; Untyped                                                                                                                                                                                                                                                        ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                                                                        ;
; WIDTH          ; 8              ; Untyped                                                                                                                                                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_e4n ; Untyped                                                                                                                                                                                                                                                        ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                           ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                        ;
; NUMBER_OF_TAPS ; 2              ; Untyped                                                                                                                                                                                                                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                                                                                                        ;
; WIDTH          ; 8              ; Untyped                                                                                                                                                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_d4n ; Untyped                                                                                                                                                                                                                                                        ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                           ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                                        ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                                                                        ;
; WIDTH          ; 16             ; Untyped                                                                                                                                                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_s5n ; Untyped                                                                                                                                                                                                                                                        ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                        ;
; Entity Instance                           ; system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 5                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance            ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Entity Instance            ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance            ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 104                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance            ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Entity Instance            ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 24                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                                                                               ;
; Entity Instance            ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                                                               ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                               ;
; Entity Instance            ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                                                                                               ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                               ;
; Entity Instance            ; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                                                               ;
;     -- WIDTH               ; 16                                                                                                                                                                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------+
; Port           ; Type   ; Severity ; Details                                    ;
+----------------+--------+----------+--------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                     ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                               ;
+----------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                   ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                   ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                         ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_006|system_t4_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_004:router_004|system_t4_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router|system_t4_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                    ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_write_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_read_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_m_read_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_write_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_read_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m_readfifo_usedw[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_write_which_resides_within_system_t4_sgdma_0:the_descriptor_write_which_resides_within_system_t4_sgdma_0" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; t_eop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controlbitsfifo_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
; controlbitsfifo_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; atlantic_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; control             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; generate_eop        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; next_desc           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; read_fixed_address  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; write_fixed_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                             ;
+--------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------+
; Port          ; Type   ; Severity ; Details                                  ;
+---------------+--------+----------+------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                   ;
+---------------+--------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                 ;
+-------------------+--------+----------+---------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                  ;
+-------------------+--------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                               ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                          ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                  ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                     ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                    ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t4:u0"                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; st2led_0_ledcom_export ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; st2led_0_ledseg_export ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "st2led_0_ledseg_export[7..4]" have no fanouts                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 70                          ;
; cycloneiii_ff         ; 2641                        ;
;     CLR               ; 414                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 286                         ;
;     ENA CLR           ; 1517                        ;
;     ENA CLR SCLR      ; 37                          ;
;     ENA CLR SCLR SLD  ; 60                          ;
;     ENA CLR SLD       ; 129                         ;
;     ENA SLD           ; 21                          ;
;     SCLR              ; 14                          ;
;     SLD               ; 20                          ;
;     plain             ; 140                         ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 3835                        ;
;     arith             ; 434                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 279                         ;
;         3 data inputs ; 153                         ;
;     normal            ; 3401                        ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 54                          ;
;         2 data inputs ; 263                         ;
;         3 data inputs ; 1024                        ;
;         4 data inputs ; 2051                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 231                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.60                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 197                                      ;
; cycloneiii_ff         ; 95                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 36                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 169                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 160                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 30                                       ;
;         3 data inputs ; 46                                       ;
;         4 data inputs ; 77                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.08                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:15     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 18 00:19:05 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lecture_4 -c lecture_4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "system_t4.qsys"
Info (12250): 2022.12.18.01:19:17 Progress: Loading lecture_4/system_t4.qsys
Info (12250): 2022.12.18.01:19:17 Progress: Reading input file
Info (12250): 2022.12.18.01:19:17 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2022.12.18.01:19:18 Progress: Parameterizing module clk_0
Info (12250): 2022.12.18.01:19:18 Progress: Adding master_0 [altera_jtag_avalon_master 18.1]
Info (12250): 2022.12.18.01:19:18 Progress: Parameterizing module master_0
Info (12250): 2022.12.18.01:19:18 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2022.12.18.01:19:18 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2022.12.18.01:19:18 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2022.12.18.01:19:18 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2022.12.18.01:19:18 Progress: Adding sgdma_0 [altera_avalon_sgdma 18.1]
Info (12250): 2022.12.18.01:19:18 Progress: Parameterizing module sgdma_0
Info (12250): 2022.12.18.01:19:18 Progress: Adding st2led_0 [st2led 1.0]
Info (12250): 2022.12.18.01:19:19 Progress: Parameterizing module st2led_0
Info (12250): 2022.12.18.01:19:19 Progress: Building connections
Info (12250): 2022.12.18.01:19:19 Progress: Parameterizing connections
Info (12250): 2022.12.18.01:19:19 Progress: Validating
Info (12250): 2022.12.18.01:19:20 Progress: Done reading input file
Info (12250): System_t4.sgdma_0: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): System_t4: Generating system_t4 "system_t4" for QUARTUS_SYNTH
Info (12250): Master_0: "system_t4" instantiated altera_jtag_avalon_master "master_0"
Info (12250): Nios2_gen2_0: "system_t4" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'system_t4_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_t4_onchip_memory2_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0002_onchip_memory2_0_gen//system_t4_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'system_t4_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "system_t4" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sgdma_0: Starting RTL generation for module 'system_t4_sgdma_0'
Info (12250): Sgdma_0:   Generation command is [exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_t4_sgdma_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0003_sgdma_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0003_sgdma_0_gen//system_t4_sgdma_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sgdma_0: Done RTL generation for module 'system_t4_sgdma_0'
Info (12250): Sgdma_0: "system_t4" instantiated altera_avalon_sgdma "sgdma_0"
Info (12250): St2led_0: "system_t4" instantiated st2led "st2led_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "system_t4" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "system_t4" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "system_t4" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info (12250): Cpu: Starting RTL generation for module 'system_t4_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_t4_nios2_gen2_0_cpu --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0015_cpu_gen/ --quartus_bindir=C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_3412762767702139287.dir/0015_cpu_gen//system_t4_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.12.18 00:19:35 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.12.18 00:19:35 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.12.18 00:19:36 (*)     Testbench
Info (12250): Cpu: # 2022.12.18 00:19:37 (*)     Instruction decoding
Info (12250): Cpu: # 2022.12.18 00:19:37 (*)       Instruction fields
Info (12250): Cpu: # 2022.12.18 00:19:37 (*)       Instruction decodes
Info (12250): Cpu: # 2022.12.18 00:19:37 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2022.12.18 00:19:37 (*)       Instruction controls
Info (12250): Cpu: # 2022.12.18 00:19:37 (*)     Pipeline frontend
Info (12250): Cpu: # 2022.12.18 00:19:37 (*)     Pipeline backend
Info (12250): Cpu: # 2022.12.18 00:19:39 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.12.18 00:19:40 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2022.12.18 00:19:40 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'system_t4_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Sgdma_0_csr_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sgdma_0_csr_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Sgdma_0_csr_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sgdma_0_csr_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Sgdma_0_descriptor_read_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "sgdma_0_descriptor_read_limiter"
Info (12250): Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv
Info (12250): Sgdma_0_m_read_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sgdma_0_m_read_cmd_width_adapter"
Info (12250): Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): System_t4: Done "system_t4" with 34 modules, 61 files
Info (12249): Finished elaborating Platform Designer system entity "system_t4.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file lecture_4.v
    Info (12023): Found entity 1: lecture_4 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file st2led.v
    Info (12023): Found entity 1: stled File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/st2led.v Line: 1
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/system_t4/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/system_t4/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system_t4/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system_t4/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/st2led.v
    Info (12023): Found entity 1: stled File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_irq_mapper.sv
    Info (12023): Found entity 1: system_t4_irq_mapper File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_master_0.v
    Info (12023): Found entity 1: system_t4_master_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: system_t4_master_0_b2p_adapter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: system_t4_master_0_p2b_adapter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_master_0_timing_adt.sv
    Info (12023): Found entity 1: system_t4_master_0_timing_adt File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v
    Info (12023): Found entity 1: system_t4_mm_interconnect_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_t4_mm_interconnect_0_avalon_st_adapter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_t4_mm_interconnect_0_cmd_demux File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: system_t4_mm_interconnect_0_cmd_demux_001 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_t4_mm_interconnect_0_cmd_mux File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_t4_mm_interconnect_0_router_default_decode File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_t4_mm_interconnect_0_router File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: system_t4_mm_interconnect_0_router_004_default_decode File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: system_t4_mm_interconnect_0_router_004 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: system_t4_mm_interconnect_0_router_006_default_decode File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: system_t4_mm_interconnect_0_router_006 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_t4_mm_interconnect_0_rsp_demux File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_t4_mm_interconnect_0_rsp_mux File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0.v
    Info (12023): Found entity 1: system_t4_nios2_gen2_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0.v Line: 9
Info (12021): Found 22 design units, including 22 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: system_t4_nios2_gen2_0_cpu_bht_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: system_t4_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 90
    Info (12023): Found entity 3: system_t4_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 156
    Info (12023): Found entity 4: system_t4_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 222
    Info (12023): Found entity 5: system_t4_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 368
    Info (12023): Found entity 6: system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 661
    Info (12023): Found entity 7: system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 922
    Info (12023): Found entity 8: system_t4_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 1111
    Info (12023): Found entity 9: system_t4_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 1294
    Info (12023): Found entity 10: system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 1362
    Info (12023): Found entity 11: system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 1444
    Info (12023): Found entity 12: system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 1516
    Info (12023): Found entity 13: system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 1559
    Info (12023): Found entity 14: system_t4_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 1606
    Info (12023): Found entity 15: system_t4_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2092
    Info (12023): Found entity 16: system_t4_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2115
    Info (12023): Found entity 17: system_t4_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2185
    Info (12023): Found entity 18: system_t4_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2202
    Info (12023): Found entity 19: system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2295
    Info (12023): Found entity 20: system_t4_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2360
    Info (12023): Found entity 21: system_t4_nios2_gen2_0_cpu_nios2_oci File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2541
    Info (12023): Found entity 22: system_t4_nios2_gen2_0_cpu File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 3086
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: system_t4_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: system_t4_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: system_t4_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: system_t4_nios2_gen2_0_cpu_mult_cell File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: system_t4_nios2_gen2_0_cpu_test_bench File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v
    Info (12023): Found entity 1: system_t4_onchip_memory2_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v Line: 21
Info (12021): Found 13 design units, including 13 entities, in source file db/ip/system_t4/submodules/system_t4_sgdma_0.v
    Info (12023): Found entity 1: control_status_slave_which_resides_within_system_t4_sgdma_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 21
    Info (12023): Found entity 2: descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 436
    Info (12023): Found entity 3: descriptor_read_which_resides_within_system_t4_sgdma_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 499
    Info (12023): Found entity 4: descriptor_write_which_resides_within_system_t4_sgdma_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 811
    Info (12023): Found entity 5: system_t4_sgdma_0_chain File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 941
    Info (12023): Found entity 6: system_t4_sgdma_0_command_grabber File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1150
    Info (12023): Found entity 7: system_t4_sgdma_0_m_read File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1259
    Info (12023): Found entity 8: system_t4_sgdma_0_m_readfifo_m_readfifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1568
    Info (12023): Found entity 9: system_t4_sgdma_0_m_readfifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1635
    Info (12023): Found entity 10: system_t4_sgdma_0_command_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1790
    Info (12023): Found entity 11: system_t4_sgdma_0_desc_address_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1853
    Info (12023): Found entity 12: system_t4_sgdma_0_status_token_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1916
    Info (12023): Found entity 13: system_t4_sgdma_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1979
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t4/system_t4.v
    Info (12023): Found entity 1: system_t4 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v Line: 6
Warning (10037): Verilog HDL or VHDL warning at system_t4_sgdma_0.v(1460): conditional expression evaluates to a constant File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1460
Info (12127): Elaborating entity "lecture_4" for the top level hierarchy
Info (12128): Elaborating entity "system_t4" for hierarchy "system_t4:u0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 12
Info (12128): Elaborating entity "system_t4_master_0" for hierarchy "system_t4:u0|system_t4_master_0:master_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v Line: 97
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "system_t4_master_0_timing_adt" for hierarchy "system_t4:u0|system_t4_master_0:master_0|system_t4_master_0_timing_adt:timing_adt" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at system_t4_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "system_t4_master_0_b2p_adapter" for hierarchy "system_t4:u0|system_t4_master_0:master_0|system_t4_master_0_b2p_adapter:b2p_adapter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at system_t4_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at system_t4_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "system_t4_master_0_p2b_adapter" for hierarchy "system_t4:u0|system_t4_master_0:master_0|system_t4_master_0_p2b_adapter:p2b_adapter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "system_t4_nios2_gen2_0" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v Line: 126
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_test_bench" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_test_bench:the_system_t4_nios2_gen2_0_cpu_test_bench" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 5285
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_bht_module" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 6335
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 7291
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 7309
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_mult_cell" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 7894
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altera_mult_add_vkp2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 8224
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2758
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 292
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2788
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2811
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2838
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2876
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2891
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t4_nios2_gen2_0_cpu_nios2_oci_dtrace|system_t4_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t4_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 1412
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2906
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo|system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t4_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 1725
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 1734
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo|system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t4_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 1743
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t4_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2911
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_im:the_system_t4_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2925
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2944
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2964
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2511
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2335
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 3066
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "system_t4_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_t4_onchip_memory2_0" for hierarchy "system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0bd1.tdf
    Info (12023): Found entity 1: altsyncram_0bd1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_0bd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0bd1" for hierarchy "system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0bd1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t4_sgdma_0" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v Line: 171
Info (12128): Elaborating entity "system_t4_sgdma_0_chain" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 2158
Info (12128): Elaborating entity "control_status_slave_which_resides_within_system_t4_sgdma_0" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1081
Info (12128): Elaborating entity "descriptor_read_which_resides_within_system_t4_sgdma_0" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1113
Info (12128): Elaborating entity "descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 795
Info (12128): Elaborating entity "scfifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 474
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 474
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 474
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12131): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo", which is child of megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12128): Elaborating entity "lpm_ff" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12131): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]", which is child of megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12128): Elaborating entity "lpm_mux" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12131): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_drc.tdf
    Info (12023): Found entity 1: mux_drc File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mux_drc.tdf Line: 22
Info (12128): Elaborating entity "mux_drc" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_drc:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "lpm_counter" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 104
Info (12131): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0bf.tdf
    Info (12023): Found entity 1: cntr_0bf File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_0bf.tdf Line: 25
Info (12128): Elaborating entity "cntr_0bf" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "a_fefifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 111
Info (12131): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 111
Info (12128): Elaborating entity "lpm_compare" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 76
Info (12131): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6fg.tdf
    Info (12023): Found entity 1: cmpr_6fg File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_6fg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6fg" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_6fg:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 81
Info (12131): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 81
Info (12128): Elaborating entity "descriptor_write_which_resides_within_system_t4_sgdma_0" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_write_which_resides_within_system_t4_sgdma_0:the_descriptor_write_which_resides_within_system_t4_sgdma_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1136
Info (12128): Elaborating entity "system_t4_sgdma_0_command_grabber" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 2171
Info (12128): Elaborating entity "system_t4_sgdma_0_m_read" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 2193
Info (10264): Verilog HDL Case Statement information at system_t4_sgdma_0.v(1461): all case item expressions in this case statement are onehot File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1461
Info (12128): Elaborating entity "system_t4_sgdma_0_m_readfifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 2210
Info (12128): Elaborating entity "system_t4_sgdma_0_m_readfifo_m_readfifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1703
Info (12128): Elaborating entity "scfifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1610
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1610
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1610
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q041.tdf
    Info (12023): Found entity 1: scfifo_q041 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_q041.tdf Line: 24
Info (12128): Elaborating entity "scfifo_q041" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1741.tdf
    Info (12023): Found entity 1: a_dpfifo_1741 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_1741" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_q041.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdh1.tdf
    Info (12023): Found entity 1: altsyncram_pdh1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdh1" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf
    Info (12023): Found entity 1: cmpr_ls8 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_ls8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cmpr_ls8:almost_full_comparer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cmpr_ls8:two_comparison" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf
    Info (12023): Found entity 1: cntr_2ob File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_2ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_2ob" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_2ob:rd_ptr_msb" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf
    Info (12023): Found entity 1: cntr_fo7 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_fo7.tdf Line: 25
Info (12128): Elaborating entity "cntr_fo7" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_fo7:usedw_counter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf
    Info (12023): Found entity 1: cntr_3ob File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_3ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_3ob" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_3ob:wr_ptr" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_1741.tdf Line: 58
Info (12128): Elaborating entity "system_t4_sgdma_0_command_fifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 2223
Info (12128): Elaborating entity "scfifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1828
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1828
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1828
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "104"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_kc31.tdf
    Info (12023): Found entity 1: scfifo_kc31 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_kc31" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ri31.tdf
    Info (12023): Found entity 1: a_dpfifo_ri31 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf Line: 30
Info (12128): Elaborating entity "a_dpfifo_ri31" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_kc31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t9h1.tdf
    Info (12023): Found entity 1: altsyncram_t9h1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t9h1" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf
    Info (12023): Found entity 1: cmpr_es8 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_es8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_es8" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cmpr_es8:almost_full_comparer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf
    Info (12023): Found entity 1: cntr_8o7 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_8o7.tdf Line: 25
Info (12128): Elaborating entity "cntr_8o7" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_8o7:usedw_counter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf
    Info (12023): Found entity 1: cntr_snb File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_snb.tdf Line: 25
Info (12128): Elaborating entity "cntr_snb" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ri31.tdf Line: 53
Info (12128): Elaborating entity "system_t4_sgdma_0_desc_address_fifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 2236
Info (12128): Elaborating entity "scfifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1891
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1891
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1891
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12131): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo", which is child of megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12128): Elaborating entity "lpm_ff" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12131): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]", which is child of megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12128): Elaborating entity "lpm_mux" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12131): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mux_rsc.tdf Line: 22
Info (12128): Elaborating entity "mux_rsc" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rsc:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "system_t4_sgdma_0_status_token_fifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 2249
Info (12128): Elaborating entity "scfifo" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1954
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1954
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 1954
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5b31.tdf
    Info (12023): Found entity 1: scfifo_5b31 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_5b31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_5b31" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ch31.tdf
    Info (12023): Found entity 1: a_dpfifo_ch31 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ch31.tdf Line: 30
Info (12128): Elaborating entity "a_dpfifo_ch31" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/scfifo_5b31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v6h1.tdf
    Info (12023): Found entity 1: altsyncram_v6h1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_v6h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v6h1" for hierarchy "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/a_dpfifo_ch31.tdf Line: 43
Info (12128): Elaborating entity "stled" for hierarchy "system_t4:u0|stled:st2led_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v Line: 185
Warning (10230): Verilog HDL assignment warning at st2led.v(34): truncated value with size 32 to match size of target (14) File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 34
Warning (10230): Verilog HDL assignment warning at st2led.v(45): truncated value with size 32 to match size of target (2) File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 45
Warning (10230): Verilog HDL assignment warning at st2led.v(53): truncated value with size 32 to match size of target (4) File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 53
Info (12128): Elaborating entity "system_t4_mm_interconnect_0" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v Line: 246
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 696
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_read_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 756
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_descriptor_write_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 816
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 876
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_0_m_read_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 936
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 996
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 1060
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 1124
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 1188
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 1269
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_read_agent" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 1350
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_write_agent" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 1431
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 1512
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 1593
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 1674
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 1758
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 1799
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_router" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 2065
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_router_default_decode" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router|system_t4_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_router_004" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_004:router_004" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 2129
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_router_004_default_decode" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_004:router_004|system_t4_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv Line: 181
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_router_006" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_006" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 2161
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_router_006_default_decode" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_006|system_t4_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv Line: 180
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 2243
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_m_read_limiter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 2293
Warning (10230): Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 6 to match size of target (1) File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_traffic_limiter.sv Line: 721
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_cmd_demux" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 2372
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_cmd_demux_001" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 2401
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_cmd_mux" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 2564
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_cmd_mux.sv Line: 343
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_rsp_demux" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 2705
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_rsp_mux" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 2828
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 3039
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 3105
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_avalon_st_adapter" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0.v Line: 3134
Info (12128): Elaborating entity "system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_t4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_t4_irq_mapper" for hierarchy "system_t4:u0|system_t4_irq_mapper:irq_mapper" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v Line: 253
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_t4:u0|altera_reset_controller:rst_controller" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v Line: 316
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_t4:u0|altera_reset_controller:rst_controller_001" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/system_t4.v Line: 379
Warning (12020): Port "jdo" on the entity instantiation of "the_system_t4_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.v Line: 2876
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.12.18.01:19:58 Progress: Loading sld69b0722e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld69b0722e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/sld69b0722e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[32]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1063
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[33]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1095
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[34]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1127
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[35]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1159
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[36]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1191
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[37]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1223
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[38]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1255
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[39]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1287
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[40]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1319
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[41]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1351
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[42]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1383
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[43]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1415
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[44]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1447
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[45]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1479
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[46]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1511
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[47]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1543
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[48]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1575
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[49]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1607
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[50]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1639
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[51]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1671
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[52]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1703
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[53]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1735
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[54]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1767
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[55]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1799
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[56]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1831
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[57]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1863
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[58]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1895
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[59]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1927
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[60]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1959
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[61]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1991
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[62]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2023
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[63]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2055
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[80]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2599
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[81]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2631
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[82]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2663
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[83]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2695
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[84]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2727
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[85]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2759
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[86]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2791
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[87]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2823
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[88]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2855
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[89]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2887
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[90]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2919
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[91]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2951
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[92]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 2983
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[93]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 3015
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[94]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 3047
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[95]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 3079
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[99]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 3207
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[100]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 3239
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[101]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 3271
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[102]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 3303
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[103]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 3335
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|q_b[4]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf Line: 167
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|q_b[5]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf Line: 199
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|q_b[6]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf Line: 231
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|q_b[7]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf Line: 263
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|q_b[8]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_pdh1.tdf Line: 295
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[96]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 3111
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[31]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 1031
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[30]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 999
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[29]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 967
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[28]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 935
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[27]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 903
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[26]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 871
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[25]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 839
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[24]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 807
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[23]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 775
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[22]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 743
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[21]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 711
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[20]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 679
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[19]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 647
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[18]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 615
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[17]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 583
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[16]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 551
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|q_b[15]" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_t9h1.tdf Line: 519
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 2
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 2
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 8
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_assembler_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 16
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf
    Info (12023): Found entity 1: altsyncram_0qg1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_0qg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0"
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "2"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf
    Info (12023): Found entity 1: shift_taps_e4n File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf
    Info (12023): Found entity 1: altsyncram_s1b1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_4pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf
    Info (12023): Found entity 1: cntr_r8h File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_r8h.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1"
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "2"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_d4n.tdf
    Info (12023): Found entity 1: shift_taps_d4n File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_d4n.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf
    Info (12023): Found entity 1: altsyncram_1961 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/add_sub_24e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cmpr_ogc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/cntr_p8h.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2"
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_s5n.tdf
    Info (12023): Found entity 1: shift_taps_s5n File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_s5n.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/mult_j011.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf Line: 309
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf Line: 281
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf Line: 311
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf Line: 341
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf Line: 371
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf Line: 401
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf Line: 431
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf Line: 461
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_1961.tdf Line: 491
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf Line: 279
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf Line: 309
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a10" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf Line: 339
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a11" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf Line: 369
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a12" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf Line: 399
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a13" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf Line: 429
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a14" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf Line: 459
        Warning (14320): Synthesized away node "system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a15" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/altsyncram_s1b1.tdf Line: 489
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ds_seg[4]" is stuck at GND File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 3
    Warning (13410): Pin "ds_seg[5]" is stuck at GND File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 3
    Warning (13410): Pin "ds_seg[6]" is stuck at GND File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 3
    Warning (13410): Pin "ds_seg[7]" is stuck at GND File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 244 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/output_files/lecture_4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5738 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 5483 logic cells
    Info (21064): Implemented 231 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings
    Info: Peak virtual memory: 5041 megabytes
    Info: Processing ended: Sun Dec 18 00:20:32 2022
    Info: Elapsed time: 00:01:27
    Info: Total CPU time (on all processors): 00:02:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/output_files/lecture_4.map.smsg.


