
/*
 * Auto generated Run-Time-Environment Configuration File
 *      *** Do not modify ! ***
 *
 * Project: 'tfm_ns' 
 * Target:  'STM32L562E-DK' 
 */

#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H


/*
 * Define the Device Header File: 
 */
#define CMSIS_device_header "stm32l5xx.h"

/*  ARM::CMSIS:RTOS2:Keil RTX5:Library_NS:5.5.2 */
#define RTE_CMSIS_RTOS2                 /* CMSIS-RTOS2 */
        #define RTE_CMSIS_RTOS2_RTX5            /* CMSIS-RTOS2 Keil RTX5 */
        #define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS  /* CMSIS-RTOS2 Keil RTX5 Armv8-M Non-secure domain */
/*  ARM::TFM:API:SFN:1.0.0 */
#define RTE_TFM_API_SFN                 /* TF-M API SFN */
/*  ARM::TFM:Library:QCBOR:1.0.0 */
#define RTE_TFM_LIBRARY_QCBOR           /* TF-M QCBOR Library */
/*  ARM::TFM:Library:T_COSE:1.0.0 */
#define RTE_TFM_LIBRARY_T_COSE          /* TF-M T_COSE Library */
/*  ARM::TFM:Test:Attestation:1.0.0 */
#define RTE_TFM_TEST_ATTESTATION_NS     /* TF-M Test Attestation (Non-secure) */
/*  ARM::TFM:Test:Audit:1.0.0 */
#define RTE_TFM_TEST_AUDIT_NS           /* TF-M Test Audit (Non-secure) */
/*  ARM::TFM:Test:Core Positive:1.0.0 */
#define RTE_TFM_TEST_CORE_P_NS          /* TF-M Test Core Positive (Non-secure) */
/*  ARM::TFM:Test:Crypto:1.0.0 */
#define RTE_TFM_TEST_CRYPTO_NS          /* TF-M Test Crypto (Non-secure) */
/*  ARM::TFM:Test:Framework:1.0.0 */
#define RTE_TFM_TEST_FRAMEWORK_NS       /* TF-M Test Framework (Non-secure) */
/*  ARM::TFM:Test:ITS:1.0.0 */
#define RTE_TFM_TEST_ITS_NS             /* TF-M Test ITS (Non-secure) */
/*  ARM::TFM:Test:Platform:1.0.0 */
#define RTE_TFM_TEST_PLATFORM_NS        /* TF-M Test Platform (Non-secure) */
/*  ARM::TFM:Test:QCBOR:1.0.0 */
#define RTE_TFM_TEST_QCBOR_NS            /* TF-M Test QCBOR (Non-secure) */
/*  ARM::TFM:Test:SST:1.0.0 */
#define RTE_TFM_TEST_SST_NS             /* TF-M Test SST (Non-secure) */
/*  ARM::TFM:Test:Secure Client:1.0.0 */
#define RTE_TFM_TEST_SECURE_CLIENT_NS   /* TF-M Test Secure Client (Non-secure) */
/*  ARM::TFM:Test:T_COSE:1.0.0 */
#define RTE_TFM_TEST_T_COSE_NS            /* TF-M Test T_COSE (Non-secure) */
/*  Keil::CMSIS Driver:USART:1.0.0 */
#define RTE_Drivers_USART1              /* Driver USART1 */
        #define RTE_Drivers_USART2              /* Driver USART2 */
        #define RTE_Drivers_USART3              /* Driver USART3 */
        #define RTE_Drivers_USART4              /* Driver USART4 */
        #define RTE_Drivers_USART5              /* Driver USART5 */
        #define RTE_Drivers_USART6              /* Driver USART6 */
/*  Keil::Device:STM32Cube Framework:STM32CubeMX:1.1.0 */
#define RTE_DEVICE_FRAMEWORK_CUBE_MX
/*  Keil::Device:STM32Cube HAL:Common:1.0.0 */
#define RTE_DEVICE_HAL_COMMON
/*  Keil::Device:STM32Cube HAL:Cortex:1.0.2 */
#define RTE_DEVICE_HAL_CORTEX
/*  Keil::Device:STM32Cube HAL:DMA:1.0.2 */
#define RTE_DEVICE_HAL_DMA
/*  Keil::Device:STM32Cube HAL:Flash:1.0.2 */
#define RTE_DEVICE_HAL_FLASH
/*  Keil::Device:STM32Cube HAL:GPIO:1.0.2 */
#define RTE_DEVICE_HAL_GPIO
/*  Keil::Device:STM32Cube HAL:ICACHE:1.0.2 */
#define RTE_DEVICE_HAL_ICACHE
/*  Keil::Device:STM32Cube HAL:IRDA:1.0.2 */
#define RTE_DEVICE_HAL_IRDA
/*  Keil::Device:STM32Cube HAL:PWR:1.0.2 */
#define RTE_DEVICE_HAL_PWR
/*  Keil::Device:STM32Cube HAL:RCC:1.0.2 */
#define RTE_DEVICE_HAL_RCC
/*  Keil::Device:STM32Cube HAL:Smartcard:1.0.2 */
#define RTE_DEVICE_HAL_SMARTCARD
/*  Keil::Device:STM32Cube HAL:UART:1.0.2 */
#define RTE_DEVICE_HAL_UART
/*  Keil::Device:STM32Cube HAL:USART:1.0.2 */
#define RTE_DEVICE_HAL_USART
/*  Keil::Device:Startup:1.0.2 */
#define RTE_DEVICE_STARTUP_STM32L5XX    /* Device Startup for STM32L5 */


#endif /* RTE_COMPONENTS_H */
