
****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source create_dcp_from_cl.tcl
# package require tar
# set TOP top_sp
# set CL_MODULE cl_fletcher_aws_4DDR
# set timestamp           [lindex $argv  0]
# set strategy            [lindex $argv  1]
# set hdk_version         [lindex $argv  2]
# set shell_version       [lindex $argv  3]
# set device_id           [lindex $argv  4]
# set vendor_id           [lindex $argv  5]
# set subsystem_id        [lindex $argv  6]
# set subsystem_vendor_id [lindex $argv  7]
# set clock_recipe_a      [lindex $argv  8]
# set clock_recipe_b      [lindex $argv  9]
# set clock_recipe_c      [lindex $argv 10]
# set uram_option         [lindex $argv 11]
# set notify_via_sns      [lindex $argv 12]
# set VDEFINES            [lindex $argv 13]
# set cl.synth   1
# set implement  1
# puts "AWS FPGA Scripts";
AWS FPGA Scripts
# puts "Creating Design Checkpoint from Custom Logic source code";
Creating Design Checkpoint from Custom Logic source code
# puts "HDK Version:            $hdk_version";
HDK Version:            1.4.17
# puts "Shell Version:          $shell_version";
Shell Version:          0x04261818
# puts "Vivado Script Name:     $argv0";
Vivado Script Name:     create_dcp_from_cl.tcl
# puts "Strategy:               $strategy";
Strategy:               DEFAULT
# puts "PCI Device ID           $device_id";
PCI Device ID           0xF001
# puts "PCI Vendor ID           $vendor_id";
PCI Vendor ID           0x1D0F
# puts "PCI Subsystem ID        $subsystem_id";
PCI Subsystem ID        0x1D51
# puts "PCI Subsystem Vendor ID $subsystem_vendor_id";
PCI Subsystem Vendor ID 0xFEDC
# puts "Clock Recipe A:         $clock_recipe_a";
Clock Recipe A:         A0
# puts "Clock Recipe B:         $clock_recipe_b";
Clock Recipe B:         B0
# puts "Clock Recipe C:         $clock_recipe_c";
Clock Recipe C:         C0
# puts "URAM option:            $uram_option";
URAM option:            2
# puts "Notify when done:       $notify_via_sns";
Notify when done:       0
# if { [info exists ::env(CL_DIR)] } {
#         set CL_DIR $::env(CL_DIR)
#         puts "Using CL directory $CL_DIR";
# } else {
#         puts "Error: CL_DIR environment variable not defined ! ";
#         puts "Use export CL_DIR=Your_Design_Root_Directory"
#         exit 2
# }
Using CL directory /home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
#         puts "Using Shell directory $HDK_SHELL_DIR";
# } else {
#         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell directory /shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#         set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
#         puts "Using Shell design directory $HDK_SHELL_DESIGN_DIR";
# } else {
#         puts "Error: HDK_SHELL_DESIGN_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell design directory /shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design
# set implDir   $CL_DIR/build/checkpoints
# set rptDir    $CL_DIR/build/reports
# set cacheDir  $HDK_SHELL_DESIGN_DIR/cache/ddr4_phy
# puts "All reports and intermediate results will be time stamped with $timestamp";
All reports and intermediate results will be time stamped with 21_05_16-223501
# set_msg_config -id {Chipscope 16-3} -suppress
# set_msg_config -string {AXI_QUAD_SPI} -suppress
# set_msg_config -string {PIPE_CL_SH_AURORA_STAT} -suppress
# set_msg_config -string {PIPE_CL_SH_HMC_STAT} -suppress
# set_msg_config -string {PIPE_AURORA_CHANNEL_UP} -suppress
# set_msg_config -string {PIPE_HMC_IIC} -suppress
# set_msg_config -string {PIPE_SH_CL_AURORA_STAT} -suppress
# set_msg_config -id {Common 17-55}        -suppress
# set_msg_config -id {Designutils 20-1567} -suppress
# set_msg_config -id {IP_Flow 19-2162}     -suppress
# set_msg_config -id {Project 1-498}       -suppress
# set_msg_config -id {Route 35-328}        -suppress
# set_msg_config -id {Vivado 12-508}       -suppress
# set_msg_config -id {Constraints 18-4866} -suppress
# set_msg_config -id {filemgmt 56-12}      -suppress
# set_msg_config -id {Constraints 18-4644} -suppress
# set_msg_config -id {Coretcl 2-64}        -suppress
# set_msg_config -id {Vivado 12-4739}      -suppress
# set_msg_config -id {Vivado 12-5201}      -suppress
# set_msg_config -id {DRC CKLD-1}          -suppress
# set_msg_config -id {IP_Flow 19-2248}     -suppress
# set_msg_config -id {Synth 8-115}         -suppress
# set_msg_config -id {Synth 8-3936}        -suppress
# set_msg_config -id {Vivado 12-1023}      -suppress
# set_msg_config -id {Constraints 18-550}  -suppress
# set_msg_config -id {Synth 8-3295}        -suppress
# set_msg_config -id {Synth 8-3321}        -suppress
# set_msg_config -id {Synth 8-3331}        -suppress
# set_msg_config -id {Synth 8-3332}        -suppress
# set_msg_config -id {Synth 8-350}         -suppress
# set_msg_config -id {Synth 8-3848}        -suppress
# set_msg_config -id {Synth 8-3917}        -suppress
# set_msg_config -id {Synth 8-6014}        -suppress
# set_msg_config -id {Vivado 12-1580}      -suppress
# set_msg_config -id {Constraints 18-619}  -suppress
# set_msg_config -id {DRC CKLD-2}          -suppress
# set_msg_config -id {DRC REQP-1853}       -suppress
# set_msg_config -id {Timing 38-436}       -suppress
# if {[string compare $notify_via_sns "1"] == 0} {
#   if {![info exists env(EMAIL)]} {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL variable empty!  Completition notification will *not* be sent!";
#     set notify_via_sns 0;
#   } else {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL address for completion notification set to $env(EMAIL).";
#   }
# }
# switch $strategy {
#     "BASIC" {
#         puts "BASIC strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_BASIC.tcl
#     }
#     "EXPLORE" {
#         puts "EXPLORE strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_EXPLORE.tcl
#     }
#     "TIMING" {
#         puts "TIMING strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_TIMING.tcl
#     }
#     "CONGESTION" {
#         puts "CONGESTION strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_CONGESTION.tcl
#     }
#     "DEFAULT" {
#         puts "DEFAULT strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
#     default {
#         puts "$strategy is NOT a valid strategy. Defaulting to strategy DEFAULT."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
# }
DEFAULT strategy.
## source $HDK_SHELL_DIR/build/scripts/params.tcl
### if {$uram_option != 2} {
###   set_param synth.elaboration.rodinMoreOptions {rt::set_parameter disableOregPackingUram true}
###   set_param physynth.ultraRAMOptOutput false
### }
### set_param hd.supportClockNetCrossDiffReconfigurablePartitions 1 
## source $HDK_SHELL_DIR/build/scripts/uram_options.tcl
### switch $uram_option {
###     "2" {
###         set synth_uram_option "-max_uram_cascade_height 2"
###         set uramHeight 2
###     }
###     "3" {
###         set synth_uram_option "-max_uram_cascade_height 3"
###         set uramHeight 3
###     }
###     "4" {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
###     default {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
### }
## set synth_options "-keep_equivalent_registers -flatten_hierarchy rebuilt $synth_uram_option"
## set synth_directive "default"
## set psip 0
## set link 1
## set opt 1
## set opt_options    ""
## set opt_directive  ""
## set opt_preHookTcl  "$HDK_SHELL_DIR/build/scripts/check_uram.tcl"
## set opt_postHookTcl "$HDK_SHELL_DIR/build/scripts/apply_debug_constraints.tcl"
## set place 1
## set place_options    ""
## set place_directive  ""
## set place_preHookTcl ""
## set place_postHookTcl ""
## set phys_opt 0
## set phys_options    ""
## set phys_directive  ""
## set phys_preHookTcl ""
## set phys_postHookTcl ""
## set route 1
## set route_options    ""
## set route_directive  ""
## set route_preHookTcl ""
## set route_postHookTcl ""
## set route_phys_opt 0
## set post_phys_options    ""
## set post_phys_directive  ""
## set post_phys_preHookTcl ""
## set post_phys_postHookTcl ""
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling the encrypt.tcl.";
AWS FPGA: (22:35:15) Calling the encrypt.tcl.
# source encrypt.tcl
## set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
## set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
## set CL_DIR $::env(CL_DIR)
## set FLETCHER_DIR $::env(FLETCHER_DIR)
## set TARGET_DIR $CL_DIR/build/src_post_encryption
## set UNUSED_TEMPLATES_DIR $HDK_SHELL_DESIGN_DIR/interfaces
## if {[llength [glob -nocomplain -dir $TARGET_DIR *]] != 0} {
##   eval file delete -force [glob $TARGET_DIR/*]
## }
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrow/Arrow_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/axi/AxiWriteConverter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/axi/AxiReadConverter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/Buffer_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferWriterPre.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferWriter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/Array_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayWriter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamArb.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReaderResp.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamGearboxParallelizer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReaderPost.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReader.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderList.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReader.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/fixed_generic_pkg_mod.vhd  $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/PriceSummary_l.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/vhdmmio_pkg.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/mmio_pkg.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/mmio.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/WriterInterface.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/TypeConverter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/Tpch_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/HashTable.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/SumOp.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/ReduceStage.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamSync.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/MergeOp.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamSlice.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/Filter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/PU.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/PriceSummary.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/PriceSummary_Nucleus.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/PriceSummary_Mantle.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/axi/Axi_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/AxiTop.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/cl_dram_dma_defines.vh                                  $TARGET_DIR
## file copy -force $CL_DIR/design/cl_id_defines.vh                                        $TARGET_DIR
## file copy -force $CL_DIR/design/cl_dram_dma_pkg.sv                                      $TARGET_DIR
## file copy -force $CL_DIR/design/cl_fletcher_aws_4DDR.sv                                 $TARGET_DIR
## file copy -force $CL_DIR/design/cl_tst.sv                                               $TARGET_DIR
## file copy -force $CL_DIR/design/cl_int_tst.sv                                           $TARGET_DIR
## file copy -force $CL_DIR/design/mem_scrb.sv                                             $TARGET_DIR
## file copy -force $CL_DIR/design/cl_tst_scrb.sv                                          $TARGET_DIR
## file copy -force $CL_DIR/design/cl_int_slv.sv                                           $TARGET_DIR
## file copy -force $CL_DIR/design/cl_pcim_mstr.sv                                         $TARGET_DIR
## file copy -force $CL_DIR/design/cl_vio.sv                                               $TARGET_DIR
## file copy -force $CL_DIR/design/cl_dma_pcis_slv.sv                                      $TARGET_DIR
## file copy -force $CL_DIR/design/cl_ila.sv                                               $TARGET_DIR
## file copy -force $CL_DIR/design/cl_ocl_slv.sv                                           $TARGET_DIR
## exec chmod +w {*}[glob $TARGET_DIR/*]
## set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
## set vivado_version [string range [version -short] 0 5]
## puts "AWS FPGA: VIVADO_TOOL_VERSION $TOOL_VERSION"
AWS FPGA: VIVADO_TOOL_VERSION v2020.1
## puts "vivado_version $vivado_version"
vivado_version 2020.1
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_keyfile_2017_4.txt -lang verilog -quiet [glob -nocomplain -- $TARGET_DIR/*.{v,sv}] [glob -nocomplain -- $TARGET_DIR/*.vh] [glob -nocomplain -- $TARGET_DIR/*.inc]
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_vhdl_keyfile_2017_4.txt -lang vhdl -quiet [ glob -nocomplain -- $TARGET_DIR/*.vhd? ]
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# source $HDK_SHELL_DIR/build/scripts/step_user.tcl -notrace
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.";
AWS FPGA: (22:35:16) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         set clk_main_a0_period        8
##         set clk_main_a0_half_period   4
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         set clk_main_a0_period        64
##         set clk_main_a0_half_period   32
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## if { [file exists $CL_DIR/build/constraints/cl_clocks_aws.xdc] } {
##         puts "Deleting old CL clocks constraints file since it will be replaced.";
##         file delete -force $CL_DIR/build/constraints/cl_clocks_aws.xdc
## }
Deleting old CL clocks constraints file since it will be replaced.
## set clocks_file [open "$CL_DIR/build/constraints/cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
## puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
## puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"
## puts $clocks_file "# Group B Clocks"
## puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
## puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"
## puts $clocks_file "# Group C Clocks"
## puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
## puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"
## close $clocks_file
# set_param hd.clockRoutingWireReduction false
# if {${cl.synth}} {
#    source -notrace ./synth_${CL_MODULE}.tcl
#    set synth_dcp ${timestamp}.CL.post_synth.dcp
# } else {
#    open_checkpoint ../checkpoints/CL.post_synth.dcp
#    set synth_dcp CL.post_synth.dcp
# }
AWS FPGA: (22:35:19) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
Deleting old CL clocks constraints file since it will be replaced.
AWS FPGA: (22:35:19) Reading developer's Custom Logic files post encryption.
AWS FPGA: Reading AWS Shell design
AWS FPGA: Reading IP blocks
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/apps/xilinx/Vivado/2020.1/data/ip'.
read_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2261.910 ; gain = 0.000 ; free physical = 39598 ; free virtual = 95941
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'cl_axi_interconnect.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
cl_axi_interconnect_s00_regslice_0
cl_axi_interconnect_xbar_0
cl_axi_interconnect_axi_interconnect_0_0
cl_axi_interconnect_s01_regslice_0
cl_axi_interconnect_m00_regslice_0
cl_axi_interconnect_m03_regslice_0
cl_axi_interconnect_m02_regslice_0
cl_axi_interconnect_m01_regslice_0

AWS FPGA: Reading AWS constraints
AWS FPGA: (22:35:32) Start design synthesis.

Running synth_design for cl_fletcher_aws_4DDR /home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/scripts [Sun May 16 22:35:36 2021]
Command: synth_design -top cl_fletcher_aws_4DDR -verilog_define XSDB_SLV_DIS -part xcvu9p-flgb2104-2-i -mode out_of_context -keep_equivalent_registers -flatten_hierarchy rebuilt -max_uram_cascade_height 2 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_32/floating_point_0.xci
/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1.xci

WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci
/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci
/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/src_register_slice.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1686] The version limit for your license is '2021.05' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 2
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15587
WARNING: [Synth 8-2507] parameter declaration becomes local in cl_tst with formal parameter declaration list [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst.sv:66]
WARNING: [Synth 8-2507] parameter declaration becomes local in cl_tst with formal parameter declaration list [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst.sv:708]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:01:23 . Memory (MB): peak = 3082.516 ; gain = 217.699 ; free physical = 38297 ; free virtual = 94640
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cl_fletcher_aws_4DDR' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:20]
	Parameter NUM_DDR bound to: 4 - type: integer 
	Parameter NUM_CFG_STGS_CL_DDR_ATG bound to: 8 - type: integer 
	Parameter NUM_CFG_STGS_SH_DDR_ATG bound to: 4 - type: integer 
	Parameter NUM_CFG_STGS_PCIE_ATG bound to: 4 - type: integer 
	Parameter DDR_SCRB_MAX_ADDR bound to: 64'b0000000000000000000000000000001111111111111111111111111111111111 
	Parameter DDR_SCRB_BURST_LEN_MINUS1 bound to: 15 - type: integer 
	Parameter NO_SCRB_INST bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe' (1#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cl_dma_pcis_slv' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:16]
	Parameter SCRB_MAX_ADDR bound to: 64'b0000000000000000000000000000001111111111111111111111111111111111 
	Parameter SCRB_BURST_LEN_MINUS1 bound to: 15 - type: integer 
	Parameter NO_SCRB_INST bound to: 0 - type: integer 
	Parameter NUM_CFG_STGS_CL_DDR_ATG bound to: 4 - type: integer 
	Parameter NUM_CFG_STGS_SH_DDR_ATG bound to: 4 - type: integer 
WARNING: [Synth 8-330] inout connections inferred for interface port 'axi_bus_t' with no modport [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:301]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/synth/axi_register_slice.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 109 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (2#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (2#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (2#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 531 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (2#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 531 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (3#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 531 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (4#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (5#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (6#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/synth/axi_register_slice.v:58]
WARNING: [Synth 8-7071] port 's_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7023] instance 'PCI_AXL_REG_SLC' of module 'axi_register_slice' has 80 connections declared, but only 56 given [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
INFO: [Synth 8-6157] synthesizing module 'cl_axi_interconnect' [/shares/bulk/yyonsel/aws-build/fletcher-aws/examples/tpch1/4DDR/build/scripts/.Xil/Vivado-15272-qce-alveo01.ewi.tudelft.nl/realtime/cl_axi_interconnect_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cl_axi_interconnect' (7#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/examples/tpch1/4DDR/build/scripts/.Xil/Vivado-15272-qce-alveo01.ewi.tudelft.nl/realtime/cl_axi_interconnect_stub.v:5]
WARNING: [Synth 8-7071] port 's_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7023] instance 'DDR_C_TST_AXI4_REG_SLC' of module 'axi_register_slice' has 80 connections declared, but only 56 given [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
	Parameter WIDTH bound to: 66 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe__parameterized0' (7#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe__parameterized1' (7#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe__parameterized2' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
	Parameter WIDTH bound to: 69 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe__parameterized2' (7#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cl_tst_scrb' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst_scrb.sv:16]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_RD_TAG bound to: 512 - type: integer 
	Parameter SCRB_BURST_LEN_MINUS1 bound to: 15 - type: integer 
	Parameter SCRB_MAX_ADDR bound to: 64'b0000000000000000000000000000001111111111111111111111111111111111 
	Parameter NO_SCRB_INST bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_scrb' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/mem_scrb.sv:17]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter USER_WIDTH bound to: 11 - type: integer 
	Parameter BURST_LEN_MINUS1 bound to: 15 - type: integer 
	Parameter MAX_ADDR bound to: 64'b0000000000000000000000000000001111111111111111111111111111111111 
	Parameter DATA_WIDTH_BYTES bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_scrb' (8#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/mem_scrb.sv:17]
INFO: [Synth 8-6157] synthesizing module 'cl_tst' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst.sv:17]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_RD_TAG bound to: 512 - type: integer 
	Parameter DATA_DW bound to: 16 - type: integer 
	Parameter ADJ_DW_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_2rw' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: auto - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 128 - type: integer 
	Parameter rstb_loop_iter bound to: 128 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (9#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (10#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
INFO: [Synth 8-6155] done synthesizing module 'bram_2rw' (11#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst.sv:598]
INFO: [Synth 8-6157] synthesizing module 'flop_fifo' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/flop_fifo.sv:30]
	Parameter WIDTH bound to: 92 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flop_fifo' (12#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/flop_fifo.sv:30]
INFO: [Synth 8-6157] synthesizing module 'bram_2rw__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
	Parameter WIDTH bound to: 601 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: auto - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram__parameterized0' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
	Parameter MEMORY_SIZE bound to: 307712 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 601 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 601 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 601 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 601 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 601 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 601 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 307712 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 601 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 601 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 601 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 601 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 601 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 601 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 601 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 601 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 601 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 601 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 601 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 601 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 604 - type: integer 
	Parameter rstb_loop_iter bound to: 604 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 601 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram__parameterized0' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
INFO: [Synth 8-6155] done synthesizing module 'bram_2rw__parameterized0' (12#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
INFO: [Synth 8-6157] synthesizing module 'bram_2rw__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
	Parameter WIDTH bound to: 520 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: auto - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram__parameterized1' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
	Parameter MEMORY_SIZE bound to: 266240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 520 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 520 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 520 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 520 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 520 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 520 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 266240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 520 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 520 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 520 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 520 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 520 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 520 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 520 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 520 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 520 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 520 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 520 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 520 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 520 - type: integer 
	Parameter rstb_loop_iter bound to: 520 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 520 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram__parameterized1' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
INFO: [Synth 8-6155] done synthesizing module 'bram_2rw__parameterized1' (12#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
INFO: [Synth 8-6157] synthesizing module 'bram_2rw__parameterized2' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: auto - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram__parameterized2' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram__parameterized2' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
INFO: [Synth 8-6155] done synthesizing module 'bram_2rw__parameterized2' (12#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
INFO: [Synth 8-6157] synthesizing module 'bram_2rw__parameterized3' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: auto - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram__parameterized3' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 512 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 512 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 512 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 512 - type: integer 
	Parameter rstb_loop_iter bound to: 512 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram__parameterized3' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
INFO: [Synth 8-6155] done synthesizing module 'bram_2rw__parameterized3' (12#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'cl_tst' (13#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cl_tst_scrb' (14#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst_scrb.sv:16]
WARNING: [Synth 8-7071] port 's_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7023] instance 'DDR_C_TST_AXI4_REG_SLC_1' of module 'axi_register_slice' has 80 connections declared, but only 56 given [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
INFO: [Synth 8-6157] synthesizing module 'src_register_slice' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/synth/src_register_slice.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 9 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 9 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_srl_rtl' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:165]
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLDEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_srl_rtl' (15#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (15#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 531 - type: integer 
	Parameter C_REG_CONFIG bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (15#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (15#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'src_register_slice' (16#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/synth/src_register_slice.v:58]
INFO: [Synth 8-6157] synthesizing module 'dest_register_slice' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/synth/dest_register_slice.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 9 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 9 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 9 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 109 - type: integer 
	Parameter C_REG_CONFIG bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (16#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (16#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' (16#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'dest_register_slice' (17#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/synth/dest_register_slice.v:58]
INFO: [Synth 8-6155] done synthesizing module 'cl_dma_pcis_slv' (18#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_light' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_light' (19#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_awaddr' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:350]
WARNING: [Synth 8-689] width (512) of port connection 's_axi_wdata' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:354]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_wstrb' does not match port width (4) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:355]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_araddr' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:363]
WARNING: [Synth 8-689] width (512) of port connection 's_axi_rdata' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:367]
WARNING: [Synth 8-689] width (64) of port connection 'm_axi_awaddr' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:371]
WARNING: [Synth 8-689] width (512) of port connection 'm_axi_wdata' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:375]
WARNING: [Synth 8-689] width (64) of port connection 'm_axi_wstrb' does not match port width (4) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:376]
WARNING: [Synth 8-689] width (64) of port connection 'm_axi_araddr' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:384]
WARNING: [Synth 8-689] width (512) of port connection 'm_axi_rdata' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:388]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:343]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:343]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:343]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:343]
WARNING: [Synth 8-7023] instance 'BAR1_SLICE' of module 'axi_register_slice_light' has 40 connections declared, but only 36 given [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:343]
INFO: [Synth 8-638] synthesizing module 'AxiTop' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/AxiTop.gen.vhd:126]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter REG_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'PriceSummary_Mantle' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Mantle.gen.vhd:24' bound to instance 'PriceSummary_Mantle_inst' of component 'PriceSummary_Mantle' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/AxiTop.gen.vhd:223]
INFO: [Synth 8-638] synthesizing module 'PriceSummary_Mantle' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Mantle.gen.vhd:81]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_TAX_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_CHARGE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_DISC_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_COUNT_ORDER_BUS_ADDR_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'PriceSummary_Nucleus' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Nucleus.gen.vhd:25' bound to instance 'PriceSummary_Nucleus_inst' of component 'PriceSummary_Nucleus' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Mantle.gen.vhd:1846]
INFO: [Synth 8-638] synthesizing module 'PriceSummary_Nucleus' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Nucleus.gen.vhd:336]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_TAX_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_CHARGE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_DISC_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_COUNT_ORDER_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PriceSummary' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:19' bound to instance 'PriceSummary_inst' of component 'PriceSummary' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Nucleus.gen.vhd:1247]
INFO: [Synth 8-638] synthesizing module 'PriceSummary' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:303]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CONVERTERS bound to: FLOAT_TO_FIXED - type: string 
	Parameter ILA bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'PU' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:12' bound to instance 'processing_unit_0' of component 'PU' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:368]
INFO: [Synth 8-638] synthesizing module 'PU' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:168]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CONVERTERS bound to: FLOAT_TO_FIXED - type: string 
	Parameter ILA bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'ila_1' declared at '/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:84' bound to instance 'CL_ILA_0' of component 'ila_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:516]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (27#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (28#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (38#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78059]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (40#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78059]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (42#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78148]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (47#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_5_ila' has 1033 connections declared, but only 1027 given [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
ERROR: [Synth 8-549] port width mismatch for port 'probe10': port width = 512, actual width = 480 [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:529]
ERROR: [Synth 8-285] failed synthesizing module 'PU' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:168]
ERROR: [Synth 8-285] failed synthesizing module 'PriceSummary' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:303]
ERROR: [Synth 8-285] failed synthesizing module 'PriceSummary_Nucleus' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Nucleus.gen.vhd:336]
ERROR: [Synth 8-285] failed synthesizing module 'PriceSummary_Mantle' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Mantle.gen.vhd:81]
ERROR: [Synth 8-285] failed synthesizing module 'AxiTop' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/AxiTop.gen.vhd:126]
ERROR: [Synth 8-6156] failed synthesizing module 'cl_fletcher_aws_4DDR' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:33 ; elapsed = 00:03:35 . Memory (MB): peak = 3871.527 ; gain = 1006.711 ; free physical = 38236 ; free virtual = 94579
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 109 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

    while executing
"source -notrace ./synth_${CL_MODULE}.tcl"
    invoked from within
"if {${cl.synth}} {
   source -notrace ./synth_${CL_MODULE}.tcl
   set synth_dcp ${timestamp}.CL.post_synth.dcp
} else {
   open_checkpoint ../checkpoi..."
    (file "create_dcp_from_cl.tcl" line 217)
INFO: [Common 17-206] Exiting Vivado at Sun May 16 22:40:08 2021...
