// Seed: 2599105065
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  uwire id_3;
  assign id_3 = 1;
  wire id_4;
  always assert (1);
  id_5(
      .id_0(1)
  );
  assign id_3 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    inout  uwire id_1,
    input  tri   id_2,
    output tri0  id_3
);
  wire id_5;
  assign id_1 = 1;
  assign id_1 = 1;
  genvar id_6;
  module_0(
      id_5, id_6
  );
  wire id_7;
endmodule
