// Seed: 1144797944
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    output logic id_9,
    input id_10
);
  reg id_11, id_12;
  always @(posedge id_5 or posedge 1) begin
    id_11 <= 1'b0 + 1;
    if ("") begin
      id_2 <= (1);
    end else begin
      if (1) begin
        id_2 <= 1'b0;
      end else id_7 <= id_6 ? id_12 : 1;
    end
  end
endmodule
