
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101433                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488852                       # Number of bytes of host memory used
host_op_rate                                   112997                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47760.32                       # Real time elapsed on the host
host_tick_rate                               22421557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4844451687                       # Number of instructions simulated
sim_ops                                    5396781416                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   131                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3120214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6240204                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     79.974031                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       221920485                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    277490683                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      4336583                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    381467617                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     14646513                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14649834                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3321                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       451030352                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        18876405                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         822025353                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        810426584                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      4335374                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          424930935                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     177887509                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     19299863                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    115487435                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2844451686                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3168834824                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2551263244                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.242065                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.359389                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1628663923     63.84%     63.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    342955504     13.44%     77.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    211265573      8.28%     85.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50895032      1.99%     87.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     30006578      1.18%     88.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     15920249      0.62%     89.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     27746683      1.09%     90.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     65922193      2.58%     93.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    177887509      6.97%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2551263244                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     17229156                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2711132346                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             672078886                       # Number of loads committed
system.switch_cpus.commit.membars            21443922                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1926549508     60.80%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    111528650      3.52%     64.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2144321      0.07%     64.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     35659430      1.13%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     23588762      0.74%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      9707595      0.31%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     32166206      1.02%     67.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     38708792      1.22%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      5416367      0.17%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     37803256      1.19%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2144321      0.07%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    672078886     21.21%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    271338730      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3168834824                       # Class of committed instruction
system.switch_cpus.commit.refs              943417616                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         284017130                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2844451686                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3168834824                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.902814                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.902814                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1906006908                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1226                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    216062076                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3328820987                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        131034398                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         414209068                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        4366501                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4381                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     112392964                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           451030352                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         237615403                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2323793751                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        773450                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3063912292                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         8735420                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.175634                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    239848360                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    255443403                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.193107                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2568009843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.328109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.712182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1905405373     74.20%     74.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        155241142      6.05%     80.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         33138001      1.29%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         53693984      2.09%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         48624365      1.89%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22984321      0.90%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         28545006      1.11%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         15712189      0.61%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        304665462     11.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2568009843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      4924027                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        433059469                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.267500                       # Inst execution rate
system.switch_cpus.iew.exec_refs            991069613                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          274436525                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       317937940                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     692685674                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     19368427                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1809562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    276333316                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3284230140                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     716633088                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6902621                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3254954324                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        9247804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     150986657                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        4366501                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     163798053                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1437424                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     27294066                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        42479                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     24901130                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     20606785                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4994579                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        42479                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1510821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3413206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3181643691                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3223358932                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682426                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2171237196                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.255197                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3224909455                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3635853730                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2345394823                       # number of integer regfile writes
system.switch_cpus.ipc                       1.107648                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.107648                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          160      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1957456770     60.01%     60.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    111540376      3.42%     63.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2144321      0.07%     63.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     37784621      1.16%     64.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     23589661      0.72%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     10579052      0.32%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     33247237      1.02%     66.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     38708804      1.19%     67.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      6484961      0.20%     68.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     45646977      1.40%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2144321      0.07%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    717906135     22.01%     91.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    274623547      8.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3261856946                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            57026640                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017483                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        10901340     19.12%     19.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            96      0.00%     19.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4174037      7.32%     26.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2698058      4.73%     31.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            12      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1034078      1.81%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       24053664     42.18%     75.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      14165355     24.84%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2973147184                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8471902323                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2915313165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2994464801                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3264861712                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3261856946                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     19368428                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    115395279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        70424                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        68565                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    212568151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2568009843                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.270189                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.953078                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1423135778     55.42%     55.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    424487122     16.53%     71.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    210902637      8.21%     80.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    152584676      5.94%     86.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    109867100      4.28%     90.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     58657666      2.28%     92.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    123195584      4.80%     97.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     35553952      1.38%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     29625328      1.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2568009843                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.270188                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      345736242                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    676918475                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    308045767                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    405203031                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     60441860                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     15566624                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    692685674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    276333316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3833145538                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      222446085                       # number of misc regfile writes
system.switch_cpus.numCycles               2568011241                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       632225212                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3531428844                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      237991699                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        176723057                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       30649823                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         67450                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5843269534                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3305726855                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3704392694                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         476436932                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22920472                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        4366501                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     340832467                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        172963812                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3657787004                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    937425670                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     26409487                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         677556473                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     19368430                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    464169896                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5657696291                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6585391461                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        380937202                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       247452152                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8485721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7795                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16971442                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7808                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3044233                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1015714                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2104278                       # Transaction distribution
system.membus.trans_dist::ReadExReq             75979                       # Transaction distribution
system.membus.trans_dist::ReadExResp            75979                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3044233                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4693114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4667302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9360416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9360416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    265207168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    264191360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    529398528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               529398528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3120212                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3120212    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3120212                       # Request fanout histogram
system.membus.reqLayer0.occupancy          8570579552                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8551423118                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        29537928565                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8368892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3025923                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8584138                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           116829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          116829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8368853                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25457046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25457163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1343474048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1343484032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3124379                       # Total snoops (count)
system.tol2bus.snoopTraffic                 130011392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11610100                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000693                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026357                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11602068     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8019      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11610100                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10430184978                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17692646970                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    200244480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         200246784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     64960384                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       64960384                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1564410                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1564428                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       507503                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            507503                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    186993959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            186996111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      60661844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            60661844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      60661844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    186993959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           247657955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1015006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3120305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000363271188                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        57365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        57365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5449080                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            958382                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1564428                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    507503                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3128856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1015006                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  8515                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           201404                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           178088                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           175047                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           173516                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           168660                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           174827                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           161302                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           157372                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           145018                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           168878                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          234466                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          299538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          263879                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          212808                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          197426                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          208112                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            68590                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            43286                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            48214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            47082                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            49870                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            60072                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            53664                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            52470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            43454                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            63790                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          108291                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           89928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           94956                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           55534                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           56620                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           79166                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 64322371449                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               15601705000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           122828765199                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20613.89                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39363.89                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1904603                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 550857                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                61.04                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               54.27                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3128856                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1015006                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1544601                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1544933                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  15714                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  14985                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     58                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 47409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 47591                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 57385                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 57438                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 57471                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 57476                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 57453                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 57473                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 57426                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 57423                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 57500                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 57548                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 57538                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 57803                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 57728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 57368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 57366                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 57365                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1679867                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   157.548701                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   140.216930                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   113.058945                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        82911      4.94%      4.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1399353     83.30%     88.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       113493      6.76%     94.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        24079      1.43%     96.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        13822      0.82%     97.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        14468      0.86%     98.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        31071      1.85%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          600      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           70      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1679867                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        57365                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     54.394369                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    51.588004                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    17.581207                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            36      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          687      1.20%      1.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         3217      5.61%      6.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         7182     12.52%     19.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        10160     17.71%     37.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        10754     18.75%     55.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         9123     15.90%     71.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         6634     11.56%     83.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         4395      7.66%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2522      4.40%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         1330      2.32%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          702      1.22%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          358      0.62%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          149      0.26%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           66      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           33      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        57365                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        57365                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.693489                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.674040                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.814562                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            9781     17.05%     17.05% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             162      0.28%     17.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           46273     80.66%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             171      0.30%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             970      1.69%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        57365                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             199701824                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 544960                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               64959168                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              200246784                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            64960384                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      186.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       60.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   187.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    60.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.93                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070858889810                       # Total gap between requests
system.mem_ctrls0.avgGap                    516841.00                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    199699520                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     64959168                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2151.540369734653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 186485060.371802449226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 60660708.479329630733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3128820                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1015006                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1779450                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 122826985749                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24854512813389                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     49429.17                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39256.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  24487059.99                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   59.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          6537662460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3474850005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        12353092500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3088877580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    404483843460                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     70592416320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      585063410805                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.348762                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 179849032728                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 855253334996                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5456595060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2900245260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         9926142240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2209354560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    381399341070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     90031838400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      576456185070                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       538.311091                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 230485742432                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 804616625292                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    199137792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         199140352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     65051008                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       65051008                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1555764                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1555784                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       508211                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            508211                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    185960503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            185962893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      60746471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            60746471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      60746471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    185960503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           246709365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1016422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3102898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000323731248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        57462                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        57462                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5423525                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            959644                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1555784                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    508211                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3111568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1016422                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  8630                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           196453                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           171926                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           169082                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           171278                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           171547                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           174355                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           164405                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           154183                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           145602                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           169006                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          231036                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          296932                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          265675                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          209319                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          202057                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          210082                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            69794                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            43694                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            47340                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            47108                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            50478                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            60615                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            53468                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            52390                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            43258                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            63250                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          107364                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           90128                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           96120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           55910                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           56290                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           79186                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.17                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 63981630396                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               15514690000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           122161717896                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20619.69                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39369.69                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1894091                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 552148                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                61.04                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               54.32                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3111568                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1016422                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1535789                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1536063                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  15839                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  15158                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     46                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     43                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 47360                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 47537                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 57477                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 57530                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 57542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 57552                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 57547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 57564                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 57527                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 57534                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 57606                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 57671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 57658                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 57879                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 57804                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 57462                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 57462                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 57462                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1673089                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   157.574919                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   140.182672                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   113.298440                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        83253      4.98%      4.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1393403     83.28%     88.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       112211      6.71%     94.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        24412      1.46%     96.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        13510      0.81%     97.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        14355      0.86%     98.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        31338      1.87%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          520      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           87      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1673089                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        57462                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     53.998747                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    51.184078                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    17.522289                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            41      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          718      1.25%      1.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         3454      6.01%      7.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         7320     12.74%     20.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        10284     17.90%     37.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        10669     18.57%     56.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         9079     15.80%     72.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         6667     11.60%     83.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         4252      7.40%     91.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2458      4.28%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         1301      2.26%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          661      1.15%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          305      0.53%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          140      0.24%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           60      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           34      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            9      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        57462                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        57462                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.688090                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.668516                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.817022                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            9928     17.28%     17.28% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             160      0.28%     17.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           46249     80.49%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             173      0.30%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             943      1.64%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        57462                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             198588032                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 552320                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               65049152                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              199140352                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            65051008                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      185.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       60.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   185.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    60.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.92                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070859048687                       # Total gap between requests
system.mem_ctrls1.avgGap                    518828.32                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    198585472                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     65049152                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2390.600410816282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 185444730.838025450706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 60744738.083769820631                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3111528                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1016422                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2018132                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 122159699764                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24839271615133                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     50453.30                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39260.36                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  24437951.57                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   59.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          6535656120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3473783610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        12350122260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3087661320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    404176789020                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     70850330400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      585007011210                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       546.296094                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 180522954779                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 854579412945                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5410220760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2875589145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9804855060                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2217910140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    380835623040                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     90506698560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      576183565185                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       538.056511                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 231721098390                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 803381269334                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      5365508                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5365509                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      5365508                       # number of overall hits
system.l2.overall_hits::total                 5365509                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3120174                       # number of demand (read+write) misses
system.l2.demand_misses::total                3120212                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3120174                       # number of overall misses
system.l2.overall_misses::total               3120212                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3897282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 281850733263                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     281854630545                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3897282                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 281850733263                       # number of overall miss cycles
system.l2.overall_miss_latency::total    281854630545                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8485682                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8485721                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8485682                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8485721                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.367699                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367701                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.367699                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367701                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 102560.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90331.735750                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90331.884675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 102560.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90331.735750                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90331.884675                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1015714                       # number of writebacks
system.l2.writebacks::total                   1015714                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3120174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3120212                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3120174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3120212                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3572247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 255175482018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 255179054265                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3572247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 255175482018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 255179054265                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.367699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.367699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367701                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 94006.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81782.452523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81782.601395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 94006.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81782.452523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81782.601395                       # average overall mshr miss latency
system.l2.replacements                        3124379                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2010209                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2010209                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2010209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2010209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3421                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3421                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        40850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40850                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        75979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               75979                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7110953799                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7110953799                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       116829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            116829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.650344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.650344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93591.042249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93591.042249                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        75979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          75979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6461293723                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6461293723                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.650344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.650344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 85040.520710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85040.520710                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3897282                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3897282                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 102560.052632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102560.052632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3572247                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3572247                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 94006.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94006.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      5324658                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5324658                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3044195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3044195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 274739779464                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 274739779464                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8368853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8368853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.363753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.363753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90250.387858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90250.387858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3044195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3044195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 248714188295                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 248714188295                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.363753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.363753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81701.135537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81701.135537                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    21248170                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3126427                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.796311                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.633029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       159.740479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.017993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1876.608499                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.077998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.916313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 274663867                       # Number of tag accesses
system.l2.tags.data_accesses                274663867                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139312276                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    237615348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2237819712                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    237615348                       # number of overall hits
system.cpu.icache.overall_hits::total      2237819712                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            929                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.cpu.icache.overall_misses::total           929                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5529420                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5529420                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5529420                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5529420                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    237615403                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2237820641                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    237615403                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2237820641                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 100534.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5952.012917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 100534.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5952.012917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          180                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          289                       # number of writebacks
system.cpu.icache.writebacks::total               289                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3956079                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3956079                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3956079                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3956079                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 101437.923077                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101437.923077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 101437.923077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101437.923077                       # average overall mshr miss latency
system.cpu.icache.replacements                    289                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    237615348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2237819712                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           55                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           929                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5529420                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5529420                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    237615403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2237820641                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 100534.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5952.012917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3956079                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3956079                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 101437.923077                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101437.923077                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.933967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2237820625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2451063.116101                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   603.503337                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    20.430630                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967153                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.032741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       87275005912                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      87275005912                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633374888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    850787086                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1484161974                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633374888                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    850787086                       # number of overall hits
system.cpu.dcache.overall_hits::total      1484161974                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6166984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     48944727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       55111711                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6166984                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     48944727                       # number of overall misses
system.cpu.dcache.overall_misses::total      55111711                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2062026679631                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2062026679631                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2062026679631                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2062026679631                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    899731813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1539273685                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    899731813                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1539273685                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054399                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035804                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.054399                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035804                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 42129.700297                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37415.399417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 42129.700297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37415.399417                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        65009                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    110496202                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3659                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1435090                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.766876                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.996009                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3699683                       # number of writebacks
system.cpu.dcache.writebacks::total           3699683                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     40459135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     40459135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     40459135                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     40459135                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8485592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8485592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8485592                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8485592                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 340453539699                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 340453539699                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 340453539699                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 340453539699                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005513                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40121.365687                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40121.365687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40121.365687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40121.365687                       # average overall mshr miss latency
system.cpu.dcache.replacements               14652483                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453489005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    598748368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1052237373                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5828631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     48820546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      54649177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2053766076585                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2053766076585                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    647568914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1106886550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.075391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 42067.658903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37580.915017                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     40351695                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     40351695                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8468851                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8468851                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 340203413508                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 340203413508                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 40171.141694                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40171.141694                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179885883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    252038718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      431924601                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       124181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       462534                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8260603046                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8260603046                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    252162899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    432387135                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66520.667783                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17859.450432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       107440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        16741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    250126191                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    250126191                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14940.934890                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14940.934890                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     19299698                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     32795316                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          221                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          294                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     14360229                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14360229                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     19299919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     32795610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 64978.411765                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 48844.316327                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          131                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           90                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       920736                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       920736                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10230.400000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10230.400000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     19299732                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     32795423                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     19299732                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     32795423                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1564405452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14652739                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.765394                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.317204                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.682107                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.528583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.471414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       51370323715                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      51370323715                       # Number of data accesses

---------- End Simulation Statistics   ----------
