// Seed: 1953417665
module module_0 (
    input tri0 id_0,
    output supply1 id_1
    , id_3
);
  id_4 :
  assert property (@(posedge id_3) id_3)
  else $display(1'b0, 1, 1'd0, 1, id_0);
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input wor id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7
  );
endmodule
