#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 18 21:52:05 2021
# Process ID: 2852
# Current directory: /home/tianyi/capstone/capstone.runs/impl_1
# Command line: vivado -log capstone_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source capstone_wrapper.tcl -notrace
# Log file: /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper.vdi
# Journal file: /home/tianyi/capstone/capstone.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source capstone_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/capstone/input_packets_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1357.195 ; gain = 0.000 ; free physical = 57422 ; free virtual = 59228
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.328 ; gain = 89.133 ; free physical = 57340 ; free virtual = 59146
Command: link_design -top capstone_wrapper -part xczu19eg-ffvc1760-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_ARM_control_0_1/capstone_ARM_control_0_1.dcp' for cell 'capstone_i/ARM_control_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_smartconnect_0_0/capstone_smartconnect_0_0.dcp' for cell 'capstone_i/PS_to_PL'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/capstone_debug_bridge_0_0.dcp' for cell 'capstone_i/debug_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_axistream_packetfilt_0_0/capstone_axistream_packetfilt_0_0.dcp' for cell 'capstone_i/ffshark'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_input_0_0/capstone_input_0_0.dcp' for cell 'capstone_i/input_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_axi_fifo_mm_s_0_0/capstone_axi_fifo_mm_s_0_0.dcp' for cell 'capstone_i/packet_output'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_zynq_ultra_ps_e_0_0/capstone_zynq_ultra_ps_e_0_0.dcp' for cell 'capstone_i/ps'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/capstone_system_ila_0_0.dcp' for cell 'capstone_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/bd_43ca_axi_jtag_0.dcp' for cell 'capstone_i/debug_bridge_0/inst/axi_jtag'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_1/bd_43ca_bsip_0.dcp' for cell 'capstone_i/debug_bridge_0/inst/bsip'
INFO: [Netlist 29-17] Analyzing 1112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: capstone_i/system_ila_0/inst/ila_lib UUID: adbe67dd-9108-5b59-9df8-f2fa2305d2e5 
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_zynq_ultra_ps_e_0_0/capstone_zynq_ultra_ps_e_0_0.xdc] for cell 'capstone_i/ps/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_zynq_ultra_ps_e_0_0/capstone_zynq_ultra_ps_e_0_0.xdc] for cell 'capstone_i/ps/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'capstone_i/debug_bridge_0/inst/axi_jtag/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc:5]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.289 ; gain = 179.062 ; free physical = 56043 ; free virtual = 57849
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'capstone_i/debug_bridge_0/inst/axi_jtag/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'capstone_i/debug_bridge_0/inst/bsip/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'capstone_i/debug_bridge_0/inst/bsip/inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 56069 ; free virtual = 57874
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 109 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 96 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 3117.355 ; gain = 1671.027 ; free physical = 56069 ; free virtual = 57874
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 56061 ; free virtual = 57867

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21314935

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 56040 ; free virtual = 57846

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 55956 ; free virtual = 57762
Phase 1 Generate And Synthesize Debug Cores | Checksum: 166073e84

Time (s): cpu = 00:02:15 ; elapsed = 00:04:21 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 55956 ; free virtual = 57762

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 20 inverter(s) to 776 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell capstone_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell capstone_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell capstone_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 88c02223

Time (s): cpu = 00:02:19 ; elapsed = 00:04:23 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 55974 ; free virtual = 57780
INFO: [Opt 31-389] Phase Retarget created 824 cells and removed 1138 cells
INFO: [Opt 31-1021] In phase Retarget, 280 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 19 inverter(s) to 100 load pin(s).
Phase 3 Constant propagation | Checksum: 105afc970

Time (s): cpu = 00:02:23 ; elapsed = 00:04:27 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 55974 ; free virtual = 57780
INFO: [Opt 31-389] Phase Constant propagation created 1873 cells and removed 6431 cells
INFO: [Opt 31-1021] In phase Constant propagation, 322 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: eec62d0f

Time (s): cpu = 00:02:28 ; elapsed = 00:04:32 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 55976 ; free virtual = 57782
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2005 cells
INFO: [Opt 31-1021] In phase Sweep, 2714 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 114da0178

Time (s): cpu = 00:02:29 ; elapsed = 00:04:33 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 55976 ; free virtual = 57781
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 8bd57073

Time (s): cpu = 00:02:31 ; elapsed = 00:04:35 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 55977 ; free virtual = 57783
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 9cf6eeb6

Time (s): cpu = 00:02:31 ; elapsed = 00:04:35 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 55977 ; free virtual = 57783
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 179 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             824  |            1138  |                                            280  |
|  Constant propagation         |            1873  |            6431  |                                            322  |
|  Sweep                        |               0  |            2005  |                                           2714  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            179  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 55977 ; free virtual = 57783
Ending Logic Optimization Task | Checksum: 2aec6491

Time (s): cpu = 00:02:31 ; elapsed = 00:04:35 . Memory (MB): peak = 3117.355 ; gain = 0.000 ; free physical = 55977 ; free virtual = 57783

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.682 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 57 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 114
Ending PowerOpt Patch Enables Task | Checksum: e4de9741

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54829 ; free virtual = 56637
Ending Power Optimization Task | Checksum: e4de9741

Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 4745.707 ; gain = 1628.352 ; free physical = 54843 ; free virtual = 56652

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e4de9741

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54843 ; free virtual = 56652

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54843 ; free virtual = 56652
Ending Netlist Obfuscation Task | Checksum: 6ee10826

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54843 ; free virtual = 56652
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:50 ; elapsed = 00:06:20 . Memory (MB): peak = 4745.707 ; gain = 1628.352 ; free physical = 54843 ; free virtual = 56652
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54844 ; free virtual = 56652
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54846 ; free virtual = 56655
INFO: [Common 17-1381] The checkpoint '/home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54850 ; free virtual = 56659
INFO: [runtcl-4] Executing : report_drc -file capstone_wrapper_drc_opted.rpt -pb capstone_wrapper_drc_opted.pb -rpx capstone_wrapper_drc_opted.rpx
Command: report_drc -file capstone_wrapper_drc_opted.rpt -pb capstone_wrapper_drc_opted.pb -rpx capstone_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54852 ; free virtual = 56661
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54836 ; free virtual = 56646
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 124b5418

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54836 ; free virtual = 56646
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54836 ; free virtual = 56646

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1387f5110

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54799 ; free virtual = 56608

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13f9509b4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54760 ; free virtual = 56570

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13f9509b4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54760 ; free virtual = 56569
Phase 1 Placer Initialization | Checksum: 13f9509b4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54762 ; free virtual = 56572

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bf607612

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54638 ; free virtual = 56448

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54622 ; free virtual = 56433

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 28822cf17

Time (s): cpu = 00:01:53 ; elapsed = 00:00:58 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54622 ; free virtual = 56432
Phase 2 Global Placement | Checksum: 21eca7473

Time (s): cpu = 00:01:59 ; elapsed = 00:01:01 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54744 ; free virtual = 56550

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21eca7473

Time (s): cpu = 00:02:00 ; elapsed = 00:01:01 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54744 ; free virtual = 56550

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11bf130ed

Time (s): cpu = 00:02:04 ; elapsed = 00:01:03 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54737 ; free virtual = 56543

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a5edf2bf

Time (s): cpu = 00:02:04 ; elapsed = 00:01:04 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54735 ; free virtual = 56541

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 15f19a02f

Time (s): cpu = 00:02:08 ; elapsed = 00:01:06 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54717 ; free virtual = 56523

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 12e10b04d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:06 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54716 ; free virtual = 56522

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 190993441

Time (s): cpu = 00:02:10 ; elapsed = 00:01:08 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54679 ; free virtual = 56485

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1e0016fea

Time (s): cpu = 00:02:17 ; elapsed = 00:01:10 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54699 ; free virtual = 56505

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e856d934

Time (s): cpu = 00:02:18 ; elapsed = 00:01:12 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54700 ; free virtual = 56506

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1f90ea081

Time (s): cpu = 00:02:19 ; elapsed = 00:01:12 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54704 ; free virtual = 56510
Phase 3 Detail Placement | Checksum: 1f90ea081

Time (s): cpu = 00:02:19 ; elapsed = 00:01:12 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54704 ; free virtual = 56510

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f0c957e9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f0c957e9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:17 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54617 ; free virtual = 56425
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.219. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 247d1ff58

Time (s): cpu = 00:02:35 ; elapsed = 00:01:17 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54619 ; free virtual = 56427
Phase 4.1 Post Commit Optimization | Checksum: 247d1ff58

Time (s): cpu = 00:02:35 ; elapsed = 00:01:17 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54619 ; free virtual = 56427

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 247d1ff58

Time (s): cpu = 00:02:35 ; elapsed = 00:01:17 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54639 ; free virtual = 56448
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54573 ; free virtual = 56383

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2e0e39d03

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54573 ; free virtual = 56383

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54573 ; free virtual = 56383
Phase 4.4 Final Placement Cleanup | Checksum: 2991498f1

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54574 ; free virtual = 56383
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2991498f1

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54574 ; free virtual = 56383
Ending Placer Task | Checksum: 1b2fbf24c

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54712 ; free virtual = 56521
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:59 ; elapsed = 00:01:41 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54712 ; free virtual = 56521
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54712 ; free virtual = 56521
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54707 ; free virtual = 56516
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54709 ; free virtual = 56519
INFO: [Common 17-1381] The checkpoint '/home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54712 ; free virtual = 56521
INFO: [runtcl-4] Executing : report_io -file capstone_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54670 ; free virtual = 56479
INFO: [runtcl-4] Executing : report_utilization -file capstone_wrapper_utilization_placed.rpt -pb capstone_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file capstone_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4745.707 ; gain = 0.000 ; free physical = 54710 ; free virtual = 56520
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cc08d3f1 ConstDB: 0 ShapeSum: 4de180b0 RouteDB: 99119dab

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5b45899d

Time (s): cpu = 00:01:58 ; elapsed = 00:01:27 . Memory (MB): peak = 4933.723 ; gain = 188.016 ; free physical = 54362 ; free virtual = 56172
Post Restoration Checksum: NetGraph: 98249ff5 NumContArr: 3f1580f3 Constraints: 3e6478d5 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1159e99bd

Time (s): cpu = 00:01:58 ; elapsed = 00:01:28 . Memory (MB): peak = 4933.723 ; gain = 188.016 ; free physical = 54329 ; free virtual = 56139

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1159e99bd

Time (s): cpu = 00:01:59 ; elapsed = 00:01:28 . Memory (MB): peak = 4995.914 ; gain = 250.207 ; free physical = 54245 ; free virtual = 56056

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1159e99bd

Time (s): cpu = 00:01:59 ; elapsed = 00:01:28 . Memory (MB): peak = 4995.914 ; gain = 250.207 ; free physical = 54245 ; free virtual = 56056

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: ee9a73ed

Time (s): cpu = 00:02:02 ; elapsed = 00:01:31 . Memory (MB): peak = 5066.383 ; gain = 320.676 ; free physical = 54319 ; free virtual = 56125

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 19a3b28a8

Time (s): cpu = 00:02:15 ; elapsed = 00:01:35 . Memory (MB): peak = 5066.383 ; gain = 320.676 ; free physical = 54334 ; free virtual = 56140
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.332  | TNS=0.000  | WHS=-0.043 | THS=-1.833 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 13b900e5d

Time (s): cpu = 00:02:33 ; elapsed = 00:01:39 . Memory (MB): peak = 5066.383 ; gain = 320.676 ; free physical = 54319 ; free virtual = 56125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.332  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1191da616

Time (s): cpu = 00:02:33 ; elapsed = 00:01:39 . Memory (MB): peak = 5066.383 ; gain = 320.676 ; free physical = 54319 ; free virtual = 56125
Phase 2 Router Initialization | Checksum: eb022094

Time (s): cpu = 00:02:33 ; elapsed = 00:01:40 . Memory (MB): peak = 5066.383 ; gain = 320.676 ; free physical = 54319 ; free virtual = 56125

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 33f4eec1c

Time (s): cpu = 00:02:50 ; elapsed = 00:01:47 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54284 ; free virtual = 56090

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4518
 Number of Nodes with overlaps = 318
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.753  | TNS=0.000  | WHS=-0.024 | THS=-0.041 |

Phase 4.1 Global Iteration 0 | Checksum: 158ae0a1c

Time (s): cpu = 00:03:59 ; elapsed = 00:02:22 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54201 ; free virtual = 56009

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.753  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19450b518

Time (s): cpu = 00:04:02 ; elapsed = 00:02:24 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54200 ; free virtual = 56009
Phase 4 Rip-up And Reroute | Checksum: 19450b518

Time (s): cpu = 00:04:02 ; elapsed = 00:02:24 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54200 ; free virtual = 56009

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a7833e24

Time (s): cpu = 00:04:08 ; elapsed = 00:02:26 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54207 ; free virtual = 56017
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.753  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1f3e0d625

Time (s): cpu = 00:04:08 ; elapsed = 00:02:26 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54207 ; free virtual = 56016

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f3e0d625

Time (s): cpu = 00:04:08 ; elapsed = 00:02:26 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54207 ; free virtual = 56016
Phase 5 Delay and Skew Optimization | Checksum: 1f3e0d625

Time (s): cpu = 00:04:08 ; elapsed = 00:02:27 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54207 ; free virtual = 56016

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 233bd7a00

Time (s): cpu = 00:04:13 ; elapsed = 00:02:28 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54206 ; free virtual = 56016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.753  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2025d8aca

Time (s): cpu = 00:04:13 ; elapsed = 00:02:28 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54206 ; free virtual = 56016
Phase 6 Post Hold Fix | Checksum: 2025d8aca

Time (s): cpu = 00:04:13 ; elapsed = 00:02:28 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54206 ; free virtual = 56016

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.488594 %
  Global Horizontal Routing Utilization  = 0.526733 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1857ce01d

Time (s): cpu = 00:04:15 ; elapsed = 00:02:29 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54199 ; free virtual = 56008

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1857ce01d

Time (s): cpu = 00:04:15 ; elapsed = 00:02:29 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54199 ; free virtual = 56008

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1857ce01d

Time (s): cpu = 00:04:17 ; elapsed = 00:02:31 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54198 ; free virtual = 56008

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.753  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1857ce01d

Time (s): cpu = 00:04:17 ; elapsed = 00:02:31 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54204 ; free virtual = 56014
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:17 ; elapsed = 00:02:31 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54319 ; free virtual = 56128

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:25 ; elapsed = 00:02:38 . Memory (MB): peak = 5080.953 ; gain = 335.246 ; free physical = 54319 ; free virtual = 56128
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5080.953 ; gain = 0.000 ; free physical = 54319 ; free virtual = 56128
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5080.953 ; gain = 0.000 ; free physical = 54311 ; free virtual = 56121
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5080.953 ; gain = 0.000 ; free physical = 54309 ; free virtual = 56119
INFO: [Common 17-1381] The checkpoint '/home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5080.953 ; gain = 0.000 ; free physical = 54313 ; free virtual = 56123
INFO: [runtcl-4] Executing : report_drc -file capstone_wrapper_drc_routed.rpt -pb capstone_wrapper_drc_routed.pb -rpx capstone_wrapper_drc_routed.rpx
Command: report_drc -file capstone_wrapper_drc_routed.rpt -pb capstone_wrapper_drc_routed.pb -rpx capstone_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 5168.996 ; gain = 88.043 ; free physical = 54304 ; free virtual = 56114
INFO: [runtcl-4] Executing : report_methodology -file capstone_wrapper_methodology_drc_routed.rpt -pb capstone_wrapper_methodology_drc_routed.pb -rpx capstone_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file capstone_wrapper_methodology_drc_routed.rpt -pb capstone_wrapper_methodology_drc_routed.pb -rpx capstone_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 5168.996 ; gain = 0.000 ; free physical = 54242 ; free virtual = 56050
INFO: [runtcl-4] Executing : report_power -file capstone_wrapper_power_routed.rpt -pb capstone_wrapper_power_summary_routed.pb -rpx capstone_wrapper_power_routed.rpx
Command: report_power -file capstone_wrapper_power_routed.rpt -pb capstone_wrapper_power_summary_routed.pb -rpx capstone_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5168.996 ; gain = 0.000 ; free physical = 54204 ; free virtual = 56013
INFO: [runtcl-4] Executing : report_route_status -file capstone_wrapper_route_status.rpt -pb capstone_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file capstone_wrapper_timing_summary_routed.rpt -pb capstone_wrapper_timing_summary_routed.pb -rpx capstone_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file capstone_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file capstone_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5168.996 ; gain = 0.000 ; free physical = 54199 ; free virtual = 56008
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file capstone_wrapper_bus_skew_routed.rpt -pb capstone_wrapper_bus_skew_routed.pb -rpx capstone_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 18 22:05:30 2021...
