{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730463470603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730463470603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  1 15:17:50 2024 " "Processing started: Fri Nov  1 15:17:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730463470603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463470603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLCPU -c PLCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off PLCPU -c PLCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463470603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730463471004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730463471004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file plcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLCPU " "Found entity 1: PLCPU" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1 " "Found entity 1: MUX_4x1" {  } { { "MUX_4x1.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/MUX_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8x1 " "Found entity 1: MUX_8x1" {  } { { "MUX_8x1.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/MUX_8x1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479180 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "REG_FILE.v(19) " "Verilog HDL information at REG_FILE.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "REG_FILE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/REG_FILE.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730463479182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/REG_FILE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_flag_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_flag_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_flag_Gen " "Found entity 1: Branch_flag_Gen" {  } { { "Branch_flag_Gen.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/Branch_flag_Gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_or_jump_targgen.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_or_jump_targgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_or_Jump_TargGen " "Found entity 1: Branch_or_Jump_TargGen" {  } { { "Branch_or_Jump_TargGen.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/Branch_or_Jump_TargGen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "forward_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/forward_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bal.v 1 1 " "Found 1 design units, including 1 entities, in source file bal.v" { { "Info" "ISGN_ENTITY_NAME" "1 BAL " "Found entity 1: BAL" {  } { { "BAL.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/BAL.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oper.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_oper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OPER " "Found entity 1: ALU_OPER" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/comparator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_buffer " "Found entity 1: IF_ID_buffer" {  } { { "IF_ID_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/IF_ID_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_buffer " "Found entity 1: ID_EX_buffer" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_EX_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_buffer " "Found entity 1: EX_MEM_buffer" {  } { { "EX_MEM_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/EX_MEM_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_buffer " "Found entity 1: MEM_WB_buffer" {  } { { "MEM_WB_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/MEM_WB_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "PC_register.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PC_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479205 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Immed_Gen_unit.v(27) " "Verilog HDL information at Immed_Gen_unit.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/Immed_Gen_unit.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730463479206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immed_gen_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file immed_gen_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immed_Gen_unit " "Found entity 1: Immed_Gen_unit" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/Immed_Gen_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "IF_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/IF_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage " "Found entity 1: ID_stage" {  } { { "ID_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_stage " "Found entity 1: EX_stage" {  } { { "EX_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/EX_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "MEM_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/MEM_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "WB_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/WB_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_detect_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_detect_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 exception_detect_unit " "Found entity 1: exception_detect_unit" {  } { { "exception_detect_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/exception_detect_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1 " "Found entity 1: MUX_2x1" {  } { { "MUX_2x1.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/MUX_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479220 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style IM.v(7) " "Unrecognized synthesis attribute \"ram_style\" at IM.v(7)" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/IM.v" 7 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/IM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/DM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479225 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "empty.v " "Can't analyze file -- file empty.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730463479226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu5stage.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu5stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU5STAGE " "Found entity 1: CPU5STAGE" {  } { { "CPU5STAGE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/bcd7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730463479230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gte Branch_flag_Gen.v(12) " "Verilog HDL Implicit Net warning at Branch_flag_Gen.v(12): created implicit net for \"gte\"" {  } { { "Branch_flag_Gen.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/Branch_flag_Gen.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PLCPU " "Elaborating entity \"PLCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730463479279 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 PLCPU.v(9) " "Output port \"HEX0\" at PLCPU.v(9) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[7\] PLCPU.v(10) " "Output port \"HEX1\[7\]\" at PLCPU.v(10) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 PLCPU.v(11) " "Output port \"HEX2\" at PLCPU.v(11) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 PLCPU.v(12) " "Output port \"HEX3\" at PLCPU.v(12) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 PLCPU.v(13) " "Output port \"HEX4\" at PLCPU.v(13) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 PLCPU.v(14) " "Output port \"HEX5\" at PLCPU.v(14) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR PLCPU.v(20) " "Output port \"LEDR\" at PLCPU.v(20) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B PLCPU.v(26) " "Output port \"VGA_B\" at PLCPU.v(26) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G PLCPU.v(27) " "Output port \"VGA_G\" at PLCPU.v(27) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R PLCPU.v(29) " "Output port \"VGA_R\" at PLCPU.v(29) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS PLCPU.v(28) " "Output port \"VGA_HS\" at PLCPU.v(28) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS PLCPU.v(31) " "Output port \"VGA_VS\" at PLCPU.v(31) has no driver" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730463479280 "|PLCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU5STAGE CPU5STAGE:cpu " "Elaborating entity \"CPU5STAGE\" for hierarchy \"CPU5STAGE:cpu\"" {  } { { "PLCPU.v" "cpu" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exception_detect_unit CPU5STAGE:cpu\|exception_detect_unit:EDU " "Elaborating entity \"exception_detect_unit\" for hierarchy \"CPU5STAGE:cpu\|exception_detect_unit:EDU\"" {  } { { "CPU5STAGE.v" "EDU" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_unit CPU5STAGE:cpu\|forward_unit:fu " "Elaborating entity \"forward_unit\" for hierarchy \"CPU5STAGE:cpu\|forward_unit:fu\"" {  } { { "CPU5STAGE.v" "fu" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage CPU5STAGE:cpu\|IF_stage:if_stage " "Elaborating entity \"IF_stage\" for hierarchy \"CPU5STAGE:cpu\|IF_stage:if_stage\"" {  } { { "CPU5STAGE.v" "if_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1 CPU5STAGE:cpu\|IF_stage:if_stage\|MUX_4x1:pc_src_mux " "Elaborating entity \"MUX_4x1\" for hierarchy \"CPU5STAGE:cpu\|IF_stage:if_stage\|MUX_4x1:pc_src_mux\"" {  } { { "IF_stage.v" "pc_src_mux" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/IF_stage.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register CPU5STAGE:cpu\|IF_stage:if_stage\|PC_register:pc_reg " "Elaborating entity \"PC_register\" for hierarchy \"CPU5STAGE:cpu\|IF_stage:if_stage\|PC_register:pc_reg\"" {  } { { "IF_stage.v" "pc_reg" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/IF_stage.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM CPU5STAGE:cpu\|IF_stage:if_stage\|IM:inst_mem " "Elaborating entity \"IM\" for hierarchy \"CPU5STAGE:cpu\|IF_stage:if_stage\|IM:inst_mem\"" {  } { { "IF_stage.v" "inst_mem" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/IF_stage.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479293 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 IM.v(7) " "Net \"InstMem.data_a\" at IM.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/IM.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1730463479299 "|PLCPU|CPU5STAGE:cpu|IF_stage:if_stage|IM:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 IM.v(7) " "Net \"InstMem.waddr_a\" at IM.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/IM.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1730463479299 "|PLCPU|CPU5STAGE:cpu|IF_stage:if_stage|IM:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 IM.v(7) " "Net \"InstMem.we_a\" at IM.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/IM.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1730463479299 "|PLCPU|CPU5STAGE:cpu|IF_stage:if_stage|IM:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_or_Jump_TargGen CPU5STAGE:cpu\|IF_stage:if_stage\|Branch_or_Jump_TargGen:new_PC " "Elaborating entity \"Branch_or_Jump_TargGen\" for hierarchy \"CPU5STAGE:cpu\|IF_stage:if_stage\|Branch_or_Jump_TargGen:new_PC\"" {  } { { "IF_stage.v" "new_PC" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/IF_stage.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_buffer CPU5STAGE:cpu\|IF_ID_buffer:if_id_buffer " "Elaborating entity \"IF_ID_buffer\" for hierarchy \"CPU5STAGE:cpu\|IF_ID_buffer:if_id_buffer\"" {  } { { "CPU5STAGE.v" "if_id_buffer" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage CPU5STAGE:cpu\|ID_stage:id_stage " "Elaborating entity \"ID_stage\" for hierarchy \"CPU5STAGE:cpu\|ID_stage:id_stage\"" {  } { { "CPU5STAGE.v" "id_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE CPU5STAGE:cpu\|ID_stage:id_stage\|REG_FILE:reg_file " "Elaborating entity \"REG_FILE\" for hierarchy \"CPU5STAGE:cpu\|ID_stage:id_stage\|REG_FILE:reg_file\"" {  } { { "ID_stage.v" "reg_file" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_stage.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479316 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i REG_FILE.v(19) " "Verilog HDL Always Construct warning at REG_FILE.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "REG_FILE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/REG_FILE.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730463479375 "|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immed_Gen_unit CPU5STAGE:cpu\|ID_stage:id_stage\|Immed_Gen_unit:immed_gen " "Elaborating entity \"Immed_Gen_unit\" for hierarchy \"CPU5STAGE:cpu\|ID_stage:id_stage\|Immed_Gen_unit:immed_gen\"" {  } { { "ID_stage.v" "immed_gen" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_stage.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 32 Immed_Gen_unit.v(30) " "Verilog HDL assignment warning at Immed_Gen_unit.v(30): truncated value with size 37 to match size of target (32)" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/Immed_Gen_unit.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730463479376 "|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 Immed_Gen_unit.v(35) " "Verilog HDL assignment warning at Immed_Gen_unit.v(35): truncated value with size 48 to match size of target (32)" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/Immed_Gen_unit.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730463479377 "|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "58 32 Immed_Gen_unit.v(38) " "Verilog HDL assignment warning at Immed_Gen_unit.v(38): truncated value with size 58 to match size of target (32)" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/Immed_Gen_unit.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730463479377 "|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 Immed_Gen_unit.v(41) " "Verilog HDL assignment warning at Immed_Gen_unit.v(41): truncated value with size 48 to match size of target (32)" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/Immed_Gen_unit.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730463479377 "|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8x1 CPU5STAGE:cpu\|ID_stage:id_stage\|MUX_8x1:target_addr_mux " "Elaborating entity \"MUX_8x1\" for hierarchy \"CPU5STAGE:cpu\|ID_stage:id_stage\|MUX_8x1:target_addr_mux\"" {  } { { "ID_stage.v" "target_addr_mux" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_stage.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator CPU5STAGE:cpu\|ID_stage:id_stage\|comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"CPU5STAGE:cpu\|ID_stage:id_stage\|comparator:comp\"" {  } { { "ID_stage.v" "comp" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_stage.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit CPU5STAGE:cpu\|ID_stage:id_stage\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"CPU5STAGE:cpu\|ID_stage:id_stage\|control_unit:cu\"" {  } { { "ID_stage.v" "cu" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_stage.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BAL CPU5STAGE:cpu\|ID_stage:id_stage\|BAL:bal_bubble " "Elaborating entity \"BAL\" for hierarchy \"CPU5STAGE:cpu\|ID_stage:id_stage\|BAL:bal_bubble\"" {  } { { "ID_stage.v" "bal_bubble" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_stage.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2x1 CPU5STAGE:cpu\|ID_stage:id_stage\|MUX_2x1:control_mux " "Elaborating entity \"MUX_2x1\" for hierarchy \"CPU5STAGE:cpu\|ID_stage:id_stage\|MUX_2x1:control_mux\"" {  } { { "ID_stage.v" "control_mux" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_stage.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_buffer CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer " "Elaborating entity \"ID_EX_buffer\" for hierarchy \"CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\"" {  } { { "CPU5STAGE.v" "id_ex_buffer" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_stage CPU5STAGE:cpu\|EX_stage:ex_stage " "Elaborating entity \"EX_stage\" for hierarchy \"CPU5STAGE:cpu\|EX_stage:ex_stage\"" {  } { { "CPU5STAGE.v" "ex_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\"" {  } { { "EX_stage.v" "alu" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/EX_stage.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(45) " "Verilog HDL assignment warning at ALU.v(45): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(49) " "Verilog HDL assignment warning at ALU.v(49): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(24) " "Verilog HDL Case Statement warning at ALU.v(24): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CF ALU.v(24) " "Verilog HDL Always Construct warning at ALU.v(24): inferring latch(es) for variable \"CF\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res ALU.v(24) " "Verilog HDL Always Construct warning at ALU.v(24): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU.v(24) " "Inferred latch for \"res\[0\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU.v(24) " "Inferred latch for \"res\[1\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU.v(24) " "Inferred latch for \"res\[2\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU.v(24) " "Inferred latch for \"res\[3\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] ALU.v(24) " "Inferred latch for \"res\[4\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] ALU.v(24) " "Inferred latch for \"res\[5\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] ALU.v(24) " "Inferred latch for \"res\[6\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] ALU.v(24) " "Inferred latch for \"res\[7\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] ALU.v(24) " "Inferred latch for \"res\[8\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] ALU.v(24) " "Inferred latch for \"res\[9\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] ALU.v(24) " "Inferred latch for \"res\[10\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] ALU.v(24) " "Inferred latch for \"res\[11\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] ALU.v(24) " "Inferred latch for \"res\[12\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] ALU.v(24) " "Inferred latch for \"res\[13\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] ALU.v(24) " "Inferred latch for \"res\[14\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] ALU.v(24) " "Inferred latch for \"res\[15\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479392 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] ALU.v(24) " "Inferred latch for \"res\[16\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] ALU.v(24) " "Inferred latch for \"res\[17\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] ALU.v(24) " "Inferred latch for \"res\[18\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] ALU.v(24) " "Inferred latch for \"res\[19\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] ALU.v(24) " "Inferred latch for \"res\[20\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] ALU.v(24) " "Inferred latch for \"res\[21\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] ALU.v(24) " "Inferred latch for \"res\[22\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] ALU.v(24) " "Inferred latch for \"res\[23\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] ALU.v(24) " "Inferred latch for \"res\[24\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] ALU.v(24) " "Inferred latch for \"res\[25\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] ALU.v(24) " "Inferred latch for \"res\[26\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] ALU.v(24) " "Inferred latch for \"res\[27\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] ALU.v(24) " "Inferred latch for \"res\[28\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] ALU.v(24) " "Inferred latch for \"res\[29\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] ALU.v(24) " "Inferred latch for \"res\[30\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] ALU.v(24) " "Inferred latch for \"res\[31\]\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CF ALU.v(24) " "Inferred latch for \"CF\" at ALU.v(24)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479393 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_OPER CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper " "Elaborating entity \"ALU_OPER\" for hierarchy \"CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\"" {  } { { "EX_stage.v" "alu_oper" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/EX_stage.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479394 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_OPER.v(26) " "Verilog HDL Case Statement warning at ALU_OPER.v(26): incomplete case statement has no default case item" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1730463479394 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OP ALU_OPER.v(26) " "Verilog HDL Always Construct warning at ALU_OPER.v(26): inferring latch(es) for variable \"ALU_OP\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730463479394 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[0\] ALU_OPER.v(26) " "Inferred latch for \"ALU_OP\[0\]\" at ALU_OPER.v(26)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479394 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[1\] ALU_OPER.v(26) " "Inferred latch for \"ALU_OP\[1\]\" at ALU_OPER.v(26)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479394 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[2\] ALU_OPER.v(26) " "Inferred latch for \"ALU_OP\[2\]\" at ALU_OPER.v(26)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479394 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[3\] ALU_OPER.v(26) " "Inferred latch for \"ALU_OP\[3\]\" at ALU_OPER.v(26)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463479394 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_buffer CPU5STAGE:cpu\|EX_MEM_buffer:ex_mem_buffer " "Elaborating entity \"EX_MEM_buffer\" for hierarchy \"CPU5STAGE:cpu\|EX_MEM_buffer:ex_mem_buffer\"" {  } { { "CPU5STAGE.v" "ex_mem_buffer" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_stage CPU5STAGE:cpu\|MEM_stage:mem_stage " "Elaborating entity \"MEM_stage\" for hierarchy \"CPU5STAGE:cpu\|MEM_stage:mem_stage\"" {  } { { "CPU5STAGE.v" "mem_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM CPU5STAGE:cpu\|MEM_stage:mem_stage\|DM:data_mem " "Elaborating entity \"DM\" for hierarchy \"CPU5STAGE:cpu\|MEM_stage:mem_stage\|DM:data_mem\"" {  } { { "MEM_stage.v" "data_mem" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/MEM_stage.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_buffer CPU5STAGE:cpu\|MEM_WB_buffer:mem_wb_buffer " "Elaborating entity \"MEM_WB_buffer\" for hierarchy \"CPU5STAGE:cpu\|MEM_WB_buffer:mem_wb_buffer\"" {  } { { "CPU5STAGE.v" "mem_wb_buffer" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_stage CPU5STAGE:cpu\|WB_stage:wb_stage " "Elaborating entity \"WB_stage\" for hierarchy \"CPU5STAGE:cpu\|WB_stage:wb_stage\"" {  } { { "CPU5STAGE.v" "wb_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/CPU5STAGE.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:b " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:b\"" {  } { { "PLCPU.v" "b" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463479413 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU5STAGE:cpu\|MEM_stage:mem_stage\|DM:data_mem\|data_mem " "RAM logic \"CPU5STAGE:cpu\|MEM_stage:mem_stage\|DM:data_mem\|data_mem\" is uninferred due to asynchronous read logic" {  } { { "DM.v" "data_mem" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/DM.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1730463479986 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1730463479986 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/db/PLCPU.ram0_IM_936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/db/PLCPU.ram0_IM_936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1730463479990 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730463484441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[0\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484559 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[1\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484559 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[2\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484559 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[3\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484559 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[4\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484559 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[5\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484559 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[6\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484559 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[7\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484559 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[8\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484559 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[9\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[10\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[11\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[12\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[13\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[14\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[15\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[16\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[17\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[18\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[19\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[20\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[21\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[22\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[23\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484560 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[24\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[25\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[26\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[27\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[28\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[29\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[30\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[31\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU:alu\|res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[0\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\]" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_EX_buffer.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[1\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\]" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_EX_buffer.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[2\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\]" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_EX_buffer.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Latch CPU5STAGE:cpu\|EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\]" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ID_EX_buffer.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730463484561 ""}  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/ALU_OPER.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730463484561 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730463487750 "|PLCPU|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730463487750 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730463488056 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730463493608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463493918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730463494405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730463494405 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PLCPU.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730463495133 "|PLCPU|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730463495133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18199 " "Implemented 18199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730463495134 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730463495134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18112 " "Implemented 18112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730463495134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730463495134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730463495173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  1 15:18:15 2024 " "Processing ended: Fri Nov  1 15:18:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730463495173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730463495173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730463495173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730463495173 ""}
