# Example Linearly Wired Circuits
## Circuits
```
// LOG : Starting Linear NetList 
// LOG : Parsing Successful
// LOG : Type Checking Complete
// LOG : Soundness Check Complete
digraph G {
6 [label="(1, 1) CAST"];
4 [label="(1, 1) CAST"];
2 [label="INOUT(2) INOUT : logic[2]"];
1 [label="OUT(1) OUTPUT : logic"];
3 [label="(2, 1) nand"];
	2 -> 6;
	2 -> 4;
	3 -> 1;
	4 -> 3;
	6 -> 3;
}

// LOG : BYE
```
## Verilator
```
```
