
---------- Begin Simulation Statistics ----------
final_tick                                64931834500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668856                       # Number of bytes of host memory used
host_op_rate                                   149126                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   733.82                       # Real time elapsed on the host
host_tick_rate                               88484396                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064932                       # Number of seconds simulated
sim_ticks                                 64931834500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431867                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.298637                       # CPI: cycles per instruction
system.cpu.discardedOps                        691627                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        13312611                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.770038                       # IPC: instructions per cycle
system.cpu.numCycles                        129863669                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954855     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646356     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534684     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431867                       # Class of committed instruction
system.cpu.tickCycles                       116551058                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6676                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          406                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       717204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          405                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1436846                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            408                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20405400                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16342476                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            142539                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8782110                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8691470                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.967902                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050599                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                313                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433983                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300039                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133944                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35662973                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35662973                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35666303                       # number of overall hits
system.cpu.dcache.overall_hits::total        35666303                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        68764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68795                       # number of overall misses
system.cpu.dcache.overall_misses::total         68795                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4495140500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4495140500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4495140500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4495140500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35731737                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35731737                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735098                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735098                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001925                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001925                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65370.549997                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65370.549997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65341.093103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65341.093103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47171                       # number of writebacks
system.cpu.dcache.writebacks::total             47171                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18047                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18047                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18047                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18047                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        50717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        50717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        50742                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50742                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3372004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3372004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3373161000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3373161000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001419                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001419                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001420                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001420                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66486.661277                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66486.661277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66476.705688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66476.705688                       # average overall mshr miss latency
system.cpu.dcache.replacements                  48694                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21463682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21463682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    225319000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    225319000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16779.788502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16779.788502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1524                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1524                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11904                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11904                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    183036500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    183036500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000554                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000554                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15376.050067                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15376.050067                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4269821500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4269821500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77161.730158                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77161.730158                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16523                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16523                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38813                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38813                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3188967500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3188967500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82162.355396                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82162.355396                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3330                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3330                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009223                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009223                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1157000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1157000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007438                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007438                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        46280                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        46280                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2034.638748                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35895209                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             50742                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            707.406271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2034.638748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993476                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993476                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1438                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71877266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71877266                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49598771                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17151100                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9897478                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27663123                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27663123                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27663123                       # number of overall hits
system.cpu.icache.overall_hits::total        27663123                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668904                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668904                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668904                       # number of overall misses
system.cpu.icache.overall_misses::total        668904                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8729764500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8729764500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8729764500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8729764500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28332027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28332027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28332027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28332027                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023609                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023609                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023609                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023609                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13050.848104                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13050.848104                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13050.848104                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13050.848104                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668506                       # number of writebacks
system.cpu.icache.writebacks::total            668506                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668904                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668904                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668904                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668904                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8060860500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8060860500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8060860500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8060860500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023609                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023609                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023609                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023609                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12050.848104                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12050.848104                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12050.848104                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12050.848104                       # average overall mshr miss latency
system.cpu.icache.replacements                 668506                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27663123                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27663123                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668904                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668904                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8729764500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8729764500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28332027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28332027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13050.848104                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13050.848104                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8060860500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8060860500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12050.848104                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12050.848104                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.677943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28332027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668904                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.355894                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.677943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57332958                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57332958                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  64931834500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431867                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               668393                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11398                       # number of demand (read+write) hits
system.l2.demand_hits::total                   679791                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668393                       # number of overall hits
system.l2.overall_hits::.cpu.data               11398                       # number of overall hits
system.l2.overall_hits::total                  679791                       # number of overall hits
system.l2.demand_misses::.cpu.inst                511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39344                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39855                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               511                       # number of overall misses
system.l2.overall_misses::.cpu.data             39344                       # number of overall misses
system.l2.overall_misses::total                 39855                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38970000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3177354000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3216324000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38970000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3177354000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3216324000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            50742                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               719646                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           50742                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              719646                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000764                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.775373                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055381                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000764                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.775373                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055381                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76262.230920                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80758.285889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80700.639819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76262.230920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80758.285889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80700.639819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6508                       # number of writebacks
system.l2.writebacks::total                      6508                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39849                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39849                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33805500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2783623000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2817428500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33805500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2783623000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2817428500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.775275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055373                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.775275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055373                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66285.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70759.882051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70702.614871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66285.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70759.882051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70702.614871                       # average overall mshr miss latency
system.l2.replacements                           7084                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47171                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47171                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668115                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668115                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668115                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668115                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3130737500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3130737500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80664.163145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80664.163145                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2742617500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2742617500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70664.163145                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70664.163145                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38970000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38970000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76262.230920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76262.230920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33805500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33805500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66285.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66285.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11397                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11397                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     46616500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     46616500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.044597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        87625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        87625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          527                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          527                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     41005500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     41005500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.044178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77809.297913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77809.297913                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26269.846216                       # Cycle average of tags in use
system.l2.tags.total_refs                     1436434                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39852                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     36.044214                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.949339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       337.865585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25931.031292                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.791352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.801692                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29077                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11531372                       # Number of tag accesses
system.l2.tags.data_accesses                 11531372                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016553140500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              102844                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6139                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39849                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6508                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39849                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6508                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39849                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6508                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.675000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.208321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1695.119727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          359     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.027778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.027054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.164564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              350     97.22%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      2.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2550336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               416512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     39.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   64931602000                       # Total gap between requests
system.mem_ctrls.avgGap                    1400686.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2517504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       415360                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 502681.007726649113                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 38771490.431246019900                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6396862.235580299981                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39339                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6508                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12921000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1169373250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 585385813750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25335.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29725.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  89948649.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2517696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2550336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       416512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       416512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39339                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39849                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       502681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     38774447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         39277128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       502681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       502681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6414604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6414604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6414604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       502681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     38774447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        45691732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39846                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6490                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          424                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               435181750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199230000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1182294250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10921.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29671.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29229                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5454                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11652                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   254.500515                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   197.110742                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.254105                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1242     10.66%     10.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7557     64.86%     75.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          789      6.77%     82.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          329      2.82%     85.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          639      5.48%     90.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          381      3.27%     93.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          269      2.31%     96.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          257      2.21%     98.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          189      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11652                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2550144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             415360                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               39.274171                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.396862                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42004620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22322190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141557640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      16709220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5125482960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13988611680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13153941120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   32490629430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.380587                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34073673750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2168140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28690020750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41197800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21897150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142942800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17168580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5125482960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13809281700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13304955840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   32462926830                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.953945                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34467824750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2168140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28295869750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1037                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6508                       # Transaction distribution
system.membus.trans_dist::CleanEvict              168                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1037                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86374                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86374                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2966848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2966848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39849                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39849    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39849                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            81357500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211701000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            680833                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        53679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668506                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38813                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38813                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668904                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11929                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2006314                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       150178                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2156492                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     85594240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6266432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               91860672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7084                       # Total snoops (count)
system.tol2bus.snoopTraffic                    416512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           726730                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001130                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033715                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 725912     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    815      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             726730                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64931834500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1434100000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1003356499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76115495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
