{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[1\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_80a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_80a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 429 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_80a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[2\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_80a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_80a1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 429 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_80a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[3\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_80a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_80a1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 429 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_80a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[4\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_80a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_80a1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 429 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_80a1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[5\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_80a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_80a1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 429 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_80a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[6\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_80a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_80a1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 429 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_80a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[7\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_80a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_80a1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 429 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_80a1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[8\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_80a1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_80a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_80a1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 429 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_80a1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[1\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d0a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_d0a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 416 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_d0a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[2\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d0a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_d0a1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 416 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_d0a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[3\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d0a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_d0a1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 416 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_d0a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[4\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d0a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_d0a1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 416 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_d0a1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[5\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d0a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_d0a1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 416 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_d0a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[6\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d0a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_d0a1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 416 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_d0a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[7\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d0a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_d0a1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 416 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_d0a1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[8\] " "Synthesized away node \"AM_NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_d0a1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_d0a1.tdf" "" { Text "E:/FPGA_FILE/AM/db/altsyncram_d0a1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" "" { Text "E:/FPGA_FILE/AM/AM_NCO/synthesis/submodules/AM_NCO_nco_ii_0.v" 416 0 0 } } { "AM.v" "" { Text "E:/FPGA_FILE/AM/AM.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1715171605615 "|AM|AM_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_d0a1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1715171605615 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1715171605615 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1715171606396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1715171606693 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "235 " "235 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1715171607137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1109 " "Implemented 1109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1715171607148 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1715171607148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1007 " "Implemented 1007 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1715171607148 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1715171607148 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1715171607148 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 0 1715171607148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1715171607148 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "AM_NCO 21 " "Ignored 21 assignments for entity \"AM_NCO\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1715171607195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1715171607231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 20:33:27 2024 " "Processing ended: Wed May 08 20:33:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1715171607231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1715171607231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1715171607231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1715171607231 ""}
