/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(1'h1 & in_data[11]);
  assign celloutsig_0_7z = ~(celloutsig_0_2z & 1'h1);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_5z & celloutsig_1_2z);
  assign celloutsig_1_10z = ~(celloutsig_1_4z & celloutsig_1_1z);
  assign celloutsig_1_13z = ~(in_data[113] | celloutsig_1_8z);
  assign celloutsig_0_9z = ~(celloutsig_0_2z | celloutsig_0_1z);
  assign celloutsig_0_0z = ~((in_data[70] | in_data[87]) & (in_data[26] | in_data[80]));
  assign celloutsig_1_14z = ~((celloutsig_1_11z | celloutsig_1_4z) & (celloutsig_1_2z | celloutsig_1_4z));
  assign celloutsig_1_19z = ~((in_data[112] | celloutsig_1_4z) & (celloutsig_1_11z | celloutsig_1_12z));
  assign celloutsig_0_12z = ~((1'h1 | 1'h1) & (celloutsig_0_5z | celloutsig_0_7z));
  assign celloutsig_1_0z = ~((in_data[106] | in_data[99]) & (in_data[139] | in_data[119]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_2z) & (in_data[168] | celloutsig_1_2z));
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_6z[3]) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_1_9z = ~((celloutsig_1_4z | celloutsig_1_1z) & (celloutsig_1_6z[4] | celloutsig_1_1z));
  assign celloutsig_1_11z = ~((celloutsig_1_2z | celloutsig_1_2z) & (celloutsig_1_10z | celloutsig_1_5z));
  assign celloutsig_1_12z = ~((celloutsig_1_11z | celloutsig_1_2z) & (in_data[177] | celloutsig_1_4z));
  assign celloutsig_1_1z = ~(in_data[115] ^ celloutsig_1_0z);
  assign celloutsig_1_6z = { in_data[183:178], celloutsig_1_5z, celloutsig_1_3z } / { 1'h1, in_data[109:104], celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_9z } == { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z } == { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[80:76] == in_data[77:73];
  assign celloutsig_0_2z = { in_data[6:0], celloutsig_0_1z } == in_data[15:8];
  assign celloutsig_0_13z = { in_data[54:44], 1'h1, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z } < { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_12z, 1'h1, celloutsig_0_10z, 1'h1, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z, 1'h1, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_3z = | in_data[12:9];
  assign celloutsig_1_18z = ^ { celloutsig_1_6z[5:3], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_1_5z = ^ { in_data[139:132], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_11z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_10z, 1'h1, celloutsig_0_5z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, 1'h1 };
endmodule
