$date
	Fri Jul 11 13:33:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu $end
$var wire 1 ! zr $end
$var wire 16 " out [15:0] $end
$var wire 1 # ng $end
$var reg 1 $ f $end
$var reg 1 % no $end
$var reg 1 & nx $end
$var reg 1 ' ny $end
$var reg 16 ( x [15:0] $end
$var reg 16 ) y [15:0] $end
$var reg 1 * zx $end
$var reg 1 + zy $end
$scope module uut $end
$var wire 1 $ f $end
$var wire 1 % no $end
$var wire 1 & nx $end
$var wire 1 ' ny $end
$var wire 16 , out [15:0] $end
$var wire 16 - x [15:0] $end
$var wire 16 . y [15:0] $end
$var wire 1 * zx $end
$var wire 1 + zy $end
$var wire 1 ! zr $end
$var wire 16 / y2 [15:0] $end
$var wire 16 0 y1 [15:0] $end
$var wire 16 1 x2 [15:0] $end
$var wire 16 2 x1 [15:0] $end
$var wire 16 3 out_pre [15:0] $end
$var wire 16 4 out_f [15:0] $end
$var wire 1 # ng $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
1+
1*
b0 )
b0 (
0'
0&
0%
1$
0#
b0 "
1!
$end
#10000
0#
b1111111111111110 4
0!
b1 "
b1 ,
b1 3
b1111111111111111 /
b1111111111111111 1
1%
1'
1&
#20000
0#
b1000 4
b1000 "
b1000 ,
b1000 3
b11 /
b11 0
b101 1
b101 2
0%
0'
0+
0&
0*
b11 )
b11 .
b101 (
b101 -
#30000
1#
b1 4
b1111111111111110 "
b1111111111111110 ,
b1111111111111110 3
b1111111111111100 /
1%
1'
#40000
0#
b10 "
b10 ,
b10 3
b1111111111111101 4
b11 /
b1111111111111010 1
0'
1&
#50000
b1 "
b1 ,
b1 3
b1 4
b101 1
0%
0$
0&
#60000
b10 "
b10 ,
b10 3
b10 4
b1111111111111010 1
1&
#70000
