var group__gpio__registers =
[
    [ "Register Offsets", "group__GPIO__Register__Offsets.html", "group__GPIO__Register__Offsets" ],
    [ "GPIO_EN", "group__GPIO__EN.html", "group__GPIO__EN" ],
    [ "GPIO_EN_SET", "group__GPIO__EN__SET.html", "group__GPIO__EN__SET" ],
    [ "GPIO_EN_CLR", "group__GPIO__EN__CLR.html", "group__GPIO__EN__CLR" ],
    [ "GPIO_OUT_EN", "group__GPIO__OUT__EN.html", "group__GPIO__OUT__EN" ],
    [ "GPIO_OUT_EN_SET", "group__GPIO__OUT__EN__SET.html", "group__GPIO__OUT__EN__SET" ],
    [ "GPIO_OUT_EN_CLR", "group__GPIO__OUT__EN__CLR.html", "group__GPIO__OUT__EN__CLR" ],
    [ "GPIO_OUT", "group__GPIO__OUT.html", "group__GPIO__OUT" ],
    [ "GPIO_OUT_SET", "group__GPIO__OUT__SET.html", "group__GPIO__OUT__SET" ],
    [ "GPIO_OUT_CLR", "group__GPIO__OUT__CLR.html", "group__GPIO__OUT__CLR" ],
    [ "GPIO_IN", "group__GPIO__IN.html", "group__GPIO__IN" ],
    [ "GPIO_INT_MOD", "group__GPIO__INT__MOD.html", "group__GPIO__INT__MOD" ],
    [ "GPIO_INT_POL", "group__GPIO__INT__POL.html", "group__GPIO__INT__POL" ],
    [ "GPIO_INT_EN", "group__GPIO__INT__EN.html", "group__GPIO__INT__EN" ],
    [ "GPIO_INT_EN_SET", "group__GPIO__INT__EN__SET.html", "group__GPIO__INT__EN__SET" ],
    [ "GPIO_INT_EN_CLR", "group__GPIO__INT__EN__CLR.html", "group__GPIO__INT__EN__CLR" ],
    [ "GPIO_INT_STAT", "group__GPIO__INT__STAT.html", "group__GPIO__INT__STAT" ],
    [ "GPIO_INT_CLR", "group__GPIO__INT__CLR.html", "group__GPIO__INT__CLR" ],
    [ "GPIO_WAKE_EN", "group__GPIO__WAKE__EN.html", "group__GPIO__WAKE__EN" ],
    [ "GPIO_WAKE_EN_SET", "group__GPIO__WAKE__EN__SET.html", "group__GPIO__WAKE__EN__SET" ],
    [ "GPIO_WAKE_EN_CLR", "group__GPIO__WAKE__EN__CLR.html", "group__GPIO__WAKE__EN__CLR" ],
    [ "GPIO_INT_DUAL_EDGE", "group__GPIO__INT__DUAL__EDGE.html", "group__GPIO__INT__DUAL__EDGE" ],
    [ "GPIO_PAD_CFG1", "group__GPIO__PAD__CFG1.html", "group__GPIO__PAD__CFG1" ],
    [ "GPIO_PAD_CFG2", "group__GPIO__PAD__CFG2.html", "group__GPIO__PAD__CFG2" ],
    [ "GPIO_EN1", "group__GPIO__EN1.html", "group__GPIO__EN1" ],
    [ "GPIO_EN1_SET", "group__GPIO__EN1__SET.html", "group__GPIO__EN1__SET" ],
    [ "GPIO_EN1_CLR", "group__GPIO__EN1__CLR.html", "group__GPIO__EN1__CLR" ],
    [ "GPIO_EN2", "group__GPIO__EN2.html", "group__GPIO__EN2" ],
    [ "GPIO_EN2_SET", "group__GPIO__EN2__SET.html", "group__GPIO__EN2__SET" ],
    [ "GPIO_EN2_CLR", "group__GPIO__EN2__CLR.html", "group__GPIO__EN2__CLR" ],
    [ "GPIO_DS", "group__GPIO__DS.html", "group__GPIO__DS" ],
    [ "GPIO_DS1", "group__GPIO__DS1.html", "group__GPIO__DS1" ],
    [ "GPIO_PS", "group__GPIO__PS.html", "group__GPIO__PS" ],
    [ "GPIO_VSSEL", "group__GPIO__VSSEL.html", "group__GPIO__VSSEL" ],
    [ "mxc_gpio_regs_t", "structmxc__gpio__regs__t.html", [
      [ "en", "structmxc__gpio__regs__t.html#a12ebf0d620fc9bcd0e7a04bb0eb87095", null ],
      [ "en_set", "structmxc__gpio__regs__t.html#a19920be0077d7e457fd8f78e592e8ee7", null ],
      [ "en_clr", "structmxc__gpio__regs__t.html#a09c244fbc1eb2b68000e3446c9da7092", null ],
      [ "out_en", "structmxc__gpio__regs__t.html#a59397d720eb460fad58c573a8f863e07", null ],
      [ "out_en_set", "structmxc__gpio__regs__t.html#aee2936a5c5dedb62edcb74445f45dad5", null ],
      [ "out_en_clr", "structmxc__gpio__regs__t.html#ae602770bef6e294d047a2ee7975e25d0", null ],
      [ "out", "structmxc__gpio__regs__t.html#a569d1b15db75f25b605a0e31b4af24f1", null ],
      [ "out_set", "structmxc__gpio__regs__t.html#ae8eb843fcc4aa762cdd6daf467ca1ab5", null ],
      [ "out_clr", "structmxc__gpio__regs__t.html#a28fac16f51d6c2bdba3a56f058bc1a09", null ],
      [ "in", "structmxc__gpio__regs__t.html#a0e9363bc6e34884e294f55287d764399", null ],
      [ "int_mod", "structmxc__gpio__regs__t.html#af79908b309ce0db975d2fc86f715df03", null ],
      [ "int_pol", "structmxc__gpio__regs__t.html#a4f913ed090f662fe8b65860c2937faff", null ],
      [ "rsv_0x30", "structmxc__gpio__regs__t.html#a69b58b87f8d1c97987b8b349bbe3b94f", null ],
      [ "int_en", "structmxc__gpio__regs__t.html#ab7bb644b9ff7da05df3addd6884b90c1", null ],
      [ "int_en_set", "structmxc__gpio__regs__t.html#a9612ed1d0d8919844ace750f947844f2", null ],
      [ "int_en_clr", "structmxc__gpio__regs__t.html#a40c3185a68d40c6f23acba1f722b98c2", null ],
      [ "int_stat", "structmxc__gpio__regs__t.html#aafca04b07b05f384110bad47f03a11c5", null ],
      [ "rsv_0x44", "structmxc__gpio__regs__t.html#abb2325eae94127e0dd5e12400552628b", null ],
      [ "int_clr", "structmxc__gpio__regs__t.html#a87f96b8f0b9f74dde9665327e64f59c6", null ],
      [ "wake_en", "structmxc__gpio__regs__t.html#a3628e36093e2b9e7653a9d6dc9e0a767", null ],
      [ "wake_en_set", "structmxc__gpio__regs__t.html#aabdf76d86254e27c51d49674ec34a97d", null ],
      [ "wake_en_clr", "structmxc__gpio__regs__t.html#a59981dba0d003b2d1869a2e9583fb5ea", null ],
      [ "rsv_0x58", "structmxc__gpio__regs__t.html#a5338cece5f96bbcea6ff495f11a446dc", null ],
      [ "int_dual_edge", "structmxc__gpio__regs__t.html#ae38ef1bb1b50e0c44a0b179d004e401c", null ],
      [ "pad_cfg1", "structmxc__gpio__regs__t.html#af170c398f4cdc87c8b2c4cd6f0c135da", null ],
      [ "pad_cfg2", "structmxc__gpio__regs__t.html#ae9a085f22f1e2aa41ce4fcb606a55327", null ],
      [ "en1", "structmxc__gpio__regs__t.html#a1be455cc78ca47c12031e924be841be3", null ],
      [ "en1_set", "structmxc__gpio__regs__t.html#ab4dc84cfaccce1a45dddf48ae55541b9", null ],
      [ "en1_clr", "structmxc__gpio__regs__t.html#a5530f6655cb11931921d527b2d97ce82", null ],
      [ "en2", "structmxc__gpio__regs__t.html#a1bf54ff6d19358935cae207fb30f78b9", null ],
      [ "en2_set", "structmxc__gpio__regs__t.html#abf8c5a5c842a4c07c023d218a3e3c16d", null ],
      [ "en2_clr", "structmxc__gpio__regs__t.html#ae3fee91062860fb154b6056ea2d184d4", null ],
      [ "rsv_0x80_0xa7", "structmxc__gpio__regs__t.html#ab9f1600caa598f59e229bc9915b127b9", null ],
      [ "is", "structmxc__gpio__regs__t.html#af63c0f10e0d2dd9723a7a6de899c33ec", null ],
      [ "sr", "structmxc__gpio__regs__t.html#aa15134bd59dc86c6735a8126ccd86bc1", null ],
      [ "ds", "structmxc__gpio__regs__t.html#aa1416bcf0a3a68c007b167e0ac79ae9d", null ],
      [ "ds1", "structmxc__gpio__regs__t.html#a91168a379332b56f62afa1c690beb379", null ],
      [ "ps", "structmxc__gpio__regs__t.html#a2ebe119356fa75bd745984ae2bf71494", null ],
      [ "rsv_0xbc", "structmxc__gpio__regs__t.html#a765337ac716556b2dde8427599634169", null ],
      [ "vssel", "structmxc__gpio__regs__t.html#a98fbb84df6f74baff23d056a526c1ec4", null ]
    ] ]
];