INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Georg/Documents/vivado/project_1/project_1.srcs/sources_1/new/Register_RE.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Register_RE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Georg/Documents/vivado/project_1/project_1.srcs/sources_1/new/Main_tb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Main_tb'
ERROR: [VRFC 10-2989] 'main_width' is not declared [C:/Users/Georg/Documents/vivado/project_1/project_1.srcs/sources_1/new/Main_tb.vhd:54]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Georg/Documents/vivado/project_1/project_1.srcs/sources_1/new/Main_tb.vhd:11]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Georg/Documents/vivado/project_1/project_1.srcs/sources_1/new/Main_tb.vhd' ignored due to errors
