#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Sep 25 12:41:34 2020
# Process ID: 2956
# Current directory: C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.runs/impl_1/top.vdi
# Journal file: C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW10'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW11'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD_IN'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RXD_OUT'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RTS'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 53 Warnings, 53 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 604.664 ; gain = 322.574
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 605.801 ; gain = 1.137
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ed91fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1089.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ed91fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1089.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ed91fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1089.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ed91fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1089.742 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ed91fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1089.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1089.742 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ed91fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1089.742 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ed91fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1089.742 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 53 Warnings, 53 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1089.742 ; gain = 485.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/softwares/FPGA_VIVADO/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1118.063 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1118.063 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1118.063 ; gain = 0.000
ERROR: [Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1118.063 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 53 Warnings, 53 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 12:41:56 2020...
