I 000047 55 779           1541770890373 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541770890374 2018.11.09 11:41:30)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code bfbbb7ebede8efa9baeaade5efb9bbb9bbb9bab8bd)
	(_ent
		(_time 1541770890371)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541770890394 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541770890395 2018.11.09 11:41:30)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code cecac69bc8989fd8ce9a8d959ac8cfc89dc9cbc8cf)
	(_ent
		(_time 1541770890392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541770890409 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541770890410 2018.11.09 11:41:30)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code dedad68cd8888fc8dbd1cb848cd8dfd88dd9dbd8da)
	(_ent
		(_time 1541770890407)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 3117          1541770890422 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541770890423 2018.11.09 11:41:30)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code ede9e7beefbaecfaebe9ffb7eaebbeebbeebe8eaef)
	(_ent
		(_time 1541770890420)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_implicit)
			(_port
				((op)(op))
				((memtoreg)(memtoreg))
				((memwrite)(memwrite))
				((branch)(branch))
				((alusrc)(alusrc))
				((c)(c))
				((regdst)(regdst))
				((regwrite)(regwrite))
				((jump)(jump))
				((aluop)(aluop))
			)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 12856         1541770890466 struct
(_unit VHDL(datapath 0 6(struct 0 19))
	(_version vde)
	(_time 1541770890467 2018.11.09 11:41:30)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 1c18491b4e4a4c0a4f1e0c464c1b181a141a181a1d)
	(_ent
		(_time 1541770890441)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 59(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 60(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 60(_ent (_in))))
				(_port(_int d1 30 0 60(_ent (_in))))
				(_port(_int s -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 62(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 62(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 52(_ent)))
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 55(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 36(_ent (_in))))
				(_port(_int b 11 0 36(_ent (_in))))
				(_port(_int y 12 0 37(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 66(_ent((i 8)))))
				(_port(_int clock -1 0 67(_ent (_in))))
				(_port(_int clear -1 0 67(_ent (_in))))
				(_port(_int enable -1 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 68(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 69(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 69(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int we3 -1 0 29(_ent (_in))))
				(_port(_int ra1 8 0 30(_ent (_in))))
				(_port(_int ra2 8 0 30(_ent (_in))))
				(_port(_int wa3 8 0 30(_ent (_in))))
				(_port(_int wd3 9 0 31(_ent (_in))))
				(_port(_int rd1 10 0 32(_ent (_out))))
				(_port(_int rd2 10 0 32(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 46(_ent (_in))))
				(_port(_int c -1 0 47(_ent (_in))))
				(_port(_int y 16 0 48(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 41(_ent (_in))))
				(_port(_int y 14 0 42(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int b 5 0 21(_ent (_in))))
				(_port(_int alucontrol 6 0 22(_ent (_in))))
				(_port(_int result 7 0 23(_ent (_buffer))))
				(_port(_int zero -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 88(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 92(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 96(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 100(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_implicit)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 112(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_implicit)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((we3)(we3))
				((ra1)(ra1))
				((ra2)(ra2))
				((wa3)(wa3))
				((wd3)(wd3))
				((rd1)(rd1))
				((rd2)(rd2))
			)
		)
	)
	(_inst se 0 125(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((c)(c))
				((y)(y))
			)
		)
	)
	(_inst id_reg 0 134(_comp registrador_n)
		(_gen
			((N)((i 134)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_implicit)
			(_gen
				((N)((i 134)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 142(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((y)(y))
			)
		)
	)
	(_inst pcadd2 0 145(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 149(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 153(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 159(_comp registrador_n)
		(_gen
			((N)((i 103)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_implicit)
			(_gen
				((N)((i 103)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 173(_comp registrador_n)
		(_gen
			((N)((i 70)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_implicit)
			(_gen
				((N)((i 70)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 180(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int pcsrc -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 11(_ent(_in))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 15(_ent(_buffer))))
		(_port(_int writedata 3 0 15(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 72(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 73(_arch(_uni))))
		(_sig(_int pcnext 18 0 73(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 74(_arch(_uni))))
		(_sig(_int pcplus4 18 0 74(_arch(_uni))))
		(_sig(_int pcbranch 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 78(_arch(_uni))))
		(_sig(_int s_writedata 21 0 78(_arch(_uni))))
		(_sig(_int s_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 82(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{133~downto~0}~13 0 83(_array -1((_dto i 133 i 0)))))
		(_sig(_int s_id 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{102~downto~0}~13 0 84(_array -1((_dto i 102 i 0)))))
		(_sig(_int s_ex 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{69~downto~0}~13 0 85(_array -1((_dto i 69 i 0)))))
		(_sig(_int s_mem 25 0 85(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 105(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 137(_array -1((_dto i 133 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 134(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 162(_array -1((_dto i 102 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 159(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 176(_array -1((_dto i 69 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 173(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(34))(_sens(12)(20)))))
			(line__129(_arch 1 0 129(_assignment(_trgt(17))(_sens(30(d_25_0))(30(d_63_60))))))
			(line__134(_arch 2 0 134(_assignment(_alias((~ANONYMOUS~38)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(35))(_sens(7)(16)(22)(24)(28)(30(d_63_32))))))
			(line__159(_arch 3 0 159(_assignment(_alias((~ANONYMOUS~42)(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(36))(_sens(21)(27)(29)(31(d_5_0))(31(d_69_38))))))
			(line__166(_arch 4 0 166(_assignment(_alias((zero)(s_ex(70))))(_simpleassign BUF)(_trgt(10))(_sens(32(70))))))
			(line__167(_arch 5 0 167(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(13))(_sens(32(d_69_38))))))
			(line__168(_arch 6 0 168(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(14))(_sens(32(d_37_6))))))
			(line__173(_arch 7 0 173(_assignment(_alias((~ANONYMOUS~48)(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(37))(_sens(15)(32(d_5_0))(32(d_69_38))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (32(70))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 1156          1541770890484 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541770890485 2018.11.09 11:41:30)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 2c2879282b7b7d3a79783876292a292a782a282a78)
	(_ent
		(_time 1541770890482)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541770890497 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541770890498 2018.11.09 11:41:30)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 3c386b393c6b3e2b3d3a2e666b3a6f3a6a3b3c3b3e)
	(_ent
		(_time 1541770890495)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 6602          1541770890511 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541770890512 2018.11.09 11:41:30)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 4b4f13494d1c1a5d1c4d52114e4d4e4d1f4d424d1f)
	(_ent
		(_time 1541770890509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1520          1541770890526 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541770890527 2018.11.09 11:41:30)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 5b5f5e58080c064d0f084f010f5d585d0f5d5a5d52)
	(_ent
		(_time 1541770890524)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 4301          1541770890538 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541770890539 2018.11.09 11:41:30)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 6a6e6f6a323c3e7d6b3f2e30326d6a6d696c3e6c63)
	(_ent
		(_time 1541770890536)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 891           1541770890545 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541770890546 2018.11.09 11:41:30)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 6a6e6f6b3e3c3679683f2e313e6d6269686c3e6d6f)
	(_ent
		(_time 1541770890543)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1618          1541770890557 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541770890558 2018.11.09 11:41:30)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 7a7f297b2e2d296c7e7f6320787c7f7d787c7f7c7d)
	(_ent
		(_time 1541770890555)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(8)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000054 55 1130          1541770890570 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541770890571 2018.11.09 11:41:30)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 8a8fd984deddd99c828a99d1df8d888c8b8c8e8cdc)
	(_ent
		(_time 1541770890568)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1258          1541770890582 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541770890583 2018.11.09 11:41:30)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 8a8fd884d2ddd99cde8c9fd1d38d8e8d898c838c8d)
	(_ent
		(_time 1541770890580)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541770890594 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541770890595 2018.11.09 11:41:30)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 999ccb96c3cbcf8e9acedac6ca9e9a9fca9a9b9e9a)
	(_ent
		(_time 1541770890592)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000045 55 1878          1541770890606 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541770890607 2018.11.09 11:41:30)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code a9acfcfea5fffebeaffbbbf3fdaffcafaaafa1aead)
	(_ent
		(_time 1541770890604)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((writedata)(writedata))
				((dataadr)(dataadr))
				((memwrite)(memwrite))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000045 55 2908          1541770890620 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541770890621 2018.11.09 11:41:30)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code b9bcecede6efedaebfbcffe2e8bebdbfefbeb9bebd)
	(_ent
		(_time 1541770890618)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000047 55 12659         1541770890651 struct
(_unit VHDL(datapath 0 6(struct 0 19))
	(_version vde)
	(_time 1541770890652 2018.11.09 11:41:30)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code d8dc8d8ad18e88ce8bdac88288dfdcded0dedcded9)
	(_ent
		(_time 1541770890440)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 59(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 60(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 60(_ent (_in))))
				(_port(_int d1 30 0 60(_ent (_in))))
				(_port(_int s -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 62(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 62(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 52(_ent)))
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 54(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 55(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 36(_ent (_in))))
				(_port(_int b 11 0 36(_ent (_in))))
				(_port(_int y 12 0 37(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 66(_ent((i 8)))))
				(_port(_int clock -1 0 67(_ent (_in))))
				(_port(_int clear -1 0 67(_ent (_in))))
				(_port(_int enable -1 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 68(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 69(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 69(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int we3 -1 0 29(_ent (_in))))
				(_port(_int ra1 8 0 30(_ent (_in))))
				(_port(_int ra2 8 0 30(_ent (_in))))
				(_port(_int wa3 8 0 30(_ent (_in))))
				(_port(_int wd3 9 0 31(_ent (_in))))
				(_port(_int rd1 10 0 32(_ent (_out))))
				(_port(_int rd2 10 0 32(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 46(_ent (_in))))
				(_port(_int c -1 0 47(_ent (_in))))
				(_port(_int y 16 0 48(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 41(_ent (_in))))
				(_port(_int y 14 0 42(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int b 5 0 21(_ent (_in))))
				(_port(_int alucontrol 6 0 22(_ent (_in))))
				(_port(_int result 7 0 23(_ent (_buffer))))
				(_port(_int zero -1 0 24(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 88(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 92(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 96(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 100(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 112(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 125(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 134(_comp registrador_n)
		(_gen
			((N)((i 134)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 134)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 142(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 145(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 149(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 153(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 159(_comp registrador_n)
		(_gen
			((N)((i 103)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 103)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 173(_comp registrador_n)
		(_gen
			((N)((i 70)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 70)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 180(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int pcsrc -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 11(_ent(_in))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 15(_ent(_buffer))))
		(_port(_int writedata 3 0 15(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 72(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 73(_arch(_uni))))
		(_sig(_int pcnext 18 0 73(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 74(_arch(_uni))))
		(_sig(_int pcplus4 18 0 74(_arch(_uni))))
		(_sig(_int pcbranch 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 78(_arch(_uni))))
		(_sig(_int s_writedata 21 0 78(_arch(_uni))))
		(_sig(_int s_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 82(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{133~downto~0}~13 0 83(_array -1((_dto i 133 i 0)))))
		(_sig(_int s_id 23 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{102~downto~0}~13 0 84(_array -1((_dto i 102 i 0)))))
		(_sig(_int s_ex 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{69~downto~0}~13 0 85(_array -1((_dto i 69 i 0)))))
		(_sig(_int s_mem 25 0 85(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 105(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 137(_array -1((_dto i 133 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 134(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 162(_array -1((_dto i 102 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 159(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 176(_array -1((_dto i 69 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 173(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(34))(_sens(20)(12)))))
			(line__129(_arch 1 0 129(_assignment(_trgt(17))(_sens(30(d_25_0))(30(d_63_60))))))
			(line__134(_arch 2 0 134(_assignment(_alias((~ANONYMOUS~38)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(35))(_sens(16)(22)(24)(28)(30(d_63_32))(7)))))
			(line__159(_arch 3 0 159(_assignment(_alias((~ANONYMOUS~42)(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(36))(_sens(21)(27)(29)(31(d_5_0))(31(d_69_38))))))
			(line__166(_arch 4 0 166(_assignment(_alias((zero)(s_ex(70))))(_simpleassign BUF)(_trgt(10))(_sens(32(70))))))
			(line__167(_arch 5 0 167(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(13))(_sens(32(d_69_38))))))
			(line__168(_arch 6 0 168(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(14))(_sens(32(d_37_6))))))
			(line__173(_arch 7 0 173(_assignment(_alias((~ANONYMOUS~48)(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(37))(_sens(32(d_5_0))(32(d_69_38))(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (32(70))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2877          1541770890665 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541770890666 2018.11.09 11:41:30)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code e7e3b5b4b6b0e6f0e1e3f5bde0e1b4e1b4e1e2e0e5)
	(_ent
		(_time 1541770890419)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000045 55 1738          1541770890677 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541770890678 2018.11.09 11:41:30)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e7e2b2b4e5b1b0f0e1b5f5bdb3e1b2e1e4e1efe0e3)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541772699047 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541772699048 2018.11.09 12:11:39)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code de8bd58cdf898fc889d8c784dbd8dbd88ad8d7d88a)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541772699069 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541772699070 2018.11.09 12:11:39)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code eebaeebdbeb9bdf8eaebf7b4ece8ebe9ece8ebe8e9)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541772699083 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541772699084 2018.11.09 12:11:39)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code feaaffaea2a9ade8aaf8eba5a7f9faf9fdf8f7f8f9)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541772699094 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541772699095 2018.11.09 12:11:39)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 0d590d0b0a5f5b1a0e5a4e525e0a0e0b5e0e0f0a0e)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541772699106 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541772699107 2018.11.09 12:11:39)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 1d491c1a4c4a4e0b151d0e46481a1f1b1c1b191b4b)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541772699118 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541772699119 2018.11.09 12:11:39)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1d484a1b4c4b410e1f485946491a151e1f1b491a18)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541772699131 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541772699132 2018.11.09 12:11:39)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 2d787a29787a703b797e3977792b2e2b792b2c2b24)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541772699145 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541772699146 2018.11.09 12:11:39)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 3c693b393b6b6d2a69682866393a393a683a383a68)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541772699159 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541772699160 2018.11.09 12:11:39)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 4c19494e4c1b4e5b4d4a5e161b4a1f4a1a4b4c4b4e)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541772699172 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541772699173 2018.11.09 12:11:39)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5b0e59585a0d0a4d5b0f18000f5d5a5d085c5e5d5a)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541772699185 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541772699186 2018.11.09 12:11:39)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6b3e696b6a3d3a7d6e647e31396d6a6d386c6e6d6f)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541772699198 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541772699199 2018.11.09 12:11:39)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 7b2e797a2d2c2b6d7e2e69212b7d7f7d7f7d7e7c79)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000045 55 2908          1541772699227 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541772699228 2018.11.09 12:11:39)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 8ade8d848ddcde9d8c8fccd1db8d8e8cdc8d8a8d8e)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541772699233 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541772699234 2018.11.09 12:11:39)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9ace9d95cecccd8d9cc888c0ce9ccf9c999c929d9e)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541772729214 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541772729215 2018.11.09 12:12:09)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code abaeaafcadfcfabdfcadb2f1aeadaeadffada2adff)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541772729236 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541772729237 2018.11.09 12:12:09)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code babeb0eeeeede9acbebfa3e0b8bcbfbdb8bcbfbcbd)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541772729250 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541772729251 2018.11.09 12:12:09)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code cacec19f929d99dc9eccdf9193cdcecdc9ccc3cccd)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541772729261 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541772729262 2018.11.09 12:12:09)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code daded188d8888ccdd98d998589ddd9dc89d9d8ddd9)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541772729272 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541772729273 2018.11.09 12:12:09)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code e9ede3bae5bebaffe1e9fab2bceeebefe8efedefbf)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541772729284 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541772729285 2018.11.09 12:12:09)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code e9ecb5bbe5bfb5faebbcadb2bdeee1eaebefbdeeec)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541772729297 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541772729298 2018.11.09 12:12:09)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code f9fca5a9f1aea4efadaaeda3adfffaffadfff8fff0)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541772729310 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541772729311 2018.11.09 12:12:09)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 080d050e545f591e5d5c1c520d0e0d0e5c0e0c0e5c)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541772729324 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541772729325 2018.11.09 12:12:09)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 181d171f434f1a0f191e0a424f1e4b1e4e1f181f1a)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541772729338 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541772729339 2018.11.09 12:12:09)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 282d202c737e793e287c6b737c2e292e7b2f2d2e29)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541772729351 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541772729352 2018.11.09 12:12:09)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 37323f32636166213238226d653136316430323133)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541772729364 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541772729365 2018.11.09 12:12:09)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 47424f45441017514212551d174143414341424045)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 4139          1541772729385 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541772729386 2018.11.09 12:12:09)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 57520a54590103405600130d0f505750545103515e)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int branch -1 0 35(_arch(_uni))))
		(_sig(_int s_c -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541772729391 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541772729392 2018.11.09 12:12:09)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 57535a54060103405152110c065053510150575053)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541772729397 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541772729398 2018.11.09 12:12:09)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 66626b66653031716034743c3260336065606e6162)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774441795 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774441796 2018.11.09 12:40:41)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 7c7f247d7b2b2d6a2b7a6526797a797a287a757a28)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774441819 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774441820 2018.11.09 12:40:41)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 8c8edf82dadbdf9a888995d68e8a898b8e8a898a8b)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774441831 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774441832 2018.11.09 12:40:41)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 9c9ece93c6cbcf8ac89a89c7c59b989b9f9a959a9b)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774441843 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774441844 2018.11.09 12:40:41)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code aba9f9fcaaf9fdbca8fce8f4f8aca8adf8a8a9aca8)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774441855 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774441856 2018.11.09 12:40:41)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code bbb9e8efecece8adb3bba8e0eebcb9bdbabdbfbded)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774441867 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774441868 2018.11.09 12:40:41)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code cbc8ce9f9c9d97d8c99e8f909fccc3c8c9cd9fccce)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774441879 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774441880 2018.11.09 12:40:41)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code cbc8ce9e989c96dd9f98df919fcdc8cd9fcdcacdc2)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774441892 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774441893 2018.11.09 12:40:41)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code dad98f88df8d8bcc8f8ece80dfdcdfdc8edcdedc8e)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774441907 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774441908 2018.11.09 12:40:41)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code eae9bdb9e8bde8fdebecf8b0bdecb9ecbcedeaede8)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774441922 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774441923 2018.11.09 12:40:41)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code f9faa9a9a3afa8eff9adbaa2adfff8ffaafefcfff8)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774441936 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774441937 2018.11.09 12:40:41)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 090a5a0f535f581f0c061c535b0f080f5a0e0c0f0d)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774441949 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774441950 2018.11.09 12:40:41)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 191a4a1e144e490f1c4c0b43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 4139          1541774441969 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774441970 2018.11.09 12:40:41)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 282b2e2c297e7c3f297f6c72702f282f2b2e7c2e21)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int branch -1 0 35(_arch(_uni))))
		(_sig(_int s_c -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774441976 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774441977 2018.11.09 12:40:41)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 383a6e3d666e6c2f3e3d7e63693f3c3e6e3f383f3c)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774441982 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774441983 2018.11.09 12:40:41)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 383a6e3d356e6f2f3e6a2a626c3e6d3e3b3e303f3c)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774486242 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774486243 2018.11.09 12:41:26)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 121413154445430445140b481714171446141b1446)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774486264 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774486265 2018.11.09 12:41:26)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 222528262575713426273b78202427252024272425)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774486277 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774486278 2018.11.09 12:41:26)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 31363a34396662276537246a683635363237383736)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774486288 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774486289 2018.11.09 12:41:26)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 41464a43131317564216021e124642471242434642)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774486299 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774486300 2018.11.09 12:41:26)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 50575a53550703465850430b055752565156545606)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774486311 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774486312 2018.11.09 12:41:26)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 50560c5255060c435205140b045758535256045755)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774486327 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774486328 2018.11.09 12:41:26)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 60663c6061373d763433743a346663663466616669)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774486343 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774486344 2018.11.09 12:41:26)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 70767c71242721662524642a757675762476747624)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774486357 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774486358 2018.11.09 12:41:26)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 7f79717e7a287d687e796d2528792c7929787f787d)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774486371 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774486372 2018.11.09 12:41:26)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8f8986818ad9de998fdbccd4db898e89dc888a898e)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774486385 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774486386 2018.11.09 12:41:26)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 9f9996909ac9ce899a908ac5cd999e99cc989a999b)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774486397 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774486398 2018.11.09 12:41:26)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code aea8a7f9fff9feb8abfbbcf4fea8aaa8aaa8aba9ac)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 4139          1541774486420 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774486421 2018.11.09 12:41:26)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code beb8e2eae2e8eaa9bfe9fae4e6b9beb9bdb8eab8b7)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int branch -1 0 35(_arch(_uni))))
		(_sig(_int s_c -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774486426 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774486427 2018.11.09 12:41:26)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code cdcac198cf9b99dacbc88b969ccac9cb9bcacdcac9)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774486432 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774486433 2018.11.09 12:41:26)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code cdcac1989c9b9adacb9fdf9799cb98cbcecbc5cac9)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774520972 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774520973 2018.11.09 12:42:00)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code c0ce9f95949791d697c6d99ac5c6c5c694c6c9c694)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774520995 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774520996 2018.11.09 12:42:00)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code d0df8482d58783c6d4d5c98ad2d6d5d7d2d6d5d6d7)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774521009 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774521010 2018.11.09 12:42:01)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e0efb5b3e9b7b3f6b4e6f5bbb9e7e4e7e3e6e9e6e7)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774521020 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774521021 2018.11.09 12:42:01)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code efe0babceabdb9f8ecb8acb0bce8ece9bcecede8ec)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774521032 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774521033 2018.11.09 12:42:01)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code efe0bbbcbcb8bcf9e7effcb4bae8ede9eee9ebe9b9)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774521044 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774521045 2018.11.09 12:42:01)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code fff1fdaeaca9a3ecfdaabba4abf8f7fcfdf9abf8fa)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774521056 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774521057 2018.11.09 12:42:01)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 0e015a085a5953185a5d1a545a080d085a080f0807)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774521068 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774521069 2018.11.09 12:42:01)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 1e111a191f494f084b4a0a441b181b184a181a184a)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774521083 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774521084 2018.11.09 12:42:01)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 2e21282a28792c392f283c7479287d2878292e292c)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774521096 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774521097 2018.11.09 12:42:01)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2e212f2a28787f382e7a6d757a282f287d292b282f)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774521110 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774521111 2018.11.09 12:42:01)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 3d323c383a6b6c2b383228676f3b3c3b6e3a383b39)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774521122 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774521123 2018.11.09 12:42:01)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 4d424c4f1d1a1d5b48185f171d4b494b494b484a4f)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 4139          1541774521144 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774521145 2018.11.09 12:42:01)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 6c63386c363a387b6d3b2836346b6c6b6f6a386a65)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int branch -1 0 35(_arch(_uni))))
		(_sig(_int s_c -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774521151 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774521152 2018.11.09 12:42:01)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 6c62686c693a387b6a692a373d6b686a3a6b6c6b68)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774521157 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774521158 2018.11.09 12:42:01)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 6c62686c3a3a3b7b6a3e7e36386a396a6f6a646b68)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774535539 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774535540 2018.11.09 12:42:15)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code a3f6a2f4f4f4f2b5f4a5baf9a6a5a6a5f7a5aaa5f7)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774535562 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774535563 2018.11.09 12:42:15)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code b2e6b8e6b5e5e1a4b6b7abe8b0b4b7b5b0b4b7b4b5)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774535676 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774535677 2018.11.09 12:42:15)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 2f7b252b70787c397b293a7476282b282c29262928)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774535697 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774535698 2018.11.09 12:42:15)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 4f1b454d4a1d19584c180c101c484c491c4c4d484c)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774535709 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774535710 2018.11.09 12:42:15)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 5e0a555d0e090d48565e4d050b595c585f585a5808)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774535721 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774535722 2018.11.09 12:42:15)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5e0b035c0e08024d5c0b1a050a59565d5c580a595b)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774535732 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774535733 2018.11.09 12:42:15)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 5e0b035d0a0903480a0d4a040a585d580a585f5857)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774535744 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774535745 2018.11.09 12:42:15)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 6e3b636e6f393f783b3a7a346b686b683a686a683a)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774535757 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774535758 2018.11.09 12:42:15)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 7e2b717f78297c697f786c2429782d7828797e797c)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774535769 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774535770 2018.11.09 12:42:15)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8dd885838adbdc9b8dd9ced6d98b8c8bde8a888b8c)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774535782 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774535783 2018.11.09 12:42:15)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 9dc895929acbcc8b989288c7cf9b9c9bce9a989b99)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774535794 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774535795 2018.11.09 12:42:15)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 9dc89592cdcacd8b98c88fc7cd9b999b999b989a9f)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 4139          1541774535817 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774535818 2018.11.09 12:42:15)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code bce9e1e8e6eae8abbdebf8e6e4bbbcbbbfbae8bab5)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int branch -1 0 35(_arch(_uni))))
		(_sig(_int s_c -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774535823 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774535824 2018.11.09 12:42:15)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code bce8b1e8b9eae8abbab9fae7edbbb8baeabbbcbbb8)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774535829 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774535830 2018.11.09 12:42:15)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code bce8b1e8eaeaebabbaeeaee6e8bae9babfbab4bbb8)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774812910 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774812911 2018.11.09 12:46:52)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 22242f267475733475243b782724272476242b2476)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774812934 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774812935 2018.11.09 12:46:52)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 41464743451612574544581b434744464347444746)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774812947 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774812948 2018.11.09 12:46:52)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 51565652590602470557440a085655565257585756)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774812960 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774812961 2018.11.09 12:46:52)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 51565652030307465206120e025652570252535652)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774812973 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774812974 2018.11.09 12:46:52)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 60676660653733766860733b356762666166646636)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774812986 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774812987 2018.11.09 12:46:52)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 7076207075262c637225342b247778737276247775)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774812997 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774812998 2018.11.09 12:46:52)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 8086d08e81d7dd96d4d394dad4868386d486818689)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774813009 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774813010 2018.11.09 12:46:53)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 8f898f818dd8de99dadb9bd58a898a89db898b89db)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774813022 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774813023 2018.11.09 12:46:53)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 8f898d818ad88d988e899dd5d889dc89d9888f888d)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774813034 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774813035 2018.11.09 12:46:53)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9f999a909ac9ce899fcbdcc4cb999e99cc989a999e)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774813047 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774813048 2018.11.09 12:46:53)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code aea8abf9a8f8ffb8aba1bbf4fca8afa8fda9aba8aa)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774813059 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774813060 2018.11.09 12:46:53)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code beb8bbeaefe9eea8bbebace4eeb8bab8bab8bbb9bc)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12774         1541774813072 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541774813073 2018.11.09 12:46:53)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code cec8ce9b9a989ed89dc1de949ec9cac8c6c8cac8cf)
	(_ent
		(_time 1541774813069)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 136(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 145(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 148(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 152(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 156(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 162(_comp registrador_n)
		(_gen
			((N)((i 103)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 103)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 176(_comp registrador_n)
		(_gen
			((N)((i 70)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 70)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 183(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 139(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 136(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 165(_array -1((_dto i 102 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 162(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 179(_array -1((_dto i 69 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 176(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__136(_arch 2 0 136(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__162(_arch 3 0 162(_assignment(_alias((~ANONYMOUS~42)(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))))))
			(line__169(_arch 4 0 169(_assignment(_trgt(31))(_sens(4)(13(0))(30)))))
			(line__170(_arch 5 0 170(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__171(_arch 6 0 171(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__176(_arch 7 0 176(_assignment(_alias((~ANONYMOUS~48)(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 4348          1541774813091 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774813092 2018.11.09 12:46:53)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code dddb8d8f808b89cadc88998785dadddadedb89dbd4)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774813097 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774813098 2018.11.09 12:46:53)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code dddadd8fdf8b89cadbd89b868cdad9db8bdadddad9)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774813103 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774813104 2018.11.09 12:46:53)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code edeaedbebcbbbafaebbfffb7b9ebb8ebeeebe5eae9)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541774827478 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541774827479 2018.11.09 12:47:07)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 141149134443450243120d4e1112111240121d1240)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541774827501 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541774827502 2018.11.09 12:47:07)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 242072202573773220213d7e262221232622212223)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541774827515 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541774827516 2018.11.09 12:47:07)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 3337643639646025673526686a34373430353a3534)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541774827527 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541774827528 2018.11.09 12:47:07)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 43471441131115544014001c104440451040414440)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541774827539 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541774827540 2018.11.09 12:47:07)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 52560451550501445a524109075550545354565404)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541774827551 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541774827552 2018.11.09 12:47:07)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5257525055040e415007160906555a515054065557)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541774827566 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541774827567 2018.11.09 12:47:07)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 6267626261353f743631763836646164366463646b)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541774827581 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541774827582 2018.11.09 12:47:07)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 727722732425236427266628777477742674767426)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541774827596 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541774827597 2018.11.09 12:47:07)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 8184d38fd3d68396808793dbd687d287d786818683)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541774827610 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541774827611 2018.11.09 12:47:07)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9194c49ec3c7c08791c5d2cac5979097c296949790)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541774827623 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541774827624 2018.11.09 12:47:07)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code a1a4f4f6f3f7f0b7a4aeb4fbf3a7a0a7f2a6a4a7a5)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541774827636 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541774827637 2018.11.09 12:47:07)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code b0b5e5e4b4e7e0a6b5e5a2eae0b6b4b6b4b6b5b7b2)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12774         1541774827649 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541774827650 2018.11.09 12:47:07)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code c0c59095c19690d693cfd09a90c7c4c6c8c6c4c6c1)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 136(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 145(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 148(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 152(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 156(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 162(_comp registrador_n)
		(_gen
			((N)((i 103)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 103)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 176(_comp registrador_n)
		(_gen
			((N)((i 70)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 70)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 183(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 139(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 136(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 165(_array -1((_dto i 102 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 162(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 179(_array -1((_dto i 69 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 176(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__136(_arch 2 0 136(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__162(_arch 3 0 162(_assignment(_alias((~ANONYMOUS~42)(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))))))
			(line__169(_arch 4 0 169(_assignment(_trgt(31))(_sens(4)(13(0))(30)))))
			(line__170(_arch 5 0 170(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__171(_arch 6 0 171(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__176(_arch 7 0 176(_assignment(_alias((~ANONYMOUS~48)(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541774827664 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541774827665 2018.11.09 12:47:07)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code cfca989acf98ced8ca9edd95c8c99cc99cc9cac8cd)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541774827670 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541774827671 2018.11.09 12:47:07)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code cfcacf9a90999bd8ce9a8b9597c8cfc8ccc99bc9c6)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541774827676 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541774827677 2018.11.09 12:47:07)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code cfcb9f9acf999bd8c9ca89949ec8cbc999c8cfc8cb)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541774827682 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541774827683 2018.11.09 12:47:07)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code dfdb8f8d8c8988c8d98dcd858bd98ad9dcd9d7d8db)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541775348518 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541775348519 2018.11.09 12:55:48)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 5b5e52585d0c0a4d0c5d42015e5d5e5d0f5d525d0f)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541775348542 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541775348543 2018.11.09 12:55:48)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 7a7e787b2e2d296c7e7f6320787c7f7d787c7f7c7d)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541775348555 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541775348556 2018.11.09 12:55:48)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 8a8e8984d2ddd99cde8c9fd1d38d8e8d898c838c8d)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541775348567 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541775348568 2018.11.09 12:55:48)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 8a8e898488d8dc9d89ddc9d5d98d898cd989888d89)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541775348579 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541775348580 2018.11.09 12:55:48)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 9a9e9895cecdc98c929a89c1cf9d989c9b9c9e9ccc)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541775348591 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541775348592 2018.11.09 12:55:48)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code a9acfdffa5fff5baabfcedf2fdaea1aaabaffdaeac)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541775348604 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541775348605 2018.11.09 12:55:48)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b9bcededb1eee4afedeaade3edbfbabfedbfb8bfb0)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541775348618 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541775348619 2018.11.09 12:55:48)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b9bcbdede4eee8afecedade3bcbfbcbfedbfbdbfed)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541775348632 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541775348633 2018.11.09 12:55:48)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code c9cccf9c939ecbdec8cfdb939ecf9acf9fcec9cecb)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541775348645 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541775348646 2018.11.09 12:55:48)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d8ddd98a838e89ced88c9b838cded9de8bdfddded9)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541775348659 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541775348660 2018.11.09 12:55:48)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e8ede9bbb3beb9feede7fdb2baeee9eebbefedeeec)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541775348672 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541775348673 2018.11.09 12:55:48)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f7f2f6a7f4a0a7e1f2a2e5ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1541775348688 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541775348689 2018.11.09 12:55:48)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 07020501565006100256155d000154015401020005)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541775348694 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541775348695 2018.11.09 12:55:48)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 17124210194143001642534d4f101710141143111e)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541775348700 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541775348701 2018.11.09 12:55:48)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 17131210464143001112514c461013114110171013)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541775348706 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541775348707 2018.11.09 12:55:48)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 17131210154140001145054d4311421114111f1013)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541775366544 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541775366545 2018.11.09 12:56:06)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code cacbc59fcf9d9bdc9dccd390cfcccfcc9eccc3cc9e)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541775366568 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541775366569 2018.11.09 12:56:06)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code dadade888e8d89ccdedfc380d8dcdfddd8dcdfdcdd)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541775366614 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541775366615 2018.11.09 12:56:06)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 09090d0f095e5a1f5d0f1c52500e0d0e0a0f000f0e)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541775366638 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541775366639 2018.11.09 12:56:06)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 28282c2c737a7e3f2b7f6b777b2f2b2e7b2b2a2f2b)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541775366651 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541775366652 2018.11.09 12:56:06)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 28282d2c257f7b3e20283b737d2f2a2e292e2c2e7e)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541775366664 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541775366665 2018.11.09 12:56:06)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 38396b3c356e642b3a6d7c636c3f303b3a3e6c3f3d)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541775366676 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541775366677 2018.11.09 12:56:06)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 4746144541101a511314531d13414441134146414e)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541775366690 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541775366691 2018.11.09 12:56:06)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 57565454040006410203430d525152510351535103)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541775366703 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541775366704 2018.11.09 12:56:06)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 67666667333065706661753d306134613160676065)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541775366716 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541775366717 2018.11.09 12:56:06)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 76777077232027607622352d227077702571737077)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541775366729 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541775366730 2018.11.09 12:56:06)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 86878088d3d0d790838993dcd4808780d581838082)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541775366741 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541775366742 2018.11.09 12:56:06)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 8687808884d1d69083d394dcd68082808280838184)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12818         1541775366756 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541775366757 2018.11.09 12:56:06)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code a5a4a6f2a1f3f5b3f6f3b5fff5a2a1a3ada3a1a3a4)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 137(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 146(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 149(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 153(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 157(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 164(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 178(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 185(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 140(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 137(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 167(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 164(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 181(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 178(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__137(_arch 2 0 137(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__164(_arch 3 0 164(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__171(_arch 4 0 171(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__172(_arch 5 0 172(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__173(_arch 6 0 173(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__178(_arch 7 0 178(_assignment(_alias((~ANONYMOUS~48)(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541775366801 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541775366802 2018.11.09 12:56:06)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code c4c5c0919693c5d3c195d69ec3c297c297c2c1c3c6)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541775366807 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541775366808 2018.11.09 12:56:06)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d4d58786d98280c3d581908e8cd3d4d3d7d280d2dd)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541775366813 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541775366814 2018.11.09 12:56:06)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code d4d4d786868280c3d2d1928f85d3d0d282d3d4d3d0)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541775366819 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541775366820 2018.11.09 12:56:06)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code d4d4d786d58283c3d286c68e80d281d2d7d2dcd3d0)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541775460081 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541775460082 2018.11.09 12:57:40)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 26752b227471773071203f7c2320232072202f2072)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541775460103 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541775460104 2018.11.09 12:57:40)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 356733303562662331302c6f373330323733303332)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1541775460116 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541775460117 2018.11.09 12:57:40)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 45174247491216531143501e1c42414246434c4342)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1541775460128 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541775460129 2018.11.09 12:57:40)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 55075256030703425602160a065256530656575256)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1541775460140 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541775460141 2018.11.09 12:57:40)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 55075356550206435d55460e005257535453515303)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 891           1541775460152 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541775460153 2018.11.09 12:57:40)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 64373465653238776631203f30636c676662306361)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1541775460163 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541775460164 2018.11.09 12:57:40)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 74272475712329622027602e20727772207275727d)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541775460175 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541775460176 2018.11.09 12:57:40)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 83d0838dd4d4d295d6d797d986858685d7858785d7)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541775460189 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541775460190 2018.11.09 12:57:40)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 93c0919cc3c49184929581c9c495c095c594939491)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541775460203 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541775460204 2018.11.09 12:57:40)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 93c0969cc3c5c28593c7d0c8c7959295c094969592)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1541775460217 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541775460218 2018.11.09 12:57:40)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code a3f0a6f4f3f5f2b5a6acb6f9f1a5a2a5f0a4a6a5a7)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541775460230 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541775460231 2018.11.09 12:57:40)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code b2e1b7e6b4e5e2a4b7e7a0e8e2b4b6b4b6b4b7b5b0)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12839         1541775460244 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541775460245 2018.11.09 12:57:40)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code c291c297c19492d49191d29892c5c6c4cac4c6c4c3)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 8 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 9 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 10 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 12 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 13 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 137(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 146(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 149(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 153(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 157(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 164(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 179(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 186(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 140(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 137(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 167(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 164(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 182(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 179(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__137(_arch 2 0 137(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__164(_arch 3 0 164(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__171(_arch 4 0 171(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__172(_arch 5 0 172(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__173(_arch 6 0 173(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__179(_arch 7 0 179(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 14 -1)
)
I 000047 55 2681          1541775460258 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541775460259 2018.11.09 12:57:40)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code d281d5808685d3c5d783c088d5d481d481d4d7d5d0)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4348          1541775460264 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541775460265 2018.11.09 12:57:40)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d2818280d98486c5d38796888ad5d2d5d1d486d4db)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541775460270 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541775460271 2018.11.09 12:57:40)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code e1b3e1b2b6b7b5f6e7e4a7bab0e6e5e7b7e6e1e6e5)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541775460276 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541775460277 2018.11.09 12:57:40)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e1b3e1b2e5b7b6f6e7b3f3bbb5e7b4e7e2e7e9e6e5)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
V 000047 55 6602          1541775534971 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541775534972 2018.11.09 12:58:54)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code b0b6b1e4e4e7e1a6e7b6a9eab5b6b5b6e4b6b9b6e4)
	(_ent
		(_time 1541770890508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
V 000047 55 1618          1541775534993 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541775534994 2018.11.09 12:58:54)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code d0d7da82d58783c6d4d5c98ad2d6d5d7d2d6d5d6d7)
	(_ent
		(_time 1541770890554)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
V 000047 55 1258          1541775535020 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1541775535021 2018.11.09 12:58:55)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code dfd8d48d80888cc98bd9ca8486d8dbd8dcd9d6d9d8)
	(_ent
		(_time 1541770890579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
V 000047 55 739           1541775535032 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541775535033 2018.11.09 12:58:55)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code efe8e4bceabdb9f8ecb8acb0bce8ece9bcecede8ec)
	(_ent
		(_time 1541770890591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
V 000054 55 1130          1541775535045 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1541775535046 2018.11.09 12:58:55)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code fef9f4aeaea9ade8f6feeda5abf9fcf8fff8faf8a8)
	(_ent
		(_time 1541770890567)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
V 000047 55 891           1541775535059 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541775535060 2018.11.09 12:58:55)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 0e0853095e58521d0c5b4a555a09060d0c085a090b)
	(_ent
		(_time 1541770890542)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
V 000047 55 1520          1541775535075 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541775535076 2018.11.09 12:58:55)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 1e1843194a4943084a4d0a444a181d184a181f1817)
	(_ent
		(_time 1541770890523)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
V 000047 55 1156          1541775535090 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541775535091 2018.11.09 12:58:55)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 2d2b20292d7a7c3b78793977282b282b792b292b79)
	(_ent
		(_time 1541770890481)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000053 55 1030          1541775535104 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541775535105 2018.11.09 12:58:55)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 3d3b32383a6a3f2a3c3b2f676a3b6e3b6b3a3d3a3f)
	(_ent
		(_time 1541770890494)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
V 000047 55 1548          1541775535116 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541775535117 2018.11.09 12:58:55)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4d4b454f4a1b1c5b4d190e16194b4c4b1e4a484b4c)
	(_ent
		(_time 1541770890391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
V 000047 55 963           1541775535130 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541775535131 2018.11.09 12:58:55)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 4d4b454f4a1b1c5b484258171f4b4c4b1e4a484b49)
	(_ent
		(_time 1541770890406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
V 000047 55 779           1541775535144 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541775535145 2018.11.09 12:58:55)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 5c5a545f0b0b0c4a59094e060c5a585a585a595b5e)
	(_ent
		(_time 1541770890370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000047 55 12987         1541775535157 struct
(_unit VHDL(datapath 0 6(struct 0 20))
	(_version vde)
	(_time 1541775535158 2018.11.09 12:58:55)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 6c6a616c3e3a3c7a3f3e7c363c6b686a646a686a6d)
	(_ent
		(_time 1541774813068)
	)
	(_comp
		(mux2
			(_object
				(_gen(_int width -2 0 60(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 61(_array -1((_dto c 9 i 0)))))
				(_port(_int d0 30 0 61(_ent (_in))))
				(_port(_int d1 30 0 61(_ent (_in))))
				(_port(_int s -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 63(_array -1((_dto c 10 i 0)))))
				(_port(_int y 31 0 63(_ent (_out))))
			)
		)
		(flopr
			(_object
				(_gen(_int width -2 0 53(_ent)))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int d 30 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 56(_array -1((_dto c 12 i 0)))))
				(_port(_int q 31 0 56(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 37(_ent (_in))))
				(_port(_int b 11 0 37(_ent (_in))))
				(_port(_int y 12 0 38(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 67(_ent((i 8)))))
				(_port(_int clock -1 0 68(_ent (_in))))
				(_port(_int clear -1 0 68(_ent (_in))))
				(_port(_int enable -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 69(_array -1((_dto c 13 i 0)))))
				(_port(_int D 30 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 70(_array -1((_dto c 14 i 0)))))
				(_port(_int Q 31 0 70(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 29(_ent (_in))))
				(_port(_int we3 -1 0 30(_ent (_in))))
				(_port(_int ra1 8 0 31(_ent (_in))))
				(_port(_int ra2 8 0 31(_ent (_in))))
				(_port(_int wa3 8 0 31(_ent (_in))))
				(_port(_int wd3 9 0 32(_ent (_in))))
				(_port(_int rd1 10 0 33(_ent (_out))))
				(_port(_int rd2 10 0 33(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 47(_ent (_in))))
				(_port(_int c -1 0 48(_ent (_in))))
				(_port(_int y 16 0 49(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 42(_ent (_in))))
				(_port(_int y 14 0 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 22(_ent (_in))))
				(_port(_int b 5 0 22(_ent (_in))))
				(_port(_int alucontrol 6 0 23(_ent (_in))))
				(_port(_int result 7 0 24(_ent (_buffer))))
				(_port(_int zero -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pcbrmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 93(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 97(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 101(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst if_reg 0 106(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~0))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst wrmux 0 113(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 119(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(s_mem(0)))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(s_mem(d_5_1)))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(s_writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst id_reg 0 137(_comp registrador_n)
		(_gen
			((N)((i 142)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~38))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 142)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 146(_comp sl2)
		(_port
			((a)(s_id(d_37_6)))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 149(_comp adder)
		(_port
			((a)(s_id(d_133_102)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst srcbmux 0 153(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_id(d_69_38)))
			((d1)(s_id(d_37_6)))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 157(_comp alu)
		(_port
			((a)(s_id(d_101_70)))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(s_aluout))
			((zero)(s_zero))
		)
		(_use(_ent . alu)
		)
	)
	(_inst ex_reg 0 164(_comp registrador_n)
		(_gen
			((N)((i 107)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~42))
			((Q)(s_ex))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 107)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst mem_reg 0 180(_comp registrador_n)
		(_gen
			((N)((i 71)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(~ANONYMOUS~48))
			((Q)(s_mem))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 71)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 187(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(s_mem(d_37_6)))
			((d1)(s_mem(d_69_38)))
			((s)(s_mem(70)))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int c -1 0 7(_ent(_in))))
		(_port(_int memtoreg -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 8(_ent(_in))))
		(_port(_int alusrc -1 0 9(_ent(_in))))
		(_port(_int regdst -1 0 9(_ent(_in))))
		(_port(_int regwrite -1 0 10(_ent(_in))))
		(_port(_int jump -1 0 10(_ent(_in))))
		(_port(_int memwrite -1 0 11(_ent(_in))))
		(_port(_int memwritepip -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 14(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 16(_ent(_buffer))))
		(_port(_int writedata 3 0 16(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 73(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 74(_arch(_uni))))
		(_sig(_int pcnext 18 0 74(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 75(_arch(_uni))))
		(_sig(_int pcplus4 18 0 75(_arch(_uni))))
		(_sig(_int pcbranch 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_aluout 21 0 79(_arch(_uni))))
		(_sig(_int s_writedata 21 0 79(_arch(_uni))))
		(_sig(_int s_zero -1 0 80(_arch(_uni))))
		(_sig(_int pcsrc -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 83(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{141~downto~0}~13 0 84(_array -1((_dto i 141 i 0)))))
		(_sig(_int s_id 23 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{106~downto~0}~13 0 85(_array -1((_dto i 106 i 0)))))
		(_sig(_int s_ex 24 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 86(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~35 0 109(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~0 26 0 106(_arch(_uni))))
		(_type(_int ~ANONYMOUS~39 0 140(_array -1((_dto i 141 i 0)))))
		(_sig(_int ~ANONYMOUS~38 27 0 137(_arch(_uni))))
		(_type(_int ~ANONYMOUS~43 0 167(_array -1((_dto i 106 i 0)))))
		(_sig(_int ~ANONYMOUS~42 28 0 164(_arch(_uni))))
		(_type(_int ~ANONYMOUS~49 0 183(_array -1((_dto i 70 i 0)))))
		(_sig(_int ~ANONYMOUS~48 29 0 180(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_alias((~ANONYMOUS~0)(pcplus4)(instr)))(_trgt(36))(_sens(13)(21)))))
			(line__130(_arch 1 0 130(_assignment(_trgt(18))(_sens(32(d_25_0))(32(d_63_60))))))
			(line__137(_arch 2 0 137(_assignment(_alias((~ANONYMOUS~38)(alusrc)(alucontrol)(s_if(0))(branch)(memwrite)(memtoreg)(s_if(d_63_32))(srca)(s_writedata)(signimm)(writereg)(regwrite)))(_trgt(37))(_sens(3)(4)(5)(7)(9)(11)(17)(23)(25)(29)(32(d_63_32))(32(0))))))
			(line__164(_arch 3 0 164(_assignment(_alias((~ANONYMOUS~42)(s_id(d_137_134))(pcbranch)(s_zero)(s_aluout)(s_id(d_69_38))(s_id(d_5_0))))(_trgt(38))(_sens(22)(28)(30)(33(d_5_0))(33(d_69_38))(33(d_137_134))))))
			(line__171(_arch 4 0 171(_assignment(_alias((memwritepip)(s_ex(104))))(_simpleassign BUF)(_trgt(10))(_sens(34(104))))))
			(line__172(_arch 5 0 172(_assignment(_trgt(31))(_sens(34(106))(34(70))(34(105))))))
			(line__173(_arch 6 0 173(_assignment(_alias((aluout)(s_ex(d_69_38))))(_trgt(14))(_sens(34(d_69_38))))))
			(line__174(_arch 7 0 174(_assignment(_alias((writedata)(s_ex(d_37_6))))(_trgt(15))(_sens(34(d_37_6))))))
			(line__180(_arch 8 0 180(_assignment(_alias((~ANONYMOUS~48)(s_ex(103))(readdata)(s_ex(d_69_38))(s_ex(d_5_0))))(_trgt(39))(_sens(16)(34(d_5_0))(34(d_69_38))(34(103))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (34(104))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 15 -1)
)
V 000047 55 2681          1541775535175 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1541775535176 2018.11.09 12:58:55)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 7b7d717a7f2c7a6c7e2a69217c7d287d287d7e7c79)
	(_ent
		(_time 1541772699213)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000047 55 4348          1541775535181 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541775535182 2018.11.09 12:58:55)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 8b8dd685d0dddf9c8adecfd1d38c8b8c888ddf8d82)
	(_ent
		(_time 1541770890535)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int memwrite -1 0 28(_ent (_in))))
				(_port(_int memwritepip -1 0 29(_ent (_out))))
				(_port(_int alucontrol 6 0 30(_ent (_in))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((memwrite)(s_memwrite))
			((memwritepip)(memwrite))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 30(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 37(_arch(_uni))))
		(_sig(_int alusrc -1 0 37(_arch(_uni))))
		(_sig(_int regdst -1 0 37(_arch(_uni))))
		(_sig(_int regwrite -1 0 37(_arch(_uni))))
		(_sig(_int jump -1 0 37(_arch(_uni))))
		(_sig(_int branch -1 0 37(_arch(_uni))))
		(_sig(_int s_c -1 0 37(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000045 55 2908          1541775535187 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541775535188 2018.11.09 12:58:55)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 8b8c86858fdddf9c8d8ecdd0da8c8f8ddd8c8b8c8f)
	(_ent
		(_time 1541770890617)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
V 000045 55 1738          1541775535193 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541775535194 2018.11.09 12:58:55)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 8b8c8685dcdddc9c8dd999d1df8dde8d888d838c8f)
	(_ent
		(_time 1541770890603)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
