$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module array_processor_testbench $end
  $scope module ARRAY_PROCESSOR $end
  $upscope $end
  $scope module unnamedblk1 $end
   $scope module unnamedblk2 $end
    $var wire 32 # test_case [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
#15
b00000000000000000000000000000010 #
#20
b00000000000000000000000000000011 #
#25
b00000000000000000000000000000100 #
#35
