
*** Running vivado
    with args -log ethernet_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ethernet_module.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ethernet_module.tcl -notrace
Command: synth_design -top ethernet_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 68988 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1255.273 ; gain = 83.809 ; free physical = 120473 ; free virtual = 144246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ethernet_module' [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/ethernet_module.vhd:55]
INFO: [Synth 8-3491] module 'ethernet_transmitter' declared at '/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/transmitter.vhd:28' bound to instance 'U1' of component 'Ethernet_transmitter' [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/ethernet_module.vhd:99]
INFO: [Synth 8-638] synthesizing module 'ethernet_transmitter' [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/transmitter.vhd:43]
	Parameter SFD bound to: 8'b10101011 
	Parameter EFD bound to: 8'b01010100 
	Parameter NOADDRI bound to: 48'b000010100000101100001100000010100000101100001100 
INFO: [Synth 8-256] done synthesizing module 'ethernet_transmitter' (1#1) [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/transmitter.vhd:43]
INFO: [Synth 8-3491] module 'ethernet_receiver' declared at '/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/Emitter.vhd:36' bound to instance 'U2' of component 'ethernet_receiver' [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/ethernet_module.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ethernet_receiver' [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/Emitter.vhd:51]
	Parameter SFD bound to: 8'b10101011 
	Parameter EFD bound to: 8'b01010100 
	Parameter NOADDRI bound to: 48'b101010111100110111101111101010111100110111101111 
INFO: [Synth 8-256] done synthesizing module 'ethernet_receiver' (2#1) [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/Emitter.vhd:51]
INFO: [Synth 8-3491] module 'ethernet_collision' declared at '/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/ethernet_collision.vhd:36' bound to instance 'U3' of component 'ethernet_collision' [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/ethernet_module.vhd:129]
INFO: [Synth 8-638] synthesizing module 'ethernet_collision' [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/ethernet_collision.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ethernet_collision' (3#1) [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/ethernet_collision.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ethernet_module' (4#1) [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/ethernet_module.vhd:55]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TLASTP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TSMCOLP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TSECOLP
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.898 ; gain = 128.434 ; free physical = 120474 ; free virtual = 144250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.898 ; gain = 128.434 ; free physical = 120475 ; free virtual = 144251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1307.902 ; gain = 136.438 ; free physical = 120475 ; free virtual = 144251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1315.910 ; gain = 144.445 ; free physical = 120470 ; free virtual = 144247
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ethernet_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module ethernet_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 27    
Module ethernet_collision 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ethernet_module has unconnected port TLASTP
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1434.270 ; gain = 262.805 ; free physical = 120292 ; free virtual = 144090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1434.270 ; gain = 262.805 ; free physical = 120292 ; free virtual = 144090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1435.277 ; gain = 263.812 ; free physical = 120292 ; free virtual = 144090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1435.277 ; gain = 263.812 ; free physical = 120292 ; free virtual = 144090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1435.277 ; gain = 263.812 ; free physical = 120292 ; free virtual = 144090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1435.277 ; gain = 263.812 ; free physical = 120292 ; free virtual = 144090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1435.277 ; gain = 263.812 ; free physical = 120292 ; free virtual = 144090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1435.277 ; gain = 263.812 ; free physical = 120292 ; free virtual = 144090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1435.277 ; gain = 263.812 ; free physical = 120292 ; free virtual = 144090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     4|
|3     |LUT2 |    16|
|4     |LUT3 |    13|
|5     |LUT4 |    19|
|6     |LUT5 |    28|
|7     |LUT6 |    46|
|8     |FDRE |    71|
|9     |FDSE |     2|
|10    |IBUF |    22|
|11    |OBUF |    29|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   251|
|2     |  U1     |ethernet_transmitter |    91|
|3     |  U2     |ethernet_receiver    |    90|
|4     |  U3     |ethernet_collision   |    17|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1435.277 ; gain = 263.812 ; free physical = 120292 ; free virtual = 144090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1435.277 ; gain = 263.812 ; free physical = 120295 ; free virtual = 144093
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1435.285 ; gain = 263.812 ; free physical = 120304 ; free virtual = 144102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.305 ; gain = 406.484 ; free physical = 120249 ; free virtual = 144061
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.runs/synth_1/ethernet_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ethernet_module_utilization_synth.rpt -pb ethernet_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1590.316 ; gain = 0.000 ; free physical = 120249 ; free virtual = 144062
INFO: [Common 17-206] Exiting Vivado at Sat Nov 26 10:52:08 2022...
