

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1'
================================================================
* Date:           Thu Dec 29 15:55:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       16|  0.140 us|  0.160 us|   14|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_194  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_POW2ROUND_LOOP1  |       12|       14|         5|          2|          1|  5 ~ 6|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p4_18 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p4_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p3_18 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p3_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_p1_17 = alloca i32 1"   --->   Operation 11 'alloca' 'this_p1_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%addr3_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr3_cast_cast"   --->   Operation 13 'read' 'addr3_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addr2_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr2_cast_cast"   --->   Operation 14 'read' 'addr2_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read19 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 15 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 16 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 17 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read36 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 18 'read' 'p_read36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read25 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 19 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_11 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 20 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%addr3_cast_cast_cast = zext i6 %addr3_cast_cast_read"   --->   Operation 21 'zext' 'addr3_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%addr2_cast_cast_cast = zext i6 %addr2_cast_cast_read"   --->   Operation 22 'zext' 'addr2_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read_11, i8192 %this_p1_17"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read25, i8192 %this_p3_18"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read36, i8192 %this_p4_18"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i445"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_38 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:280]   --->   Operation 29 'load' 'i_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.56ns)   --->   "%icmp_ln280 = icmp_eq  i3 %i_38, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:280]   --->   Operation 30 'icmp' 'icmp_ln280' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln280, void %for.body.i445.split, void %if.end462.loopexit9.exitStub" [HLS_Final_vitis_src/dpu.cpp:280]   --->   Operation 31 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i3 %i_38" [HLS_Final_vitis_src/dpu.cpp:282]   --->   Operation 32 'zext' 'zext_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.87ns)   --->   "%add_ln282 = add i8 %zext_ln282, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:282]   --->   Operation 33 'add' 'add_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%idxprom_i473 = zext i8 %add_ln282" [HLS_Final_vitis_src/dpu.cpp:282]   --->   Operation 34 'zext' 'idxprom_i473' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i473" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 35 'getelementptr' 'this_pMem_addr' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 36 'load' 'this_pMem_load' <Predicate = (!icmp_ln280)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.71ns)   --->   "%i_39 = add i3 %i_38, i3 1" [HLS_Final_vitis_src/dpu.cpp:280]   --->   Operation 39 'add' 'i_39' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%this_p4_18_load_1 = load i8192 %this_p4_18" [HLS_Final_vitis_src/dpu.cpp:283]   --->   Operation 40 'load' 'this_p4_18_load_1' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%this_p3_18_load_1 = load i8192 %this_p3_18" [HLS_Final_vitis_src/dpu.cpp:283]   --->   Operation 41 'load' 'this_p3_18_load_1' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 42 'load' 'this_pMem_load' <Predicate = (!icmp_ln280)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 43 [2/2] (5.82ns)   --->   "%call_ret3 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %p_read19, i8192 %this_p3_18_load_1, i8192 %this_p4_18_load_1, i8 6" [HLS_Final_vitis_src/dpu.cpp:283]   --->   Operation 43 'call' 'call_ret3' <Predicate = (!icmp_ln280)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln280 = store i8192 %this_pMem_load, i8192 %this_p1_17" [HLS_Final_vitis_src/dpu.cpp:280]   --->   Operation 44 'store' 'store_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.46>
ST_2 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln280 = store i3 %i_39, i3 %i" [HLS_Final_vitis_src/dpu.cpp:280]   --->   Operation 45 'store' 'store_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 46 [1/2] (6.91ns)   --->   "%call_ret3 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %p_read19, i8192 %this_p3_18_load_1, i8192 %this_p4_18_load_1, i8 6" [HLS_Final_vitis_src/dpu.cpp:283]   --->   Operation 46 'call' 'call_ret3' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%this_p3_ret4 = extractvalue i16384 %call_ret3" [HLS_Final_vitis_src/dpu.cpp:283]   --->   Operation 47 'extractvalue' 'this_p3_ret4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%this_p4_ret4 = extractvalue i16384 %call_ret3" [HLS_Final_vitis_src/dpu.cpp:283]   --->   Operation 48 'extractvalue' 'this_p4_ret4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%this_p4_18_load = load i8192 %this_p4_18"   --->   Operation 62 'load' 'this_p4_18_load' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%this_p3_18_load = load i8192 %this_p3_18"   --->   Operation 63 'load' 'this_p3_18_load' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%this_p1_17_load = load i8192 %this_p1_17"   --->   Operation 64 'load' 'this_p1_17_load' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_17_out, i8192 %this_p1_17_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_18_out, i8192 %this_p3_18_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_18_out, i8192 %this_p4_18_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln280)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln282_1 = zext i3 %i_38" [HLS_Final_vitis_src/dpu.cpp:282]   --->   Operation 49 'zext' 'zext_ln282_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.84ns)   --->   "%add_ln284 = add i7 %zext_ln282_1, i7 %addr2_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:284]   --->   Operation 50 'add' 'add_ln284' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%idxprom2_i453 = zext i7 %add_ln284" [HLS_Final_vitis_src/dpu.cpp:284]   --->   Operation 51 'zext' 'idxprom2_i453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%this_pMem_addr_3 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i453" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 52 'getelementptr' 'this_pMem_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_3, i8192 %this_p3_ret4, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 53 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 54 [1/1] (0.84ns)   --->   "%add_ln285 = add i7 %zext_ln282_1, i7 %addr3_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:285]   --->   Operation 54 'add' 'add_ln285' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln280 = store i8192 %this_p3_ret4, i8192 %this_p3_18" [HLS_Final_vitis_src/dpu.cpp:280]   --->   Operation 55 'store' 'store_ln280' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln280 = store i8192 %this_p4_ret4, i8192 %this_p4_18" [HLS_Final_vitis_src/dpu.cpp:280]   --->   Operation 56 'store' 'store_ln280' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [HLS_Final_vitis_src/dpu.cpp:280]   --->   Operation 57 'specloopname' 'specloopname_ln280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%idxprom2_i442 = zext i7 %add_ln285" [HLS_Final_vitis_src/dpu.cpp:285]   --->   Operation 58 'zext' 'idxprom2_i442' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%this_pMem_addr_4 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i442" [HLS_Final_vitis_src/dpu.cpp:90]   --->   Operation 59 'getelementptr' 'this_pMem_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.29ns)   --->   "%store_ln90 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_4, i8192 %this_p4_ret4, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:90]   --->   Operation 60 'store' 'store_ln90' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln280 = br void %for.body.i445" [HLS_Final_vitis_src/dpu.cpp:280]   --->   Operation 61 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr2_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr3_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p1_17_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p3_18_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p4_18_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 011000]
this_p4_18                 (alloca                ) [ 011110]
this_p3_18                 (alloca                ) [ 011110]
this_p1_17                 (alloca                ) [ 011100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000]
addr3_cast_cast_read       (read                  ) [ 000000]
addr2_cast_cast_read       (read                  ) [ 000000]
p_read19                   (read                  ) [ 001000]
addr1_read                 (read                  ) [ 000000]
itr_cast_read              (read                  ) [ 000000]
p_read36                   (read                  ) [ 000000]
p_read25                   (read                  ) [ 000000]
p_read_11                  (read                  ) [ 000000]
addr3_cast_cast_cast       (zext                  ) [ 011110]
addr2_cast_cast_cast       (zext                  ) [ 011110]
specmemcore_ln0            (specmemcore           ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
br_ln0                     (br                    ) [ 000000]
i_38                       (load                  ) [ 011110]
icmp_ln280                 (icmp                  ) [ 011100]
br_ln280                   (br                    ) [ 000000]
zext_ln282                 (zext                  ) [ 000000]
add_ln282                  (add                   ) [ 000000]
idxprom_i473               (zext                  ) [ 000000]
this_pMem_addr             (getelementptr         ) [ 001000]
specpipeline_ln0           (specpipeline          ) [ 000000]
speclooptripcount_ln0      (speclooptripcount     ) [ 000000]
i_39                       (add                   ) [ 000000]
this_p4_18_load_1          (load                  ) [ 000000]
this_p3_18_load_1          (load                  ) [ 000000]
this_pMem_load             (load                  ) [ 000000]
store_ln280                (store                 ) [ 000000]
store_ln280                (store                 ) [ 000000]
call_ret3                  (call                  ) [ 000000]
this_p3_ret4               (extractvalue          ) [ 001010]
this_p4_ret4               (extractvalue          ) [ 011011]
zext_ln282_1               (zext                  ) [ 000000]
add_ln284                  (add                   ) [ 000000]
idxprom2_i453              (zext                  ) [ 000000]
this_pMem_addr_3           (getelementptr         ) [ 000000]
store_ln82                 (store                 ) [ 000000]
add_ln285                  (add                   ) [ 010001]
store_ln280                (store                 ) [ 000000]
store_ln280                (store                 ) [ 000000]
specloopname_ln280         (specloopname          ) [ 000000]
idxprom2_i442              (zext                  ) [ 000000]
this_pMem_addr_4           (getelementptr         ) [ 000000]
store_ln90                 (store                 ) [ 000000]
br_ln280                   (br                    ) [ 000000]
this_p4_18_load            (load                  ) [ 000000]
this_p3_18_load            (load                  ) [ 000000]
this_p1_17_load            (load                  ) [ 000000]
write_ln0                  (write                 ) [ 000000]
write_ln0                  (write                 ) [ 000000]
write_ln0                  (write                 ) [ 000000]
ret_ln0                    (ret                   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="itr_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_pMem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="addr1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="addr2_cast_cast">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr2_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="addr3_cast_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr3_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_p1_17_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_17_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="this_p3_18_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_18_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="this_p4_18_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_18_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_p4_18_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p4_18/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_p3_18_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p3_18/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_p1_17_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p1_17/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="addr3_cast_cast_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr3_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="addr2_cast_cast_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr2_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read19_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8192" slack="0"/>
<pin id="108" dir="0" index="1" bw="8192" slack="0"/>
<pin id="109" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read19/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="addr1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="itr_cast_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read36_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8192" slack="0"/>
<pin id="126" dir="0" index="1" bw="8192" slack="0"/>
<pin id="127" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read36/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read25_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8192" slack="0"/>
<pin id="132" dir="0" index="1" bw="8192" slack="0"/>
<pin id="133" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read_11_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8192" slack="0"/>
<pin id="138" dir="0" index="1" bw="8192" slack="0"/>
<pin id="139" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln0_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="8192" slack="0"/>
<pin id="145" dir="0" index="2" bw="8192" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln0_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="8192" slack="0"/>
<pin id="152" dir="0" index="2" bw="8192" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln0_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="8192" slack="0"/>
<pin id="159" dir="0" index="2" bw="8192" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="this_pMem_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8192" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="8192" slack="1"/>
<pin id="173" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="5" bw="8192" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="8192" slack="2147483647"/>
<pin id="178" dir="1" index="7" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_pMem_load/1 store_ln82/4 store_ln90/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="this_pMem_addr_3_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8192" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_3/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="this_pMem_addr_4_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8192" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_4/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_dpu_unit_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16384" slack="0"/>
<pin id="196" dir="0" index="1" bw="8192" slack="0"/>
<pin id="197" dir="0" index="2" bw="8192" slack="1"/>
<pin id="198" dir="0" index="3" bw="8192" slack="0"/>
<pin id="199" dir="0" index="4" bw="8192" slack="0"/>
<pin id="200" dir="0" index="5" bw="4" slack="0"/>
<pin id="201" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="addr3_cast_cast_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr3_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="addr2_cast_cast_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr2_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8192" slack="0"/>
<pin id="215" dir="0" index="1" bw="8192" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8192" slack="0"/>
<pin id="220" dir="0" index="1" bw="8192" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8192" slack="0"/>
<pin id="225" dir="0" index="1" bw="8192" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_38_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_38/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln280_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln280/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln282_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln282/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln282_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln282/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="idxprom_i473_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i473/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_39_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="1"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_39/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="this_p4_18_load_1_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8192" slack="1"/>
<pin id="264" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_18_load_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="this_p3_18_load_1_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8192" slack="1"/>
<pin id="268" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_18_load_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln280_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8192" slack="0"/>
<pin id="272" dir="0" index="1" bw="8192" slack="1"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln280_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="1"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="this_p3_ret4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16384" slack="0"/>
<pin id="282" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p3_ret4/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="this_p4_ret4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16384" slack="0"/>
<pin id="286" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p4_ret4/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln282_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="3"/>
<pin id="290" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln282_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln284_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="3"/>
<pin id="294" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln284/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="idxprom2_i453_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i453/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln285_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="6" slack="3"/>
<pin id="304" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln285/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln280_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8192" slack="1"/>
<pin id="308" dir="0" index="1" bw="8192" slack="3"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln280_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8192" slack="1"/>
<pin id="312" dir="0" index="1" bw="8192" slack="3"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="idxprom2_i442_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i442/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="this_p4_18_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8192" slack="2"/>
<pin id="320" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_18_load/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="this_p3_18_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8192" slack="2"/>
<pin id="324" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_18_load/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="this_p1_17_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8192" slack="2"/>
<pin id="328" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p1_17_load/3 "/>
</bind>
</comp>

<comp id="330" class="1005" name="i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="337" class="1005" name="this_p4_18_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8192" slack="0"/>
<pin id="339" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p4_18 "/>
</bind>
</comp>

<comp id="345" class="1005" name="this_p3_18_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8192" slack="0"/>
<pin id="347" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p3_18 "/>
</bind>
</comp>

<comp id="353" class="1005" name="this_p1_17_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8192" slack="0"/>
<pin id="355" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p1_17 "/>
</bind>
</comp>

<comp id="360" class="1005" name="p_read19_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8192" slack="1"/>
<pin id="362" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="p_read19 "/>
</bind>
</comp>

<comp id="365" class="1005" name="addr3_cast_cast_cast_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="3"/>
<pin id="367" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="addr3_cast_cast_cast "/>
</bind>
</comp>

<comp id="370" class="1005" name="addr2_cast_cast_cast_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="3"/>
<pin id="372" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="addr2_cast_cast_cast "/>
</bind>
</comp>

<comp id="375" class="1005" name="i_38_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="1"/>
<pin id="377" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_38 "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln280_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln280 "/>
</bind>
</comp>

<comp id="385" class="1005" name="this_pMem_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="this_p3_ret4_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8192" slack="1"/>
<pin id="392" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p3_ret4 "/>
</bind>
</comp>

<comp id="396" class="1005" name="this_p4_ret4_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8192" slack="1"/>
<pin id="398" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p4_ret4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="add_ln285_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="1"/>
<pin id="404" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln285 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="76" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="76" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="179"><net_src comp="163" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="202"><net_src comp="64" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="170" pin="7"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="66" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="208"><net_src comp="94" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="100" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="136" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="130" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="124" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="118" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="233" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="112" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="194" pin=3"/></net>

<net id="274"><net_src comp="170" pin="7"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="257" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="194" pin="6"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="194" pin="6"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="305"><net_src comp="288" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="333"><net_src comp="78" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="340"><net_src comp="82" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="344"><net_src comp="337" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="348"><net_src comp="86" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="356"><net_src comp="90" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="363"><net_src comp="106" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="368"><net_src comp="205" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="373"><net_src comp="209" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="378"><net_src comp="233" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="384"><net_src comp="236" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="163" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="393"><net_src comp="280" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="399"><net_src comp="284" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="405"><net_src comp="301" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="314" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {4 5 }
	Port: this_p1_17_out | {3 }
	Port: this_p3_18_out | {3 }
	Port: this_p4_18_out | {3 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 : p_read | {1 }
	Port: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 : p_read2 | {1 }
	Port: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 : p_read3 | {1 }
	Port: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 : this_pMem | {1 2 }
	Port: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 : addr1 | {1 }
	Port: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 : p_read1 | {1 }
	Port: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 : addr2_cast_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 : addr3_cast_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_38 : 1
		icmp_ln280 : 2
		br_ln280 : 3
		zext_ln282 : 2
		add_ln282 : 3
		idxprom_i473 : 4
		this_pMem_addr : 5
		this_pMem_load : 6
	State 2
		call_ret3 : 1
		store_ln280 : 1
		store_ln280 : 1
	State 3
		this_p3_ret4 : 1
		this_p4_ret4 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 4
		add_ln284 : 1
		idxprom2_i453 : 2
		this_pMem_addr_3 : 3
		store_ln82 : 4
		add_ln285 : 1
	State 5
		this_pMem_addr_4 : 1
		store_ln90 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   call   |        grp_dpu_unit_fu_194       |   768   |  57349  |  116350 |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln282_fu_246         |    0    |    0    |    15   |
|    add   |            i_39_fu_257           |    0    |    0    |    10   |
|          |         add_ln284_fu_291         |    0    |    0    |    13   |
|          |         add_ln285_fu_301         |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln280_fu_236        |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |  addr3_cast_cast_read_read_fu_94 |    0    |    0    |    0    |
|          | addr2_cast_cast_read_read_fu_100 |    0    |    0    |    0    |
|          |       p_read19_read_fu_106       |    0    |    0    |    0    |
|   read   |      addr1_read_read_fu_112      |    0    |    0    |    0    |
|          |     itr_cast_read_read_fu_118    |    0    |    0    |    0    |
|          |       p_read36_read_fu_124       |    0    |    0    |    0    |
|          |       p_read25_read_fu_130       |    0    |    0    |    0    |
|          |       p_read_11_read_fu_136      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_142      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_149      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_156      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |    addr3_cast_cast_cast_fu_205   |    0    |    0    |    0    |
|          |    addr2_cast_cast_cast_fu_209   |    0    |    0    |    0    |
|          |         zext_ln282_fu_242        |    0    |    0    |    0    |
|   zext   |        idxprom_i473_fu_252       |    0    |    0    |    0    |
|          |        zext_ln282_1_fu_288       |    0    |    0    |    0    |
|          |       idxprom2_i453_fu_296       |    0    |    0    |    0    |
|          |       idxprom2_i442_fu_314       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|extractvalue|        this_p3_ret4_fu_280       |    0    |    0    |    0    |
|          |        this_p4_ret4_fu_284       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |   768   |  57349  |  116409 |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln285_reg_402     |    7   |
|addr2_cast_cast_cast_reg_370|    7   |
|addr3_cast_cast_cast_reg_365|    7   |
|        i_38_reg_375        |    3   |
|          i_reg_330         |    3   |
|     icmp_ln280_reg_381     |    1   |
|      p_read19_reg_360      |  8192  |
|     this_p1_17_reg_353     |  8192  |
|     this_p3_18_reg_345     |  8192  |
|    this_p3_ret4_reg_390    |  8192  |
|     this_p4_18_reg_337     |  8192  |
|    this_p4_ret4_reg_396    |  8192  |
|   this_pMem_addr_reg_385   |    8   |
+----------------------------+--------+
|            Total           |  49188 |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_170 |  p1  |   2  | 8192 |  16384 ||    9    |
| grp_access_fu_170 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  16384 ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    -   |  57349 | 116409 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |  49188 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106537 | 116427 |
+-----------+--------+--------+--------+--------+
