Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/tmp/Logic/Jack_Frost/MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/Hex2Seg.v" into library work
Parsing module <Hex2Seg>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/snowf_5.v" into library work
Parsing module <snowf_5>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/snowf_13.v" into library work
Parsing module <snowf_13>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/snowf_1.v" into library work
Parsing module <snowf_1>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/slim_l_walk_7.v" into library work
Parsing module <slim_l_walk_7>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/slim_l_walk_3.v" into library work
Parsing module <slim_l_walk_3>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/slim_l_walk_1.v" into library work
Parsing module <slim_l_walk_1>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/slim_frozen_9.v" into library work
Parsing module <slim_frozen_9>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/slim_frozen_3.v" into library work
Parsing module <slim_frozen_3>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/slim_frozen_1.v" into library work
Parsing module <slim_frozen_1>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/ground_6.v" into library work
Parsing module <ground_6>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/ground_5.v" into library work
Parsing module <ground_5>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/ground_4.v" into library work
Parsing module <ground_4>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/ground_1.v" into library work
Parsing module <ground_1>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/blue_static_9.v" into library work
Parsing module <blue_static_9>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/blue_static_5.v" into library work
Parsing module <blue_static_5>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/blue_static_13.v" into library work
Parsing module <blue_static_13>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/blue_static_1.v" into library work
Parsing module <blue_static_1>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/blue_r_walk_9.v" into library work
Parsing module <blue_r_walk_9>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/blue_r_walk_5.v" into library work
Parsing module <blue_r_walk_5>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/blue_r_walk_13.v" into library work
Parsing module <blue_r_walk_13>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/blue_r_walk_1.v" into library work
Parsing module <blue_r_walk_1>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/blue_jump.v" into library work
Parsing module <blue_jump>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/HEXTo8SEG.v" into library work
Parsing module <HEXTo8SEG>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/vgac.v" into library work
Parsing module <vgac>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/Sseg_Dev.vf" into library work
Parsing module <Sseg_Dev>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/snow_show.v" into library work
Parsing module <snow_show>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/slim_show1.v" into library work
Parsing module <slim_show1>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/slim_show.v" into library work
Parsing module <slim_show>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/score_count.v" into library work
Parsing module <score_count>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ps2_ver2.v" into library work
Parsing module <ps2_ver2>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/win.v" into library work
Parsing module <win>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/lose.v" into library work
Parsing module <lose>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ipcore_dir/background.v" into library work
Parsing module <background>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/health_count.v" into library work
Parsing module <health_count>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/ground_show.v" into library work
Parsing module <ground_show>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/game_state.v" into library work
Parsing module <game_state>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/dt_snowf_get.v" into library work
Parsing module <dt_snowf_get>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/dt_slim_fz.v" into library work
Parsing module <dt_slim_fz>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/dt_slim_bk.v" into library work
Parsing module <dt_slim_bk>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/dt_block_fz.v" into library work
Parsing module <dt_block_fz>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/collision.v" into library work
Parsing module <collision>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/clk_10000.v" into library work
Parsing module <clk_10000>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/blue_show.v" into library work
Parsing module <blue_show>.
Analyzing Verilog file "/tmp/Logic/Jack_Frost/top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 58: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 62: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 66: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 78: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 82: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 86: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 90: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 94: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 345: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 350: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 399: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "/tmp/Logic/Jack_Frost/top.v" Line 407: Loop valiable declaration is not allowed in this mode of verilog

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/top.v" Line 30: Port rdn is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/top.v" Line 367: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/top.v" Line 368: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/top.v" Line 369: Port wea is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/tmp/Logic/Jack_Frost/top.v" Line 57: Using initial value of x_snowf since it is never assigned
WARNING:HDLCompiler:872 - "/tmp/Logic/Jack_Frost/top.v" Line 77: Using initial value of x_ground since it is never assigned

Elaborating module <vgac>.

Elaborating module <dt_block_fz>.

Elaborating module <game_state>.

Elaborating module <dt_slim_fz>.

Elaborating module <dt_slim_bk>.

Elaborating module <health_count>.

Elaborating module <dt_snowf_get>.

Elaborating module <score_count>.
WARNING:HDLCompiler:1127 - "/tmp/Logic/Jack_Frost/top.v" Line 138: Assignment to score ignored, since the identifier is never used

Elaborating module <clk_10000>.

Elaborating module <ps2_ver2>.

Elaborating module <collision>.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 230: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 240: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 269: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 273: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 286: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 290: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 335: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 336: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 338: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 341: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 342: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 346: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/top.v" Line 351: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/tmp/Logic/Jack_Frost/top.v" Line 333: Assignment to slim1 ignored, since the identifier is never used

Elaborating module <background>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/background.v" Line 39: Empty module <background> remains a black box.

Elaborating module <win>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/win.v" Line 39: Empty module <win> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 368: Size mismatch in connection of port <addra>. Formal port size is 15-bit while actual signal size is 19-bit.

Elaborating module <lose>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/lose.v" Line 39: Empty module <lose> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 369: Size mismatch in connection of port <addra>. Formal port size is 15-bit while actual signal size is 19-bit.
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 20: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 21: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 22: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 23: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 26: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 27: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 28: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 29: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 32: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 33: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 34: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 35: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 38: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 39: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 40: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 41: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 44: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 47: Port wea is not connected to this instance

Elaborating module <blue_show>.

Elaborating module <blue_static_1>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/blue_static_1.v" Line 39: Empty module <blue_static_1> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 20: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <blue_static_5>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/blue_static_5.v" Line 39: Empty module <blue_static_5> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 21: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <blue_static_9>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/blue_static_9.v" Line 39: Empty module <blue_static_9> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 22: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <blue_static_13>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/blue_static_13.v" Line 39: Empty module <blue_static_13> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 23: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 26: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 27: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 28: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 29: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <blue_r_walk_1>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/blue_r_walk_1.v" Line 39: Empty module <blue_r_walk_1> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 32: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <blue_r_walk_5>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/blue_r_walk_5.v" Line 39: Empty module <blue_r_walk_5> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 33: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <blue_r_walk_9>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/blue_r_walk_9.v" Line 39: Empty module <blue_r_walk_9> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 34: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <blue_r_walk_13>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/blue_r_walk_13.v" Line 39: Empty module <blue_r_walk_13> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 35: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 38: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 39: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 40: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 41: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <blue_jump>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/blue_jump.v" Line 39: Empty module <blue_jump> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 44: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 47: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 52: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 20: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 21: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 22: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 23: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 26: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 27: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 28: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 29: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 32: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 33: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 34: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 35: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 38: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 39: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 40: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 41: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 44: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/blue_show.v" Line 47: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 28: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 29: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 30: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 35: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 36: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 37: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 42: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 43: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 44: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 49: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 50: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 51: Port wea is not connected to this instance

Elaborating module <slim_show>.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 21: Result of 32-bit expression is truncated to fit in 14-bit target.

Elaborating module <slim_l_walk_1>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/slim_l_walk_1.v" Line 39: Empty module <slim_l_walk_1> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 28: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <slim_l_walk_3>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/slim_l_walk_3.v" Line 39: Empty module <slim_l_walk_3> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 29: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <slim_l_walk_7>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/slim_l_walk_7.v" Line 39: Empty module <slim_l_walk_7> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 30: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 35: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 36: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 37: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <slim_frozen_1>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/slim_frozen_1.v" Line 39: Empty module <slim_frozen_1> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 42: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <slim_frozen_3>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/slim_frozen_3.v" Line 39: Empty module <slim_frozen_3> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 43: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.

Elaborating module <slim_frozen_9>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/slim_frozen_9.v" Line 39: Empty module <slim_frozen_9> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 44: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 49: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 50: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 51: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 72: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 28: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 29: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 30: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 35: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 36: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 37: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 42: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 43: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 44: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 49: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 50: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show.v" Line 51: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 28: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 29: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 30: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 35: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 36: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 37: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 42: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 43: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 44: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 49: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 50: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 51: Port wea is not connected to this instance

Elaborating module <slim_show1>.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 21: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 28: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 29: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 30: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 35: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 36: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 37: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 42: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 43: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 44: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 49: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 50: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 51: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 72: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 28: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 29: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 30: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 35: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 36: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 37: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 42: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 43: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 44: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 49: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 50: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/slim_show1.v" Line 51: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 14: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 15: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 16: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 17: Port wea is not connected to this instance

Elaborating module <ground_show>.

Elaborating module <ground_1>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/ground_1.v" Line 39: Empty module <ground_1> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 14: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 12-bit.

Elaborating module <ground_4>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/ground_4.v" Line 39: Empty module <ground_4> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 15: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 12-bit.

Elaborating module <ground_5>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/ground_5.v" Line 39: Empty module <ground_5> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 16: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 12-bit.

Elaborating module <ground_6>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/ground_6.v" Line 39: Empty module <ground_6> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 17: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 22: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 14: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 15: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 16: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/ground_show.v" Line 17: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/snow_show.v" Line 13: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/snow_show.v" Line 14: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "/tmp/Logic/Jack_Frost/snow_show.v" Line 15: Port wea is not connected to this instance

Elaborating module <snow_show>.

Elaborating module <snowf_1>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/snowf_1.v" Line 39: Empty module <snowf_1> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/snow_show.v" Line 13: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 12-bit.

Elaborating module <snowf_5>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/snowf_5.v" Line 39: Empty module <snowf_5> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/snow_show.v" Line 14: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 12-bit.

Elaborating module <snowf_13>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/ipcore_dir/snowf_13.v" Line 39: Empty module <snowf_13> remains a black box.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/snow_show.v" Line 15: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:413 - "/tmp/Logic/Jack_Frost/snow_show.v" Line 19: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/snow_show.v" Line 13: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/snow_show.v" Line 14: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/snow_show.v" Line 15: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 383: Size mismatch in connection of port <snow>. Formal port size is 12-bit while actual signal size is 11-bit.

Elaborating module <Sseg_Dev>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "/tmp/Logic/Jack_Frost/P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <HEXTo8SEG>.

Elaborating module <Hex2Seg>.

Elaborating module <MyMC14495>.

Elaborating module <OR2>.

Elaborating module <OR3>.

Elaborating module <INV>.

Elaborating module <AND3>.

Elaborating module <OR4>.

Elaborating module <AND4>.

Elaborating module <AND2>.
WARNING:HDLCompiler:189 - "/tmp/Logic/Jack_Frost/top.v" Line 442: Size mismatch in connection of port <flash>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/top.v" Line 367: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/top.v" Line 368: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "/tmp/Logic/Jack_Frost/top.v" Line 369: Input port wea[0] is not connected on this instance
WARNING:Xst:2972 - "/tmp/Logic/Jack_Frost/top.v" line 138. All outputs of instance <score_f> of block <score_count> are unconnected in block <top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/tmp/Logic/Jack_Frost/top.v".
        monster_num = 2
        snowflake_num = 15
        ground_num = 50
        W_KEY = 8'b00011101
        S_KEY = 8'b00011011
        A_KEY = 8'b00011100
        D_KEY = 8'b00100011
        R_KEY = 8'b00101101
WARNING:Xst:647 - Input <rstn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/tmp/Logic/Jack_Frost/top.v" line 30: Output port <rdn> of the instance <v1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/tmp/Logic/Jack_Frost/top.v" line 138: Output port <score> of the instance <score_f> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <wasd_down>.
    Found 1-bit register for signal <reset>.
    Found 4-bit register for signal <collision_state>.
    Found 10-bit register for signal <x_blue>.
    Found 9-bit register for signal <y_blue>.
    Found 1-bit register for signal <blue_state<2>>.
    Found 1-bit register for signal <blue_state<1>>.
    Found 1-bit register for signal <blue_state<0>>.
    Found 10-bit register for signal <left_cnt>.
    Found 10-bit register for signal <right_cnt>.
    Found 1-bit register for signal <isJump>.
    Found 10-bit register for signal <JumpTimer>.
    Found 10-bit register for signal <JumpTimerUpdate>.
    Found 10-bit register for signal <FallTimer>.
    Found 10-bit register for signal <FallTimerUpdate>.
    Found 10-bit register for signal <down_cnt>.
    Found 10-bit register for signal <up_cnt>.
    Found 19-bit register for signal <bg>.
    Found 15-bit register for signal <win_lose<14:0>>.
    Found 14-bit register for signal <blue>.
    Found 165-bit register for signal <n1277>.
    Found 600-bit register for signal <n1328>.
    Found 32-bit register for signal <ipcnt>.
    Found 12-bit register for signal <vga_data>.
    Found 32-bit register for signal <clkdiv>.
    Found 10-bit subtractor for signal <x_blue[9]_GND_1_o_sub_32_OUT> created at line 233.
    Found 10-bit subtractor for signal <FallTimer[9]_GND_1_o_sub_56_OUT> created at line 264.
    Found 9-bit subtractor for signal <y_blue[8]_GND_1_o_sub_77_OUT> created at line 289.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_136_OUT> created at line 338.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_167_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_170_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_179_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_188_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_197_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_206_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_215_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_224_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_233_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_242_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_251_OUT> created at line 346.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_257_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_260_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_269_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_278_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_287_OUT> created at line 346.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_296_OUT> created at line 346.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_301_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_313_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_322_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_331_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_340_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_349_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_358_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_367_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_376_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_385_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_394_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_403_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_412_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_421_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_430_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_439_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_448_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_457_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_466_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_475_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_484_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_493_OUT> created at line 351.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_498_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_510_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_519_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_528_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_537_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_546_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_555_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_564_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_573_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_582_OUT> created at line 351.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_588_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_591_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_600_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_609_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_618_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_627_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_636_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_645_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_654_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_663_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_672_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_681_OUT> created at line 351.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_686_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_698_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_707_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_716_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_725_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_734_OUT> created at line 351.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_743_OUT> created at line 351.
    Found 32-bit adder for signal <clkdiv[31]_GND_1_o_add_1_OUT> created at line 24.
    Found 10-bit adder for signal <left_cnt[9]_GND_1_o_add_30_OUT> created at line 230.
    Found 10-bit adder for signal <right_cnt[9]_GND_1_o_add_38_OUT> created at line 240.
    Found 10-bit adder for signal <x_blue[9]_GND_1_o_add_39_OUT> created at line 243.
    Found 10-bit adder for signal <down_cnt[9]_GND_1_o_add_58_OUT> created at line 269.
    Found 9-bit adder for signal <y_blue[8]_GND_1_o_add_59_OUT> created at line 272.
    Found 10-bit adder for signal <FallTimerUpdate[9]_GND_1_o_add_60_OUT> created at line 273.
    Found 10-bit adder for signal <JumpTimer[9]_GND_1_o_add_73_OUT> created at line 283.
    Found 10-bit adder for signal <up_cnt[9]_GND_1_o_add_75_OUT> created at line 286.
    Found 10-bit adder for signal <JumpTimerUpdate[9]_GND_1_o_add_77_OUT> created at line 290.
    Found 20-bit adder for signal <n1875[19:0]> created at line 335.
    Found 10-bit adder for signal <n1709> created at line 336.
    Found 19-bit adder for signal <n1880[18:0]> created at line 336.
    Found 20-bit adder for signal <n1882[19:0]> created at line 336.
    Found 11-bit adder for signal <n1714> created at line 338.
    Found 10-bit adder for signal <n1716> created at line 338.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_168_OUT> created at line 346.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_258_OUT> created at line 346.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_sub_304_OUT> created at line 351.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_sub_501_OUT> created at line 351.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_589_OUT> created at line 351.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_sub_689_OUT> created at line 351.
    Found 32-bit adder for signal <ipcnt[31]_GND_1_o_add_755_OUT> created at line 362.
    Found 11-bit adder for signal <n1842> created at line 416.
    Found 10-bit adder for signal <n1844> created at line 416.
    Found 11-bit adder for signal <n1847> created at line 422.
    Found 10-bit adder for signal <n1849> created at line 422.
    Found 32-bit subtractor for signal <_n2260> created at line 338.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_sub_139_OUT> created at line 338.
    Found 9x10-bit multiplier for signal <row_addr_y[8]_PWR_1_o_MuLt_117_OUT> created at line 335.
    Found 10x8-bit multiplier for signal <BUS_0375_PWR_1_o_MuLt_125_OUT> created at line 336.
    Found 32x6-bit multiplier for signal <n1400> created at line 338.
    Found 32x5-bit multiplier for signal <n1405> created at line 346.
    Found 32x5-bit multiplier for signal <n1428> created at line 346.
    Found 32x5-bit multiplier for signal <n1441> created at line 351.
    Found 32x5-bit multiplier for signal <n1488> created at line 351.
    Found 32x5-bit multiplier for signal <n1511> created at line 351.
    Found 32x5-bit multiplier for signal <n1536> created at line 351.
    Found 10-bit comparator greater for signal <GND_1_o_x_blue[9]_LessThan_29_o> created at line 226
    Found 10-bit comparator greater for signal <left_cnt[9]_GND_1_o_LessThan_30_o> created at line 229
    Found 10-bit comparator greater for signal <x_blue[9]_PWR_1_o_LessThan_37_o> created at line 236
    Found 10-bit comparator greater for signal <right_cnt[9]_GND_1_o_LessThan_38_o> created at line 239
    Found 10-bit comparator lessequal for signal <n0256> created at line 251
    Found 10-bit comparator greater for signal <GND_1_o_FallTimer[9]_LessThan_55_o> created at line 263
    Found 10-bit comparator greater for signal <down_cnt[9]_FallTimer[9]_LessThan_58_o> created at line 268
    Found 10-bit comparator greater for signal <up_cnt[9]_JumpTimer[9]_LessThan_75_o> created at line 285
    Found 10-bit comparator greater for signal <n0331> created at line 335
    Found 9-bit comparator greater for signal <n0333> created at line 335
    Found 10-bit comparator lessequal for signal <n0339> created at line 336
    Found 10-bit comparator lessequal for signal <n0341> created at line 336
    Found 9-bit comparator lessequal for signal <n0344> created at line 336
    Found 9-bit comparator lessequal for signal <n0347> created at line 336
    Found 10-bit comparator lessequal for signal <n0355> created at line 338
    Found 11-bit comparator lessequal for signal <n0358> created at line 338
    Found 9-bit comparator lessequal for signal <n0361> created at line 338
    Found 10-bit comparator lessequal for signal <n0365> created at line 338
    Found 10-bit comparator lessequal for signal <n0373> created at line 346
    Found 10-bit comparator lessequal for signal <n0375> created at line 346
    Found 9-bit comparator lessequal for signal <n0378> created at line 346
    Found 9-bit comparator lessequal for signal <n0381> created at line 346
    Found 10-bit comparator lessequal for signal <n0389> created at line 346
    Found 10-bit comparator lessequal for signal <n0391> created at line 346
    Found 10-bit comparator lessequal for signal <n0398> created at line 346
    Found 10-bit comparator lessequal for signal <n0400> created at line 346
    Found 10-bit comparator lessequal for signal <n0407> created at line 346
    Found 10-bit comparator lessequal for signal <n0409> created at line 346
    Found 10-bit comparator lessequal for signal <n0416> created at line 346
    Found 10-bit comparator lessequal for signal <n0418> created at line 346
    Found 10-bit comparator lessequal for signal <n0425> created at line 346
    Found 10-bit comparator lessequal for signal <n0427> created at line 346
    Found 10-bit comparator lessequal for signal <n0434> created at line 346
    Found 10-bit comparator lessequal for signal <n0436> created at line 346
    Found 10-bit comparator lessequal for signal <n0443> created at line 346
    Found 10-bit comparator lessequal for signal <n0445> created at line 346
    Found 10-bit comparator lessequal for signal <n0452> created at line 346
    Found 10-bit comparator lessequal for signal <n0454> created at line 346
    Found 10-bit comparator lessequal for signal <n0461> created at line 346
    Found 10-bit comparator lessequal for signal <n0463> created at line 346
    Found 10-bit comparator lessequal for signal <n0470> created at line 346
    Found 10-bit comparator lessequal for signal <n0472> created at line 346
    Found 9-bit comparator lessequal for signal <n0475> created at line 346
    Found 9-bit comparator lessequal for signal <n0478> created at line 346
    Found 10-bit comparator lessequal for signal <n0486> created at line 346
    Found 10-bit comparator lessequal for signal <n0488> created at line 346
    Found 10-bit comparator lessequal for signal <n0495> created at line 346
    Found 10-bit comparator lessequal for signal <n0497> created at line 346
    Found 10-bit comparator lessequal for signal <n0504> created at line 346
    Found 10-bit comparator lessequal for signal <n0506> created at line 346
    Found 10-bit comparator lessequal for signal <n0513> created at line 346
    Found 10-bit comparator lessequal for signal <n0515> created at line 346
    Found 10-bit comparator lessequal for signal <n0522> created at line 351
    Found 9-bit comparator lessequal for signal <n0524> created at line 351
    Found 9-bit comparator lessequal for signal <n0527> created at line 351
    Found 10-bit comparator lessequal for signal <n0535> created at line 351
    Found 10-bit comparator lessequal for signal <n0537> created at line 351
    Found 10-bit comparator lessequal for signal <n0544> created at line 351
    Found 10-bit comparator lessequal for signal <n0551> created at line 351
    Found 10-bit comparator lessequal for signal <n0553> created at line 351
    Found 10-bit comparator lessequal for signal <n0560> created at line 351
    Found 10-bit comparator lessequal for signal <n0562> created at line 351
    Found 10-bit comparator lessequal for signal <n0569> created at line 351
    Found 10-bit comparator lessequal for signal <n0571> created at line 351
    Found 10-bit comparator lessequal for signal <n0578> created at line 351
    Found 10-bit comparator lessequal for signal <n0580> created at line 351
    Found 10-bit comparator lessequal for signal <n0587> created at line 351
    Found 10-bit comparator lessequal for signal <n0589> created at line 351
    Found 10-bit comparator lessequal for signal <n0596> created at line 351
    Found 10-bit comparator lessequal for signal <n0598> created at line 351
    Found 10-bit comparator lessequal for signal <n0605> created at line 351
    Found 10-bit comparator lessequal for signal <n0607> created at line 351
    Found 10-bit comparator lessequal for signal <n0614> created at line 351
    Found 10-bit comparator lessequal for signal <n0616> created at line 351
    Found 10-bit comparator lessequal for signal <n0623> created at line 351
    Found 10-bit comparator lessequal for signal <n0625> created at line 351
    Found 10-bit comparator lessequal for signal <n0632> created at line 351
    Found 10-bit comparator lessequal for signal <n0634> created at line 351
    Found 10-bit comparator lessequal for signal <n0641> created at line 351
    Found 10-bit comparator lessequal for signal <n0643> created at line 351
    Found 10-bit comparator lessequal for signal <n0650> created at line 351
    Found 10-bit comparator lessequal for signal <n0657> created at line 351
    Found 10-bit comparator lessequal for signal <n0659> created at line 351
    Found 10-bit comparator lessequal for signal <n0666> created at line 351
    Found 10-bit comparator lessequal for signal <n0668> created at line 351
    Found 10-bit comparator lessequal for signal <n0675> created at line 351
    Found 10-bit comparator lessequal for signal <n0677> created at line 351
    Found 10-bit comparator lessequal for signal <n0684> created at line 351
    Found 10-bit comparator lessequal for signal <n0686> created at line 351
    Found 10-bit comparator lessequal for signal <n0693> created at line 351
    Found 10-bit comparator lessequal for signal <n0695> created at line 351
    Found 10-bit comparator lessequal for signal <n0702> created at line 351
    Found 10-bit comparator lessequal for signal <n0704> created at line 351
    Found 10-bit comparator lessequal for signal <n0711> created at line 351
    Found 10-bit comparator lessequal for signal <n0713> created at line 351
    Found 9-bit comparator lessequal for signal <n0720> created at line 351
    Found 9-bit comparator lessequal for signal <n0723> created at line 351
    Found 9-bit comparator lessequal for signal <n0767> created at line 351
    Found 9-bit comparator lessequal for signal <n0816> created at line 351
    Found 9-bit comparator lessequal for signal <n0819> created at line 351
    Found 10-bit comparator lessequal for signal <n1125> created at line 416
    Found 11-bit comparator lessequal for signal <n1128> created at line 416
    Found 9-bit comparator lessequal for signal <n1131> created at line 416
    Found 10-bit comparator lessequal for signal <n1135> created at line 416
    Found 10-bit comparator lessequal for signal <n1142> created at line 422
    Found 11-bit comparator lessequal for signal <n1145> created at line 422
    Found 9-bit comparator lessequal for signal <n1148> created at line 422
    Found 10-bit comparator lessequal for signal <n1152> created at line 422
    Summary:
	inferred   9 Multiplier(s).
	inferred  99 Adder/Subtractor(s).
	inferred 1001 D-type flip-flop(s).
	inferred 108 Comparator(s).
	inferred 984 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <vgac>.
    Related source file is "/tmp/Logic/Jack_Frost/vgac.v".
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row_addr>.
    Found 10-bit register for signal <col_addr>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 4-bit register for signal <b>.
    Found 4-bit register for signal <g>.
    Found 4-bit register for signal <r>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit adder for signal <h_count[9]_GND_2_o_add_2_OUT> created at line 38.
    Found 10-bit adder for signal <v_count[9]_GND_2_o_add_8_OUT> created at line 50.
    Found 9-bit subtractor for signal <row[8]_GND_2_o_sub_22_OUT> created at line 65.
    Found 10-bit subtractor for signal <col[9]_GND_2_o_sub_23_OUT> created at line 66.
    Found 10-bit comparator greater for signal <h_sync> created at line 57
    Found 10-bit comparator greater for signal <v_sync> created at line 58
    Found 10-bit comparator greater for signal <GND_2_o_h_count[9]_LessThan_17_o> created at line 59
    Found 10-bit comparator greater for signal <h_count[9]_PWR_2_o_LessThan_18_o> created at line 60
    Found 10-bit comparator greater for signal <GND_2_o_v_count[9]_LessThan_19_o> created at line 61
    Found 10-bit comparator greater for signal <v_count[9]_PWR_2_o_LessThan_20_o> created at line 62
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vgac> synthesized.

Synthesizing Unit <dt_block_fz>.
    Related source file is "/tmp/Logic/Jack_Frost/dt_block_fz.v".
    Found 1-bit register for signal <touched>.
    Found 9-bit subtractor for signal <y_ground[8]_GND_3_o_sub_9_OUT> created at line 15.
    Found 10-bit adder for signal <x_blue[9]_GND_3_o_add_1_OUT> created at line 15.
    Found 10-bit adder for signal <x_ground[9]_GND_3_o_add_2_OUT> created at line 15.
    Found 10-bit adder for signal <x_ground[9]_GND_3_o_add_5_OUT> created at line 15.
    Found 9-bit adder for signal <y_blue[8]_GND_3_o_add_7_OUT> created at line 15.
    Found 9-bit adder for signal <y_ground[8]_GND_3_o_add_11_OUT> created at line 15.
    Found 10-bit comparator greater for signal <x_ground[9]_x_blue[9]_LessThan_4_o> created at line 15
    Found 10-bit comparator greater for signal <x_blue[9]_x_ground[9]_LessThan_7_o> created at line 15
    Found 9-bit comparator greater for signal <y_ground[8]_y_blue[8]_LessThan_10_o> created at line 15
    Found 9-bit comparator greater for signal <y_blue[8]_y_ground[8]_LessThan_13_o> created at line 15
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <dt_block_fz> synthesized.

Synthesizing Unit <game_state>.
    Related source file is "/tmp/Logic/Jack_Frost/game_state.v".
    Found 2-bit register for signal <game_state>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <game_state> synthesized.

Synthesizing Unit <dt_slim_fz>.
    Related source file is "/tmp/Logic/Jack_Frost/dt_slim_fz.v".
    Found 1-bit register for signal <frozen>.
    Found 8-bit register for signal <num>.
    Found 9-bit subtractor for signal <y_slim[8]_GND_5_o_sub_16_OUT> created at line 20.
    Found 8-bit adder for signal <num[7]_GND_5_o_add_2_OUT> created at line 15.
    Found 10-bit adder for signal <x_blue[9]_GND_5_o_add_6_OUT> created at line 20.
    Found 10-bit adder for signal <x_slim[9]_GND_5_o_add_7_OUT> created at line 20.
    Found 9-bit adder for signal <y_blue[8]_GND_5_o_add_11_OUT> created at line 20.
    Found 9-bit adder for signal <y_slim[8]_GND_5_o_add_12_OUT> created at line 20.
    Found 10-bit comparator greater for signal <x_blue[9]_x_slim[9]_LessThan_9_o> created at line 20
    Found 10-bit comparator greater for signal <x_slim[9]_x_blue[9]_LessThan_11_o> created at line 20
    Found 9-bit comparator greater for signal <y_blue[8]_y_slim[8]_LessThan_14_o> created at line 20
    Found 9-bit comparator greater for signal <y_slim[8]_y_blue[8]_LessThan_17_o> created at line 20
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <dt_slim_fz> synthesized.

Synthesizing Unit <dt_slim_bk>.
    Related source file is "/tmp/Logic/Jack_Frost/dt_slim_bk.v".
    Found 1-bit register for signal <broken>.
    Found 10-bit subtractor for signal <x_slim[9]_GND_6_o_sub_4_OUT> created at line 12.
    Found 9-bit subtractor for signal <y_slim[8]_GND_6_o_sub_8_OUT> created at line 12.
    Found 10-bit adder for signal <x_slim[9]_GND_6_o_add_1_OUT> created at line 12.
    Found 9-bit adder for signal <y_slim[8]_GND_6_o_add_5_OUT> created at line 12.
    Found 10-bit comparator greater for signal <x_blue[9]_x_slim[9]_LessThan_3_o> created at line 12
    Found 10-bit comparator greater for signal <x_slim[9]_x_blue[9]_LessThan_5_o> created at line 12
    Found 9-bit comparator greater for signal <y_blue[8]_y_slim[8]_LessThan_7_o> created at line 12
    Found 9-bit comparator greater for signal <y_slim[8]_y_blue[8]_LessThan_9_o> created at line 12
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <dt_slim_bk> synthesized.

Synthesizing Unit <health_count>.
    Related source file is "/tmp/Logic/Jack_Frost/health_count.v".
    Found 4-bit register for signal <health>.
    Found 1-bit register for signal <wudi>.
    Found 8-bit register for signal <num>.
    Found 4-bit subtractor for signal <health[3]_GND_7_o_sub_11_OUT> created at line 26.
    Found 8-bit adder for signal <num[7]_GND_7_o_add_2_OUT> created at line 17.
    Found 2-bit comparator greater for signal <GND_7_o_slim_damage[1]_LessThan_8_o> created at line 25
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <health_count> synthesized.

Synthesizing Unit <dt_snowf_get>.
    Related source file is "/tmp/Logic/Jack_Frost/dt_snowf_get.v".
    Found 1-bit register for signal <snowf_get>.
    Found 10-bit adder for signal <x_blue[9]_GND_8_o_add_1_OUT> created at line 15.
    Found 10-bit adder for signal <x_snowf[9]_GND_8_o_add_2_OUT> created at line 15.
    Found 10-bit adder for signal <x_snowf[9]_GND_8_o_add_5_OUT> created at line 15.
    Found 9-bit adder for signal <y_blue[8]_GND_8_o_add_7_OUT> created at line 15.
    Found 9-bit adder for signal <y_snowf[8]_GND_8_o_sub_10_OUT> created at line 15.
    Found 9-bit adder for signal <y_snowf[8]_GND_8_o_add_13_OUT> created at line 15.
    Found 10-bit comparator greater for signal <x_snowf[9]_x_blue[9]_LessThan_4_o> created at line 15
    Found 10-bit comparator greater for signal <x_blue[9]_x_snowf[9]_LessThan_7_o> created at line 15
    Found 9-bit comparator greater for signal <y_snowf[8]_y_blue[8]_LessThan_11_o> created at line 15
    Found 9-bit comparator greater for signal <y_blue[8]_y_snowf[8]_LessThan_15_o> created at line 15
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <dt_snowf_get> synthesized.

Synthesizing Unit <clk_10000>.
    Related source file is "/tmp/Logic/Jack_Frost/clk_10000.v".
    Found 1-bit register for signal <clk_10000>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_10_o_add_2_OUT> created at line 8.
    Found 32-bit comparator greater for signal <cnt[31]_GND_10_o_LessThan_2_o> created at line 7
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_10000> synthesized.

Synthesizing Unit <ps2_ver2>.
    Related source file is "/tmp/Logic/Jack_Frost/ps2_ver2.v".
    Found 1-bit register for signal <ps2_clk_flag1>.
    Found 1-bit register for signal <ps2_clk_flag2>.
    Found 4-bit register for signal <num>.
    Found 1-bit register for signal <negedge_ps2_clk_shift>.
    Found 8-bit register for signal <temp_data>.
    Found 1-bit register for signal <data_break>.
    Found 10-bit register for signal <data>.
    Found 1-bit register for signal <data_ready>.
    Found 1-bit register for signal <data_expand>.
    Found 1-bit register for signal <ps2_clk_flag0>.
    Found 4-bit adder for signal <num[3]_GND_11_o_add_1_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <ps2_ver2> synthesized.

Synthesizing Unit <collision>.
    Related source file is "/tmp/Logic/Jack_Frost/collision.v".
    Found 4-bit register for signal <is_Collision>.
    Found 9-bit adder for signal <y_blue[8]_GND_12_o_add_6_OUT> created at line 13.
    Found 9-bit adder for signal <y_ground[8]_GND_12_o_add_9_OUT> created at line 13.
    Found 10-bit adder for signal <x_blue[9]_GND_12_o_add_11_OUT> created at line 19.
    Found 10-bit adder for signal <x_blue[9]_GND_12_o_add_13_OUT> created at line 19.
    Found 9-bit adder for signal <y_ground[8]_GND_12_o_add_16_OUT> created at line 19.
    Found 9-bit adder for signal <y_ground[8]_GND_12_o_add_18_OUT> created at line 19.
    Found 10-bit adder for signal <x_blue[9]_GND_12_o_add_20_OUT> created at line 26.
    Found 10-bit adder for signal <x_ground[9]_GND_12_o_add_23_OUT> created at line 26.
    Found 10-bit adder for signal <x_ground[9]_GND_12_o_add_29_OUT> created at line 33.
    Found 10-bit adder for signal <x_ground[9]_GND_12_o_add_31_OUT> created at line 33.
    Found 9-bit adder for signal <y_blue[8]_GND_12_o_add_33_OUT> created at line 33.
    Found 9-bit adder for signal <y_ground[8]_GND_12_o_add_35_OUT> created at line 33.
    Found 9-bit comparator lessequal for signal <n0001> created at line 13
    Found 9-bit comparator lessequal for signal <n0005> created at line 13
    Found 10-bit comparator lessequal for signal <n0009> created at line 19
    Found 10-bit comparator lessequal for signal <n0012> created at line 19
    Found 9-bit comparator lessequal for signal <n0016> created at line 19
    Found 9-bit comparator lessequal for signal <n0020> created at line 19
    Found 10-bit comparator lessequal for signal <n0024> created at line 26
    Found 10-bit comparator lessequal for signal <n0027> created at line 26
    Found 10-bit comparator lessequal for signal <n0033> created at line 33
    Found 10-bit comparator lessequal for signal <n0036> created at line 33
    Found 9-bit comparator lessequal for signal <n0040> created at line 33
    Found 9-bit comparator lessequal for signal <n0044> created at line 33
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred  12 Comparator(s).
Unit <collision> synthesized.

Synthesizing Unit <blue_show>.
    Related source file is "/tmp/Logic/Jack_Frost/blue_show.v".
    Found 4-bit register for signal <ip_blue>.
    Found 12-bit register for signal <vga_blue>.
    Found 14-bit register for signal <blue_l>.
    Found 7-bit subtractor for signal <GND_20_o_GND_20_o_sub_3_OUT> created at line 15.
    Found 14-bit adder for signal <GND_20_o_blue[13]_add_5_OUT> created at line 15.
    Found 4-bit adder for signal <ip_blue[3]_GND_20_o_add_9_OUT> created at line 52.
    Found 14x6-bit multiplier for signal <n0071> created at line 15.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred  43 Multiplexer(s).
Unit <blue_show> synthesized.

Synthesizing Unit <mod_14u_6u>.
    Related source file is "".
    Found 20-bit adder for signal <n0587> created at line 0.
    Found 20-bit adder for signal <GND_21_o_b[5]_add_1_OUT> created at line 0.
    Found 19-bit adder for signal <n0591> created at line 0.
    Found 19-bit adder for signal <GND_21_o_b[5]_add_3_OUT> created at line 0.
    Found 18-bit adder for signal <n0595> created at line 0.
    Found 18-bit adder for signal <GND_21_o_b[5]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <n0599> created at line 0.
    Found 17-bit adder for signal <GND_21_o_b[5]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <n0603> created at line 0.
    Found 16-bit adder for signal <GND_21_o_b[5]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <n0607> created at line 0.
    Found 15-bit adder for signal <GND_21_o_b[5]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <n0611> created at line 0.
    Found 14-bit adder for signal <a[13]_b[5]_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <n0615> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_21_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <n0619> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_21_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <n0623> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_21_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <n0627> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_21_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <n0631> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_21_o_add_23_OUT> created at line 0.
    Found 14-bit adder for signal <n0635> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_21_o_add_25_OUT> created at line 0.
    Found 14-bit adder for signal <n0639> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_21_o_add_27_OUT> created at line 0.
    Found 14-bit adder for signal <n0643> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_21_o_add_29_OUT> created at line 0.
    Found 20-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  30 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 197 Multiplexer(s).
Unit <mod_14u_6u> synthesized.

Synthesizing Unit <div_14u_6u>.
    Related source file is "".
    Found 20-bit adder for signal <n0587> created at line 0.
    Found 20-bit adder for signal <GND_22_o_b[5]_add_1_OUT> created at line 0.
    Found 19-bit adder for signal <n0591> created at line 0.
    Found 19-bit adder for signal <GND_22_o_b[5]_add_3_OUT> created at line 0.
    Found 18-bit adder for signal <n0595> created at line 0.
    Found 18-bit adder for signal <GND_22_o_b[5]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <n0599> created at line 0.
    Found 17-bit adder for signal <GND_22_o_b[5]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <n0603> created at line 0.
    Found 16-bit adder for signal <GND_22_o_b[5]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <n0607> created at line 0.
    Found 15-bit adder for signal <GND_22_o_b[5]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <n0611> created at line 0.
    Found 14-bit adder for signal <a[13]_b[5]_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <n0615> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_22_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <n0619> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_22_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <n0623> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_22_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <n0627> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_22_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <n0631> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_22_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <n0635> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_22_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <n0639> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_22_o_add_27_OUT[13:0]> created at line 0.
    Found 20-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  28 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_6u> synthesized.

Synthesizing Unit <slim_show>.
    Related source file is "/tmp/Logic/Jack_Frost/slim_show.v".
WARNING:Xst:2935 - Signal 'y_slim', unconnected in block 'slim_show', is tied to its initial value (101101111).
    Found 14-bit register for signal <slim_r>.
    Found 7-bit register for signal <ip_slim_fz>.
    Found 7-bit register for signal <ip_slim>.
    Found 10-bit register for signal <x_slim>.
    Found 1-bit register for signal <slim_state>.
    Found 12-bit register for signal <vga_slim>.
    Found 11-bit register for signal <slim<10:0>>.
    Found 10-bit subtractor for signal <GND_33_o_GND_33_o_sub_8_OUT> created at line 21.
    Found 7-bit subtractor for signal <GND_33_o_GND_33_o_sub_14_OUT> created at line 22.
    Found 10-bit subtractor for signal <x_slim[9]_GND_33_o_sub_25_OUT> created at line 62.
    Found 11-bit adder for signal <n0123> created at line 21.
    Found 14-bit adder for signal <GND_33_o_GND_33_o_add_16_OUT> created at line 22.
    Found 8-bit adder for signal <n0145> created at line 60.
    Found 10-bit adder for signal <x_slim[9]_GND_33_o_add_25_OUT> created at line 65.
    Found 7-bit adder for signal <ip_slim_fz[6]_GND_33_o_add_32_OUT> created at line 72.
    Found 32-bit subtractor for signal <_n0168> created at line 21.
    Found 32-bit adder for signal <GND_33_o_GND_33_o_sub_11_OUT> created at line 21.
    Found 32x6-bit multiplier for signal <n0092> created at line 21.
    Found 14x6-bit multiplier for signal <n0099> created at line 22.
    Found 10-bit comparator lessequal for signal <n0000> created at line 21
    Found 11-bit comparator lessequal for signal <n0003> created at line 21
    Found 9-bit comparator lessequal for signal <n0006> created at line 21
    Found 10-bit comparator lessequal for signal <n0010> created at line 21
    Summary:
	inferred   2 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <slim_show> synthesized.

Synthesizing Unit <mod_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <n0201> created at line 0.
    Found 11-bit adder for signal <GND_41_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0205> created at line 0.
    Found 10-bit adder for signal <GND_41_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0209> created at line 0.
    Found 9-bit adder for signal <GND_41_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0213> created at line 0.
    Found 8-bit adder for signal <GND_41_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0217> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT> created at line 0.
    Found 7-bit adder for signal <n0221> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_41_o_add_11_OUT> created at line 0.
    Found 7-bit adder for signal <n0225> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_41_o_add_13_OUT> created at line 0.
    Found 7-bit adder for signal <n0229> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_41_o_add_15_OUT> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <mod_7u_4u> synthesized.

Synthesizing Unit <slim_show1>.
    Related source file is "/tmp/Logic/Jack_Frost/slim_show1.v".
WARNING:Xst:2935 - Signal 'y_slim', unconnected in block 'slim_show1', is tied to its initial value (011000000).
    Found 14-bit register for signal <slim_r>.
    Found 7-bit register for signal <ip_slim_fz>.
    Found 7-bit register for signal <ip_slim>.
    Found 10-bit register for signal <x_slim>.
    Found 1-bit register for signal <slim_state>.
    Found 12-bit register for signal <vga_slim>.
    Found 11-bit register for signal <slim<10:0>>.
    Found 10-bit subtractor for signal <GND_42_o_GND_42_o_sub_8_OUT> created at line 21.
    Found 7-bit subtractor for signal <GND_42_o_GND_42_o_sub_14_OUT> created at line 22.
    Found 10-bit subtractor for signal <x_slim[9]_GND_42_o_sub_25_OUT> created at line 62.
    Found 11-bit adder for signal <n0123> created at line 21.
    Found 14-bit adder for signal <GND_42_o_GND_42_o_add_16_OUT> created at line 22.
    Found 8-bit adder for signal <n0145> created at line 60.
    Found 10-bit adder for signal <x_slim[9]_GND_42_o_add_25_OUT> created at line 65.
    Found 7-bit adder for signal <ip_slim_fz[6]_GND_42_o_add_32_OUT> created at line 72.
    Found 32-bit subtractor for signal <_n0168> created at line 21.
    Found 32-bit adder for signal <GND_42_o_GND_42_o_sub_11_OUT> created at line 21.
    Found 32x6-bit multiplier for signal <n0092> created at line 21.
    Found 14x6-bit multiplier for signal <n0099> created at line 22.
    Found 10-bit comparator lessequal for signal <n0000> created at line 21
    Found 11-bit comparator lessequal for signal <n0003> created at line 21
    Found 9-bit comparator lessequal for signal <n0006> created at line 21
    Found 10-bit comparator lessequal for signal <n0010> created at line 21
    Summary:
	inferred   2 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <slim_show1> synthesized.

Synthesizing Unit <ground_show>.
    Related source file is "/tmp/Logic/Jack_Frost/ground_show.v".
WARNING:Xst:647 - Input <ground<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <vga_ground>.
    Found 5-bit register for signal <ip_ground>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <ground_show> synthesized.

Synthesizing Unit <snow_show>.
    Related source file is "/tmp/Logic/Jack_Frost/snow_show.v".
WARNING:Xst:647 - Input <snow<11:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <vga_snow>.
    Found 4-bit register for signal <ip_snow>.
    Found 4-bit adder for signal <ip_snow[3]_GND_48_o_add_2_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <snow_show> synthesized.

Synthesizing Unit <Sseg_Dev>.
    Related source file is "/tmp/Logic/Jack_Frost/Sseg_Dev.vf".
    Summary:
	no macro.
Unit <Sseg_Dev> synthesized.

Synthesizing Unit <HEXTo8SEG>.
    Related source file is "/tmp/Logic/Jack_Frost/HEXTo8SEG.v".
    Summary:
	no macro.
Unit <HEXTo8SEG> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "/tmp/Logic/Jack_Frost/Hex2Seg.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "/tmp/Logic/Jack_Frost/MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 14
 10x8-bit multiplier                                   : 1
 10x9-bit multiplier                                   : 1
 14x6-bit multiplier                                   : 3
 32x5-bit multiplier                                   : 6
 32x6-bit multiplier                                   : 3
# Adders/Subtractors                                   : 1359
 10-bit adder                                          : 518
 10-bit addsub                                         : 3
 10-bit subtractor                                     : 13
 11-bit adder                                          : 9
 14-bit adder                                          : 105
 15-bit adder                                          : 12
 16-bit adder                                          : 12
 17-bit adder                                          : 12
 18-bit adder                                          : 12
 19-bit adder                                          : 13
 20-bit adder                                          : 14
 32-bit adder                                          : 12
 32-bit subtractor                                     : 65
 4-bit adder                                           : 17
 4-bit subtractor                                      : 1
 7-bit adder                                           : 18
 7-bit subtractor                                      : 3
 8-bit adder                                           : 9
 9-bit adder                                           : 455
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 55
# Registers                                            : 319
 1-bit register                                        : 88
 10-bit register                                       : 15
 11-bit register                                       : 2
 12-bit register                                       : 69
 14-bit register                                       : 4
 15-bit register                                       : 1
 165-bit register                                      : 1
 19-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 73
 5-bit register                                        : 50
 600-bit register                                      : 1
 7-bit register                                        : 4
 8-bit register                                        : 4
 9-bit register                                        : 2
# Comparators                                          : 1106
 10-bit comparator greater                             : 152
 10-bit comparator lessequal                           : 386
 11-bit comparator lessequal                           : 7
 14-bit comparator lessequal                           : 54
 15-bit comparator lessequal                           : 6
 16-bit comparator lessequal                           : 6
 17-bit comparator lessequal                           : 6
 18-bit comparator lessequal                           : 6
 19-bit comparator lessequal                           : 6
 2-bit comparator greater                              : 1
 20-bit comparator lessequal                           : 6
 32-bit comparator greater                             : 1
 7-bit comparator lessequal                            : 8
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 139
 9-bit comparator lessequal                            : 320
# Multiplexers                                         : 2697
 1-bit 2-to-1 multiplexer                              : 1158
 10-bit 2-to-1 multiplexer                             : 3
 12-bit 2-to-1 multiplexer                             : 1433
 14-bit 2-to-1 multiplexer                             : 9
 32-bit 2-to-1 multiplexer                             : 67
 4-bit 2-to-1 multiplexer                              : 20
 6-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/background.ngc>.
Reading core <ipcore_dir/win.ngc>.
Reading core <ipcore_dir/lose.ngc>.
Reading core <ipcore_dir/blue_static_1.ngc>.
Reading core <ipcore_dir/blue_static_5.ngc>.
Reading core <ipcore_dir/blue_static_9.ngc>.
Reading core <ipcore_dir/blue_static_13.ngc>.
Reading core <ipcore_dir/blue_r_walk_1.ngc>.
Reading core <ipcore_dir/blue_r_walk_5.ngc>.
Reading core <ipcore_dir/blue_r_walk_9.ngc>.
Reading core <ipcore_dir/blue_r_walk_13.ngc>.
Reading core <ipcore_dir/blue_jump.ngc>.
Reading core <ipcore_dir/slim_l_walk_1.ngc>.
Reading core <ipcore_dir/slim_l_walk_3.ngc>.
Reading core <ipcore_dir/slim_l_walk_7.ngc>.
Reading core <ipcore_dir/slim_frozen_1.ngc>.
Reading core <ipcore_dir/slim_frozen_3.ngc>.
Reading core <ipcore_dir/slim_frozen_9.ngc>.
Reading core <ipcore_dir/ground_1.ngc>.
Reading core <ipcore_dir/ground_4.ngc>.
Reading core <ipcore_dir/ground_5.ngc>.
Reading core <ipcore_dir/ground_6.ngc>.
Reading core <ipcore_dir/snowf_1.ngc>.
Reading core <ipcore_dir/snowf_5.ngc>.
Reading core <ipcore_dir/snowf_13.ngc>.
Reading core <P2S.ngc>.
Loading core <background> for timing and area information for instance <bg2>.
Loading core <win> for timing and area information for instance <winf>.
Loading core <lose> for timing and area information for instance <losef>.
Loading core <blue_static_1> for timing and area information for instance <blue_st_1f>.
Loading core <blue_static_5> for timing and area information for instance <blue_st_5f>.
Loading core <blue_static_9> for timing and area information for instance <blue_st_9f>.
Loading core <blue_static_13> for timing and area information for instance <blue_st_13f>.
Loading core <blue_static_1> for timing and area information for instance <blue_st_1lf>.
Loading core <blue_static_5> for timing and area information for instance <blue_st_5lf>.
Loading core <blue_static_9> for timing and area information for instance <blue_st_9lf>.
Loading core <blue_static_13> for timing and area information for instance <blue_st_13lf>.
Loading core <blue_r_walk_1> for timing and area information for instance <blue_rwk_1f>.
Loading core <blue_r_walk_5> for timing and area information for instance <blue_rwk_5f>.
Loading core <blue_r_walk_9> for timing and area information for instance <blue_rwk_9f>.
Loading core <blue_r_walk_13> for timing and area information for instance <blue_rwk_13f>.
Loading core <blue_r_walk_1> for timing and area information for instance <blue_lwk_1f>.
Loading core <blue_r_walk_5> for timing and area information for instance <blue_lwk_5f>.
Loading core <blue_r_walk_9> for timing and area information for instance <blue_lwk_9f>.
Loading core <blue_r_walk_13> for timing and area information for instance <blue_lwk_13f>.
Loading core <blue_jump> for timing and area information for instance <blue_jumpf>.
Loading core <blue_jump> for timing and area information for instance <blue_ljumpf>.
Loading core <slim_l_walk_1> for timing and area information for instance <smw_l1f>.
Loading core <slim_l_walk_3> for timing and area information for instance <smw_l2f>.
Loading core <slim_l_walk_7> for timing and area information for instance <smw_l3f>.
Loading core <slim_l_walk_1> for timing and area information for instance <smw_r1f>.
Loading core <slim_l_walk_3> for timing and area information for instance <smw_r2f>.
Loading core <slim_l_walk_7> for timing and area information for instance <smw_r3f>.
Loading core <slim_frozen_1> for timing and area information for instance <smf_l1f>.
Loading core <slim_frozen_3> for timing and area information for instance <smf_l2f>.
Loading core <slim_frozen_9> for timing and area information for instance <smf_l3f>.
Loading core <slim_frozen_1> for timing and area information for instance <smf_r1f>.
Loading core <slim_frozen_3> for timing and area information for instance <smf_r2f>.
Loading core <slim_frozen_9> for timing and area information for instance <smf_r3f>.
Loading core <slim_l_walk_1> for timing and area information for instance <smw_l1f>.
Loading core <slim_l_walk_3> for timing and area information for instance <smw_l2f>.
Loading core <slim_l_walk_7> for timing and area information for instance <smw_l3f>.
Loading core <slim_l_walk_1> for timing and area information for instance <smw_r1f>.
Loading core <slim_l_walk_3> for timing and area information for instance <smw_r2f>.
Loading core <slim_l_walk_7> for timing and area information for instance <smw_r3f>.
Loading core <slim_frozen_1> for timing and area information for instance <smf_l1f>.
Loading core <slim_frozen_3> for timing and area information for instance <smf_l2f>.
Loading core <slim_frozen_9> for timing and area information for instance <smf_l3f>.
Loading core <slim_frozen_1> for timing and area information for instance <smf_r1f>.
Loading core <slim_frozen_3> for timing and area information for instance <smf_r2f>.
Loading core <slim_frozen_9> for timing and area information for instance <smf_r3f>.
Loading core <ground_1> for timing and area information for instance <ground_f1>.
Loading core <ground_4> for timing and area information for instance <ground_f2>.
Loading core <ground_5> for timing and area information for instance <ground_f3>.
Loading core <ground_6> for timing and area information for instance <ground_f4>.
Loading core <snowf_1> for timing and area information for instance <snow_f1>.
Loading core <snowf_5> for timing and area information for instance <snow_f2>.
Loading core <snowf_13> for timing and area information for instance <snow_f3>.
Loading core <P2S> for timing and area information for instance <M4>.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[31].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[31].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[31].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[31].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[32].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[32].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[32].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[32].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[32].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[33].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[33].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[33].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[33].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[33].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[34].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[34].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[34].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[34].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[34].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[35].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[35].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[35].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[35].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[35].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[36].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[36].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[36].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[36].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[36].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[37].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[37].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[25].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[25].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[25].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[25].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[25].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[26].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[26].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[26].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[26].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[26].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[27].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[27].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[27].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[27].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[27].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[28].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[28].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[28].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[28].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[28].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[29].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[29].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[29].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[29].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[29].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[30].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[30].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[30].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[30].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[30].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[31].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[43].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[44].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[44].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[44].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[44].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[44].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[45].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[45].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[45].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[45].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[45].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[46].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[46].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[46].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[46].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[46].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[47].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[47].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[47].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[47].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[47].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[48].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[48].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[48].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[48].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[48].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[49].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[49].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[49].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[49].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[49].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[37].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[37].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[37].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[38].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[38].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[38].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[38].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[38].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[39].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[39].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[39].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[39].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[39].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[40].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[40].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[40].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[40].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[40].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[41].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[41].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[41].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[41].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[41].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[42].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[42].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[42].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[42].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[42].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[43].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[43].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[43].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[43].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[6].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[6].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[6].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[6].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[7].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[7].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[7].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[7].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[7].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[8].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[8].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[8].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[8].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[8].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[9].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[9].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[9].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[9].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[9].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[10].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[10].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[10].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[10].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[10].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[11].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[11].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[11].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[11].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[11].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[12].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[12].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[0].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[0].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[0].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[0].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[0].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[1].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[1].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[1].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[1].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[1].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[2].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[2].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[2].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[2].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[2].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[3].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[3].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[3].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[3].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[3].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[4].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[4].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[4].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[4].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[4].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[5].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[5].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[5].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[5].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[5].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[6].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[18].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[19].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[19].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[19].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[19].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[19].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[20].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[20].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[20].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[20].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[20].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[21].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[21].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[21].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[21].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[21].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[22].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[22].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[22].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[22].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[22].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[23].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[23].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[23].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[23].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[23].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[24].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[24].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[24].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[24].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[24].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[12].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[12].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[12].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[13].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[13].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[13].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[13].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[13].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[14].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[14].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[14].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[14].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[14].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[15].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[15].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[15].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[15].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[15].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[16].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[16].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[16].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[16].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[16].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[17].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[17].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[17].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[17].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show[17].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show[18].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show[18].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show[18].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show[18].ground_show_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <blue_l_11> of sequential type is unconnected in block <blue_show1>.
WARNING:Xst:2677 - Node <blue_l_12> of sequential type is unconnected in block <blue_show1>.
WARNING:Xst:2677 - Node <blue_l_13> of sequential type is unconnected in block <blue_show1>.
WARNING:Xst:2677 - Node <slim_r_11> of sequential type is unconnected in block <slim_show_1>.
WARNING:Xst:2677 - Node <slim_r_12> of sequential type is unconnected in block <slim_show_1>.
WARNING:Xst:2677 - Node <slim_r_13> of sequential type is unconnected in block <slim_show_1>.
WARNING:Xst:2677 - Node <slim_r_11> of sequential type is unconnected in block <slim_show_2>.
WARNING:Xst:2677 - Node <slim_r_12> of sequential type is unconnected in block <slim_show_2>.
WARNING:Xst:2677 - Node <slim_r_13> of sequential type is unconnected in block <slim_show_2>.
WARNING:Xst:2677 - Node <ground_49_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_35> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_47> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_59> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_71> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_83> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_95> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_107> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_131> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_143> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_167> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_191> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_203> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_215> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_227> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_239> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_251> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_263> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_275> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_287> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_299> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_311> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_347> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_371> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_383> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_395> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_407> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_419> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_431> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_443> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_455> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_467> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_479> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_491> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_503> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_515> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_527> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_539> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_551> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_563> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_575> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_587> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_599> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_43> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_54> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_65> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_76> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_87> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_98> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_120> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_131> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_142> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_153> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_164> of sequential type is unconnected in block <top>.

Synthesizing (advanced) Unit <blue_show>.
	Multiplier <Mmult_n0071> in block <blue_show> and adder/subtractor <Madd_GND_20_o_blue[13]_add_5_OUT> in block <blue_show> are combined into a MAC<Maddsub_n0071>.
	The following registers are also absorbed by the MAC: <blue_l> in block <blue_show>.
Unit <blue_show> synthesized (advanced).

Synthesizing (advanced) Unit <clk_10000>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_10000> synthesized (advanced).

Synthesizing (advanced) Unit <dt_slim_fz>.
The following registers are absorbed into counter <num>: 1 register on signal <num>.
Unit <dt_slim_fz> synthesized (advanced).

Synthesizing (advanced) Unit <health_count>.
The following registers are absorbed into counter <num>: 1 register on signal <num>.
The following registers are absorbed into counter <health>: 1 register on signal <health>.
Unit <health_count> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_ver2>.
The following registers are absorbed into counter <num>: 1 register on signal <num>.
Unit <ps2_ver2> synthesized (advanced).

Synthesizing (advanced) Unit <slim_show>.
The following registers are absorbed into counter <ip_slim_fz>: 1 register on signal <ip_slim_fz>.
The following registers are absorbed into counter <x_slim>: 1 register on signal <x_slim>.
The following registers are absorbed into counter <ip_slim>: 1 register on signal <ip_slim>.
	Multiplier <Mmult_n0099> in block <slim_show> and adder/subtractor <Madd_GND_33_o_GND_33_o_add_16_OUT> in block <slim_show> are combined into a MAC<Maddsub_n0099>.
	The following registers are also absorbed by the MAC: <slim_r> in block <slim_show>.
Unit <slim_show> synthesized (advanced).

Synthesizing (advanced) Unit <slim_show1>.
The following registers are absorbed into counter <ip_slim_fz>: 1 register on signal <ip_slim_fz>.
The following registers are absorbed into counter <x_slim>: 1 register on signal <x_slim>.
The following registers are absorbed into counter <ip_slim>: 1 register on signal <ip_slim>.
	Multiplier <Mmult_n0099> in block <slim_show1> and adder/subtractor <Madd_GND_42_o_GND_42_o_add_16_OUT> in block <slim_show1> are combined into a MAC<Maddsub_n0099>.
	The following registers are also absorbed by the MAC: <slim_r> in block <slim_show1>.
Unit <slim_show1> synthesized (advanced).

Synthesizing (advanced) Unit <snow_show>.
The following registers are absorbed into counter <ip_snow>: 1 register on signal <ip_snow>.
Unit <snow_show> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
The following registers are absorbed into counter <ipcnt>: 1 register on signal <ipcnt>.
The following registers are absorbed into counter <x_blue>: 1 register on signal <x_blue>.
The following registers are absorbed into counter <left_cnt>: 1 register on signal <left_cnt>.
The following registers are absorbed into counter <right_cnt>: 1 register on signal <right_cnt>.
The following registers are absorbed into counter <down_cnt>: 1 register on signal <down_cnt>.
The following registers are absorbed into counter <up_cnt>: 1 register on signal <up_cnt>.
The following registers are absorbed into counter <y_blue>: 1 register on signal <y_blue>.
The following registers are absorbed into accumulator <JumpTimer>: 1 register on signal <JumpTimer>.
The following registers are absorbed into counter <JumpTimerUpdate>: 1 register on signal <JumpTimerUpdate>.
The following registers are absorbed into counter <FallTimerUpdate>: 1 register on signal <FallTimerUpdate>.
	Multiplier <Mmult_BUS_0375_PWR_1_o_MuLt_125_OUT> in block <top> and adder/subtractor <Madd_n1880[18:0]_Madd> in block <top> are combined into a MAC<Maddsub_BUS_0375_PWR_1_o_MuLt_125_OUT>.
	Multiplier <Mmult_row_addr_y[8]_PWR_1_o_MuLt_117_OUT> in block <top> and adder/subtractor <Madd_n1875[19:0]_Madd> in block <top> are combined into a MAC<Maddsub_row_addr_y[8]_PWR_1_o_MuLt_117_OUT>.
	The following registers are also absorbed by the MAC: <bg> in block <top>.
	Adder/Subtractor <Madd_n1709> in block <top> and  <Maddsub_BUS_0375_PWR_1_o_MuLt_125_OUT> in block <top> are combined into a MAC with pre-adder <Maddsub_BUS_0375_PWR_1_o_MuLt_125_OUT1>.
	The following registers are also absorbed by the MAC with pre-adder: <v1/col_addr> in block <top>.
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <vgac>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vgac> synthesized (advanced).
WARNING:Xst:2677 - Node <wasd_down_2> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 5
 10x8-to-15-bit MAC with pre-adder                     : 1
 10x9-to-19-bit MAC                                    : 1
 14x6-to-14-bit MAC                                    : 3
# Multipliers                                          : 9
 32x5-bit multiplier                                   : 6
 32x6-bit multiplier                                   : 3
# Adders/Subtractors                                   : 1210
 10-bit adder                                          : 504
 10-bit subtractor                                     : 13
 11-bit adder                                          : 5
 14-bit adder                                          : 1
 14-bit adder carry in                                 : 84
 14-bit subtractor                                     : 1
 15-bit adder                                          : 1
 32-bit adder                                          : 8
 32-bit subtractor                                     : 64
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 2
 6-bit adder carry in                                  : 3
 7-bit adder carry in                                  : 14
 7-bit subtractor                                      : 3
 9-bit adder                                           : 451
 9-bit subtractor                                      : 55
# Counters                                             : 39
 10-bit up counter                                     : 8
 10-bit updown counter                                 : 3
 32-bit up counter                                     : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 16
 7-bit modulo-127 up counter                           : 2
 7-bit up counter                                      : 2
 8-bit up counter                                      : 3
 9-bit updown counter                                  : 1
# Accumulators                                         : 1
 10-bit up accumulator                                 : 1
# Registers                                            : 2254
 Flip-Flops                                            : 2254
# Comparators                                          : 1106
 10-bit comparator greater                             : 152
 10-bit comparator lessequal                           : 386
 11-bit comparator lessequal                           : 7
 14-bit comparator lessequal                           : 54
 15-bit comparator lessequal                           : 6
 16-bit comparator lessequal                           : 6
 17-bit comparator lessequal                           : 6
 18-bit comparator lessequal                           : 6
 19-bit comparator lessequal                           : 6
 2-bit comparator greater                              : 1
 20-bit comparator lessequal                           : 6
 32-bit comparator greater                             : 1
 7-bit comparator lessequal                            : 8
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 139
 9-bit comparator lessequal                            : 320
# Multiplexers                                         : 2712
 1-bit 2-to-1 multiplexer                              : 1180
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 1431
 14-bit 2-to-1 multiplexer                             : 9
 32-bit 2-to-1 multiplexer                             : 67
 4-bit 2-to-1 multiplexer                              : 20
 6-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ip_ground_0> (without init value) has a constant value of 0 in block <ground_show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_ground_1> (without init value) has a constant value of 0 in block <ground_show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_ground_2> (without init value) has a constant value of 0 in block <ground_show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_ground_3> (without init value) has a constant value of 0 in block <ground_show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_ground_4> (without init value) has a constant value of 0 in block <ground_show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n14001> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mmult_n00921> of sequential type is unconnected in block <slim_show>.
WARNING:Xst:2677 - Node <Maddsub_n00991_2> of sequential type is unconnected in block <slim_show>.
WARNING:Xst:2677 - Node <Maddsub_n00991_1> of sequential type is unconnected in block <slim_show>.
WARNING:Xst:2677 - Node <Maddsub_n00991_0> of sequential type is unconnected in block <slim_show>.
WARNING:Xst:2677 - Node <Mmult_n00921> of sequential type is unconnected in block <slim_show1>.
WARNING:Xst:2677 - Node <Maddsub_n00991_2> of sequential type is unconnected in block <slim_show1>.
WARNING:Xst:2677 - Node <Maddsub_n00991_1> of sequential type is unconnected in block <slim_show1>.
WARNING:Xst:2677 - Node <Maddsub_n00991_0> of sequential type is unconnected in block <slim_show1>.
WARNING:Xst:2677 - Node <Mmult_n14281> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mmult_n14051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mmult_n14881> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mmult_n14411> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mmult_n15111> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mmult_n15361> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clkdiv_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clkdiv_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clkdiv_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clkdiv_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clkdiv_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clkdiv_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clkdiv_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clkdiv_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clkdiv_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clkdiv_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clkdiv_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <blue_show1/Maddsub_n00711_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <blue_show1/Maddsub_n00711_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <blue_show1/Maddsub_n00711_0> of sequential type is unconnected in block <top>.

Optimizing unit <HEXTo8SEG> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <top> ...
WARNING:Xst:1293 - FF/Latch <FallTimer_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FallTimer_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FallTimer_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FallTimer_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <dt_slim_fz> ...

Optimizing unit <dt_slim_bk> ...

Optimizing unit <health_count> ...

Optimizing unit <ps2_ver2> ...

Optimizing unit <slim_show> ...

Optimizing unit <slim_show1> ...

Optimizing unit <ground_show> ...

Optimizing unit <snow_show> ...
WARNING:Xst:2677 - Node <snowf_14_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_43> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_54> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_65> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_76> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_87> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_98> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_120> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_131> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_142> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_153> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <snowf_14_164> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_35> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_47> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_59> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_71> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_83> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_95> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_107> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_131> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_143> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_167> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_191> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_203> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_215> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_227> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_239> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_251> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_263> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_275> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_287> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_299> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_311> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_347> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_371> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_383> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_395> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_407> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_419> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_431> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_443> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_455> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_467> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_479> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_491> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_503> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_515> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_527> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_539> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_551> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_563> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_575> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_587> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ground_49_599> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ps2_ver21/data_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ps2_ver21/data_expand> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <health_f/health_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <health_f/health_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_10000_1/cnt_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <blue_show1/ip_blue_0> in Unit <top> is equivalent to the following 15 FFs/Latches, which will be removed : <snow_show[14].snow_show_i/ip_snow_0> <snow_show[13].snow_show_i/ip_snow_0> <snow_show[12].snow_show_i/ip_snow_0> <snow_show[11].snow_show_i/ip_snow_0> <snow_show[10].snow_show_i/ip_snow_0> <snow_show[9].snow_show_i/ip_snow_0> <snow_show[8].snow_show_i/ip_snow_0> <snow_show[7].snow_show_i/ip_snow_0> <snow_show[6].snow_show_i/ip_snow_0> <snow_show[5].snow_show_i/ip_snow_0> <snow_show[4].snow_show_i/ip_snow_0> <snow_show[3].snow_show_i/ip_snow_0> <snow_show[2].snow_show_i/ip_snow_0> <snow_show[1].snow_show_i/ip_snow_0> <snow_show[0].snow_show_i/ip_snow_0> 
INFO:Xst:2261 - The FF/Latch <blue_show1/ip_blue_1> in Unit <top> is equivalent to the following 15 FFs/Latches, which will be removed : <snow_show[14].snow_show_i/ip_snow_1> <snow_show[13].snow_show_i/ip_snow_1> <snow_show[12].snow_show_i/ip_snow_1> <snow_show[11].snow_show_i/ip_snow_1> <snow_show[10].snow_show_i/ip_snow_1> <snow_show[9].snow_show_i/ip_snow_1> <snow_show[8].snow_show_i/ip_snow_1> <snow_show[7].snow_show_i/ip_snow_1> <snow_show[6].snow_show_i/ip_snow_1> <snow_show[5].snow_show_i/ip_snow_1> <snow_show[4].snow_show_i/ip_snow_1> <snow_show[3].snow_show_i/ip_snow_1> <snow_show[2].snow_show_i/ip_snow_1> <snow_show[1].snow_show_i/ip_snow_1> <snow_show[0].snow_show_i/ip_snow_1> 
INFO:Xst:2261 - The FF/Latch <blue_show1/ip_blue_2> in Unit <top> is equivalent to the following 15 FFs/Latches, which will be removed : <snow_show[14].snow_show_i/ip_snow_2> <snow_show[13].snow_show_i/ip_snow_2> <snow_show[12].snow_show_i/ip_snow_2> <snow_show[11].snow_show_i/ip_snow_2> <snow_show[10].snow_show_i/ip_snow_2> <snow_show[9].snow_show_i/ip_snow_2> <snow_show[8].snow_show_i/ip_snow_2> <snow_show[7].snow_show_i/ip_snow_2> <snow_show[6].snow_show_i/ip_snow_2> <snow_show[5].snow_show_i/ip_snow_2> <snow_show[4].snow_show_i/ip_snow_2> <snow_show[3].snow_show_i/ip_snow_2> <snow_show[2].snow_show_i/ip_snow_2> <snow_show[1].snow_show_i/ip_snow_2> <snow_show[0].snow_show_i/ip_snow_2> 
INFO:Xst:2261 - The FF/Latch <blue_show1/ip_blue_3> in Unit <top> is equivalent to the following 15 FFs/Latches, which will be removed : <snow_show[14].snow_show_i/ip_snow_3> <snow_show[13].snow_show_i/ip_snow_3> <snow_show[12].snow_show_i/ip_snow_3> <snow_show[11].snow_show_i/ip_snow_3> <snow_show[10].snow_show_i/ip_snow_3> <snow_show[9].snow_show_i/ip_snow_3> <snow_show[8].snow_show_i/ip_snow_3> <snow_show[7].snow_show_i/ip_snow_3> <snow_show[6].snow_show_i/ip_snow_3> <snow_show[5].snow_show_i/ip_snow_3> <snow_show[4].snow_show_i/ip_snow_3> <snow_show[3].snow_show_i/ip_snow_3> <snow_show[2].snow_show_i/ip_snow_3> <snow_show[1].snow_show_i/ip_snow_3> <snow_show[0].snow_show_i/ip_snow_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 9.
FlipFlop slim_show_1/x_slim_0 has been replicated 3 time(s)
FlipFlop slim_show_1/x_slim_1 has been replicated 4 time(s)
FlipFlop slim_show_1/x_slim_2 has been replicated 4 time(s)
FlipFlop slim_show_1/x_slim_3 has been replicated 3 time(s)
FlipFlop slim_show_1/x_slim_4 has been replicated 4 time(s)
FlipFlop slim_show_1/x_slim_5 has been replicated 4 time(s)
FlipFlop slim_show_1/x_slim_6 has been replicated 3 time(s)
FlipFlop slim_show_1/x_slim_7 has been replicated 4 time(s)
FlipFlop slim_show_2/x_slim_0 has been replicated 4 time(s)
FlipFlop slim_show_2/x_slim_1 has been replicated 3 time(s)
FlipFlop slim_show_2/x_slim_2 has been replicated 2 time(s)
FlipFlop slim_show_2/x_slim_3 has been replicated 3 time(s)
FlipFlop slim_show_2/x_slim_4 has been replicated 3 time(s)
FlipFlop slim_show_2/x_slim_5 has been replicated 3 time(s)
FlipFlop slim_show_2/x_slim_6 has been replicated 3 time(s)
FlipFlop slim_show_2/x_slim_7 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ps2_ver21/ps2_clk_flag1>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2278
 Flip-Flops                                            : 2278
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11715
#      AND2                        : 8
#      AND3                        : 88
#      AND4                        : 72
#      GND                         : 291
#      INV                         : 427
#      LUT1                        : 432
#      LUT2                        : 771
#      LUT3                        : 947
#      LUT4                        : 850
#      LUT5                        : 1245
#      LUT6                        : 3699
#      MUXCY                       : 1178
#      MUXF7                       : 224
#      OR2                         : 56
#      OR3                         : 24
#      OR4                         : 32
#      VCC                         : 292
#      XORCY                       : 1079
# FlipFlops/Latches                : 2370
#      FD                          : 1070
#      FDC                         : 10
#      FDE                         : 778
#      FDR                         : 244
#      FDRE                        : 144
#      FDS                         : 110
#      FDSE                        : 14
# RAMS                             : 411
#      RAMB18E1                    : 48
#      RAMB36E1                    : 363
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 2
#      OBUF                        : 18
# DSPs                             : 15
#      DSP48E1                     : 15

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2370  out of  202800     1%  
 Number of Slice LUTs:                 8372  out of  101400     8%  
    Number used as Logic:              8371  out of  101400     8%  
    Number used as Memory:                1  out of  35000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8661
   Number with an unused Flip Flop:    6291  out of   8661    72%  
   Number with an unused LUT:           289  out of   8661     3%  
   Number of fully used LUT-FF pairs:  2081  out of   8661    24%  
   Number of unique control sets:       133

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  21  out of    400     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              387  out of    325   119% (*) 
    Number using Block RAM only:        387
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                     15  out of    600     2%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2626  |
clk_10000_1/clk_10000              | BUFG                   | 103   |
clkdiv_1                           | BUFG                   | 56    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
FindSrcOfAsyncThruGates : 200 (1)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                              | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1212(bg2/XST_GND:G)                                                                                                                                                      | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                                   | 182   |
losef/N1(losef/XST_GND:G)                                                                                                                                                                                                                                                | NONE(losef/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                                  | 18    |
winf/N1(winf/XST_GND:G)                                                                                                                                                                                                                                                  | NONE(winf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                                   | 18    |
blue_show1/blue_jumpf/N1(blue_show1/blue_jumpf/XST_GND:G)                                                                                                                                                                                                                | NONE(blue_show1/blue_jumpf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                  | 2     |
blue_show1/blue_ljumpf/N1(blue_show1/blue_ljumpf/XST_GND:G)                                                                                                                                                                                                              | NONE(blue_show1/blue_ljumpf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                 | 2     |
blue_show1/blue_lwk_13f/N1(blue_show1/blue_lwk_13f/XST_GND:G)                                                                                                                                                                                                            | NONE(blue_show1/blue_lwk_13f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                | 2     |
blue_show1/blue_lwk_1f/N1(blue_show1/blue_lwk_1f/XST_GND:G)                                                                                                                                                                                                              | NONE(blue_show1/blue_lwk_1f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                 | 2     |
blue_show1/blue_lwk_5f/N1(blue_show1/blue_lwk_5f/XST_GND:G)                                                                                                                                                                                                              | NONE(blue_show1/blue_lwk_5f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                 | 2     |
blue_show1/blue_lwk_9f/N1(blue_show1/blue_lwk_9f/XST_GND:G)                                                                                                                                                                                                              | NONE(blue_show1/blue_lwk_9f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                 | 2     |
blue_show1/blue_rwk_13f/N1(blue_show1/blue_rwk_13f/XST_GND:G)                                                                                                                                                                                                            | NONE(blue_show1/blue_rwk_13f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                | 2     |
blue_show1/blue_rwk_1f/N1(blue_show1/blue_rwk_1f/XST_GND:G)                                                                                                                                                                                                              | NONE(blue_show1/blue_rwk_1f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                 | 2     |
blue_show1/blue_rwk_5f/N1(blue_show1/blue_rwk_5f/XST_GND:G)                                                                                                                                                                                                              | NONE(blue_show1/blue_rwk_5f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                 | 2     |
blue_show1/blue_rwk_9f/N1(blue_show1/blue_rwk_9f/XST_GND:G)                                                                                                                                                                                                              | NONE(blue_show1/blue_rwk_9f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                 | 2     |
blue_show1/blue_st_13f/N1(blue_show1/blue_st_13f/XST_GND:G)                                                                                                                                                                                                              | NONE(blue_show1/blue_st_13f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                 | 2     |
blue_show1/blue_st_13lf/N1(blue_show1/blue_st_13lf/XST_GND:G)                                                                                                                                                                                                            | NONE(blue_show1/blue_st_13lf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                | 2     |
blue_show1/blue_st_1f/N1(blue_show1/blue_st_1f/XST_GND:G)                                                                                                                                                                                                                | NONE(blue_show1/blue_st_1f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                  | 2     |
blue_show1/blue_st_1lf/N1(blue_show1/blue_st_1lf/XST_GND:G)                                                                                                                                                                                                              | NONE(blue_show1/blue_st_1lf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                 | 2     |
blue_show1/blue_st_5f/N1(blue_show1/blue_st_5f/XST_GND:G)                                                                                                                                                                                                                | NONE(blue_show1/blue_st_5f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                  | 2     |
blue_show1/blue_st_5lf/N1(blue_show1/blue_st_5lf/XST_GND:G)                                                                                                                                                                                                              | NONE(blue_show1/blue_st_5lf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                 | 2     |
blue_show1/blue_st_9f/N1(blue_show1/blue_st_9f/XST_GND:G)                                                                                                                                                                                                                | NONE(blue_show1/blue_st_9f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                  | 2     |
blue_show1/blue_st_9lf/N1(blue_show1/blue_st_9lf/XST_GND:G)                                                                                                                                                                                                              | NONE(blue_show1/blue_st_9lf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                 | 2     |
ground_show[0].ground_show_i/ground_f1/N1(ground_show[0].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[0].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[0].ground_show_i/ground_f2/N1(ground_show[0].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[0].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[0].ground_show_i/ground_f3/N1(ground_show[0].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[0].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[0].ground_show_i/ground_f4/N1(ground_show[0].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[0].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[10].ground_show_i/ground_f1/N1(ground_show[10].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[10].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[10].ground_show_i/ground_f2/N1(ground_show[10].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[10].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[10].ground_show_i/ground_f3/N1(ground_show[10].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[10].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[10].ground_show_i/ground_f4/N1(ground_show[10].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[10].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[11].ground_show_i/ground_f1/N1(ground_show[11].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[11].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[11].ground_show_i/ground_f2/N1(ground_show[11].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[11].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[11].ground_show_i/ground_f3/N1(ground_show[11].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[11].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[11].ground_show_i/ground_f4/N1(ground_show[11].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[11].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[12].ground_show_i/ground_f1/N1(ground_show[12].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[12].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[12].ground_show_i/ground_f2/N1(ground_show[12].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[12].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[12].ground_show_i/ground_f3/N1(ground_show[12].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[12].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[12].ground_show_i/ground_f4/N1(ground_show[12].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[12].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[13].ground_show_i/ground_f1/N1(ground_show[13].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[13].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[13].ground_show_i/ground_f2/N1(ground_show[13].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[13].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[13].ground_show_i/ground_f3/N1(ground_show[13].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[13].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[13].ground_show_i/ground_f4/N1(ground_show[13].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[13].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[14].ground_show_i/ground_f1/N1(ground_show[14].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[14].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[14].ground_show_i/ground_f2/N1(ground_show[14].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[14].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[14].ground_show_i/ground_f3/N1(ground_show[14].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[14].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[14].ground_show_i/ground_f4/N1(ground_show[14].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[14].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[15].ground_show_i/ground_f1/N1(ground_show[15].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[15].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[15].ground_show_i/ground_f2/N1(ground_show[15].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[15].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[15].ground_show_i/ground_f3/N1(ground_show[15].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[15].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[15].ground_show_i/ground_f4/N1(ground_show[15].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[15].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[16].ground_show_i/ground_f1/N1(ground_show[16].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[16].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[16].ground_show_i/ground_f2/N1(ground_show[16].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[16].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[16].ground_show_i/ground_f3/N1(ground_show[16].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[16].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[16].ground_show_i/ground_f4/N1(ground_show[16].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[16].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[17].ground_show_i/ground_f1/N1(ground_show[17].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[17].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[17].ground_show_i/ground_f2/N1(ground_show[17].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[17].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[17].ground_show_i/ground_f3/N1(ground_show[17].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[17].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[17].ground_show_i/ground_f4/N1(ground_show[17].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[17].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[18].ground_show_i/ground_f1/N1(ground_show[18].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[18].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[18].ground_show_i/ground_f2/N1(ground_show[18].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[18].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[18].ground_show_i/ground_f3/N1(ground_show[18].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[18].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[18].ground_show_i/ground_f4/N1(ground_show[18].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[18].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[19].ground_show_i/ground_f1/N1(ground_show[19].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[19].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[19].ground_show_i/ground_f2/N1(ground_show[19].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[19].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[19].ground_show_i/ground_f3/N1(ground_show[19].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[19].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[19].ground_show_i/ground_f4/N1(ground_show[19].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[19].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[1].ground_show_i/ground_f1/N1(ground_show[1].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[1].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[1].ground_show_i/ground_f2/N1(ground_show[1].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[1].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[1].ground_show_i/ground_f3/N1(ground_show[1].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[1].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[1].ground_show_i/ground_f4/N1(ground_show[1].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[1].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[20].ground_show_i/ground_f1/N1(ground_show[20].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[20].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[20].ground_show_i/ground_f2/N1(ground_show[20].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[20].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[20].ground_show_i/ground_f3/N1(ground_show[20].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[20].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[20].ground_show_i/ground_f4/N1(ground_show[20].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[20].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[21].ground_show_i/ground_f1/N1(ground_show[21].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[21].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[21].ground_show_i/ground_f2/N1(ground_show[21].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[21].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[21].ground_show_i/ground_f3/N1(ground_show[21].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[21].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[21].ground_show_i/ground_f4/N1(ground_show[21].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[21].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[22].ground_show_i/ground_f1/N1(ground_show[22].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[22].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[22].ground_show_i/ground_f2/N1(ground_show[22].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[22].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[22].ground_show_i/ground_f3/N1(ground_show[22].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[22].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[22].ground_show_i/ground_f4/N1(ground_show[22].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[22].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[23].ground_show_i/ground_f1/N1(ground_show[23].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[23].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[23].ground_show_i/ground_f2/N1(ground_show[23].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[23].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[23].ground_show_i/ground_f3/N1(ground_show[23].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[23].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[23].ground_show_i/ground_f4/N1(ground_show[23].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[23].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[24].ground_show_i/ground_f1/N1(ground_show[24].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[24].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[24].ground_show_i/ground_f2/N1(ground_show[24].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[24].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[24].ground_show_i/ground_f3/N1(ground_show[24].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[24].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[24].ground_show_i/ground_f4/N1(ground_show[24].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[24].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[25].ground_show_i/ground_f1/N1(ground_show[25].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[25].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[25].ground_show_i/ground_f2/N1(ground_show[25].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[25].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[25].ground_show_i/ground_f3/N1(ground_show[25].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[25].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[25].ground_show_i/ground_f4/N1(ground_show[25].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[25].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[26].ground_show_i/ground_f1/N1(ground_show[26].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[26].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[26].ground_show_i/ground_f2/N1(ground_show[26].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[26].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[26].ground_show_i/ground_f3/N1(ground_show[26].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[26].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[26].ground_show_i/ground_f4/N1(ground_show[26].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[26].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[27].ground_show_i/ground_f1/N1(ground_show[27].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[27].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[27].ground_show_i/ground_f2/N1(ground_show[27].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[27].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[27].ground_show_i/ground_f3/N1(ground_show[27].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[27].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[27].ground_show_i/ground_f4/N1(ground_show[27].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[27].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[28].ground_show_i/ground_f1/N1(ground_show[28].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[28].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[28].ground_show_i/ground_f2/N1(ground_show[28].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[28].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[28].ground_show_i/ground_f3/N1(ground_show[28].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[28].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[28].ground_show_i/ground_f4/N1(ground_show[28].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[28].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[29].ground_show_i/ground_f1/N1(ground_show[29].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[29].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[29].ground_show_i/ground_f2/N1(ground_show[29].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[29].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[29].ground_show_i/ground_f3/N1(ground_show[29].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[29].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[29].ground_show_i/ground_f4/N1(ground_show[29].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[29].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[2].ground_show_i/ground_f1/N1(ground_show[2].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[2].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[2].ground_show_i/ground_f2/N1(ground_show[2].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[2].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[2].ground_show_i/ground_f3/N1(ground_show[2].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[2].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[2].ground_show_i/ground_f4/N1(ground_show[2].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[2].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[30].ground_show_i/ground_f1/N1(ground_show[30].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[30].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[30].ground_show_i/ground_f2/N1(ground_show[30].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[30].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[30].ground_show_i/ground_f3/N1(ground_show[30].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[30].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[30].ground_show_i/ground_f4/N1(ground_show[30].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[30].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[31].ground_show_i/ground_f1/N1(ground_show[31].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[31].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[31].ground_show_i/ground_f2/N1(ground_show[31].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[31].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[31].ground_show_i/ground_f3/N1(ground_show[31].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[31].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[31].ground_show_i/ground_f4/N1(ground_show[31].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[31].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[32].ground_show_i/ground_f1/N1(ground_show[32].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[32].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[32].ground_show_i/ground_f2/N1(ground_show[32].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[32].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[32].ground_show_i/ground_f3/N1(ground_show[32].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[32].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[32].ground_show_i/ground_f4/N1(ground_show[32].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[32].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[33].ground_show_i/ground_f1/N1(ground_show[33].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[33].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[33].ground_show_i/ground_f2/N1(ground_show[33].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[33].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[33].ground_show_i/ground_f3/N1(ground_show[33].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[33].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[33].ground_show_i/ground_f4/N1(ground_show[33].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[33].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[34].ground_show_i/ground_f1/N1(ground_show[34].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[34].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[34].ground_show_i/ground_f2/N1(ground_show[34].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[34].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[34].ground_show_i/ground_f3/N1(ground_show[34].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[34].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[34].ground_show_i/ground_f4/N1(ground_show[34].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[34].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[35].ground_show_i/ground_f1/N1(ground_show[35].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[35].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[35].ground_show_i/ground_f2/N1(ground_show[35].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[35].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[35].ground_show_i/ground_f3/N1(ground_show[35].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[35].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[35].ground_show_i/ground_f4/N1(ground_show[35].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[35].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[36].ground_show_i/ground_f1/N1(ground_show[36].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[36].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[36].ground_show_i/ground_f2/N1(ground_show[36].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[36].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[36].ground_show_i/ground_f3/N1(ground_show[36].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[36].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[36].ground_show_i/ground_f4/N1(ground_show[36].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[36].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[37].ground_show_i/ground_f1/N1(ground_show[37].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[37].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[37].ground_show_i/ground_f2/N1(ground_show[37].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[37].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[37].ground_show_i/ground_f3/N1(ground_show[37].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[37].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[37].ground_show_i/ground_f4/N1(ground_show[37].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[37].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[38].ground_show_i/ground_f1/N1(ground_show[38].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[38].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[38].ground_show_i/ground_f2/N1(ground_show[38].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[38].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[38].ground_show_i/ground_f3/N1(ground_show[38].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[38].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[38].ground_show_i/ground_f4/N1(ground_show[38].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[38].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[39].ground_show_i/ground_f1/N1(ground_show[39].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[39].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[39].ground_show_i/ground_f2/N1(ground_show[39].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[39].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[39].ground_show_i/ground_f3/N1(ground_show[39].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[39].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[39].ground_show_i/ground_f4/N1(ground_show[39].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[39].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[3].ground_show_i/ground_f1/N1(ground_show[3].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[3].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[3].ground_show_i/ground_f2/N1(ground_show[3].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[3].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[3].ground_show_i/ground_f3/N1(ground_show[3].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[3].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[3].ground_show_i/ground_f4/N1(ground_show[3].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[3].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[40].ground_show_i/ground_f1/N1(ground_show[40].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[40].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[40].ground_show_i/ground_f2/N1(ground_show[40].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[40].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[40].ground_show_i/ground_f3/N1(ground_show[40].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[40].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[40].ground_show_i/ground_f4/N1(ground_show[40].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[40].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[41].ground_show_i/ground_f1/N1(ground_show[41].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[41].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[41].ground_show_i/ground_f2/N1(ground_show[41].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[41].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[41].ground_show_i/ground_f3/N1(ground_show[41].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[41].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[41].ground_show_i/ground_f4/N1(ground_show[41].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[41].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[42].ground_show_i/ground_f1/N1(ground_show[42].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[42].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[42].ground_show_i/ground_f2/N1(ground_show[42].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[42].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[42].ground_show_i/ground_f3/N1(ground_show[42].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[42].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[42].ground_show_i/ground_f4/N1(ground_show[42].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[42].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[43].ground_show_i/ground_f1/N1(ground_show[43].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[43].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[43].ground_show_i/ground_f2/N1(ground_show[43].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[43].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[43].ground_show_i/ground_f3/N1(ground_show[43].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[43].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[43].ground_show_i/ground_f4/N1(ground_show[43].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[43].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[44].ground_show_i/ground_f1/N1(ground_show[44].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[44].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[44].ground_show_i/ground_f2/N1(ground_show[44].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[44].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[44].ground_show_i/ground_f3/N1(ground_show[44].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[44].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[44].ground_show_i/ground_f4/N1(ground_show[44].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[44].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[45].ground_show_i/ground_f1/N1(ground_show[45].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[45].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[45].ground_show_i/ground_f2/N1(ground_show[45].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[45].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[45].ground_show_i/ground_f3/N1(ground_show[45].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[45].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[45].ground_show_i/ground_f4/N1(ground_show[45].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[45].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[46].ground_show_i/ground_f1/N1(ground_show[46].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[46].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[46].ground_show_i/ground_f2/N1(ground_show[46].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[46].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[46].ground_show_i/ground_f3/N1(ground_show[46].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[46].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[46].ground_show_i/ground_f4/N1(ground_show[46].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[46].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[47].ground_show_i/ground_f1/N1(ground_show[47].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[47].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[47].ground_show_i/ground_f2/N1(ground_show[47].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[47].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[47].ground_show_i/ground_f3/N1(ground_show[47].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[47].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[47].ground_show_i/ground_f4/N1(ground_show[47].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[47].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[48].ground_show_i/ground_f1/N1(ground_show[48].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[48].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[48].ground_show_i/ground_f2/N1(ground_show[48].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[48].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[48].ground_show_i/ground_f3/N1(ground_show[48].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[48].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[48].ground_show_i/ground_f4/N1(ground_show[48].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[48].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[49].ground_show_i/ground_f1/N1(ground_show[49].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[49].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[49].ground_show_i/ground_f2/N1(ground_show[49].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[49].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[49].ground_show_i/ground_f3/N1(ground_show[49].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[49].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[49].ground_show_i/ground_f4/N1(ground_show[49].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                            | NONE(ground_show[49].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
ground_show[4].ground_show_i/ground_f1/N1(ground_show[4].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[4].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[4].ground_show_i/ground_f2/N1(ground_show[4].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[4].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[4].ground_show_i/ground_f3/N1(ground_show[4].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[4].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[4].ground_show_i/ground_f4/N1(ground_show[4].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[4].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[5].ground_show_i/ground_f1/N1(ground_show[5].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[5].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[5].ground_show_i/ground_f2/N1(ground_show[5].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[5].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[5].ground_show_i/ground_f3/N1(ground_show[5].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[5].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[5].ground_show_i/ground_f4/N1(ground_show[5].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[5].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[6].ground_show_i/ground_f1/N1(ground_show[6].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[6].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[6].ground_show_i/ground_f2/N1(ground_show[6].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[6].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[6].ground_show_i/ground_f3/N1(ground_show[6].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[6].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[6].ground_show_i/ground_f4/N1(ground_show[6].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[6].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[7].ground_show_i/ground_f1/N1(ground_show[7].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[7].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[7].ground_show_i/ground_f2/N1(ground_show[7].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[7].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[7].ground_show_i/ground_f3/N1(ground_show[7].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[7].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[7].ground_show_i/ground_f4/N1(ground_show[7].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[7].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[8].ground_show_i/ground_f1/N1(ground_show[8].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[8].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[8].ground_show_i/ground_f2/N1(ground_show[8].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[8].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[8].ground_show_i/ground_f3/N1(ground_show[8].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[8].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[8].ground_show_i/ground_f4/N1(ground_show[8].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[8].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[9].ground_show_i/ground_f1/N1(ground_show[9].ground_show_i/ground_f1/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[9].ground_show_i/ground_f1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[9].ground_show_i/ground_f2/N1(ground_show[9].ground_show_i/ground_f2/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[9].ground_show_i/ground_f2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[9].ground_show_i/ground_f3/N1(ground_show[9].ground_show_i/ground_f3/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[9].ground_show_i/ground_f3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
ground_show[9].ground_show_i/ground_f4/N1(ground_show[9].ground_show_i/ground_f4/XST_GND:G)                                                                                                                                                                              | NONE(ground_show[9].ground_show_i/ground_f4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 2     |
slim_show_1/smf_l1f/N1(slim_show_1/smf_l1f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smf_l1f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_1/smf_l2f/N1(slim_show_1/smf_l2f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smf_l2f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_1/smf_l3f/N1(slim_show_1/smf_l3f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smf_l3f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_1/smf_r1f/N1(slim_show_1/smf_r1f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smf_r1f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_1/smf_r2f/N1(slim_show_1/smf_r2f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smf_r2f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_1/smf_r3f/N1(slim_show_1/smf_r3f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smf_r3f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_1/smw_l1f/N1(slim_show_1/smw_l1f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smw_l1f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_1/smw_l2f/N1(slim_show_1/smw_l2f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smw_l2f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_1/smw_l3f/N1(slim_show_1/smw_l3f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smw_l3f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_1/smw_r1f/N1(slim_show_1/smw_r1f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smw_r1f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_1/smw_r2f/N1(slim_show_1/smw_r2f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smw_r2f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_1/smw_r3f/N1(slim_show_1/smw_r3f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_1/smw_r3f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smf_l1f/N1(slim_show_2/smf_l1f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smf_l1f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smf_l2f/N1(slim_show_2/smf_l2f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smf_l2f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smf_l3f/N1(slim_show_2/smf_l3f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smf_l3f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smf_r1f/N1(slim_show_2/smf_r1f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smf_r1f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smf_r2f/N1(slim_show_2/smf_r2f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smf_r2f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smf_r3f/N1(slim_show_2/smf_r3f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smf_r3f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smw_l1f/N1(slim_show_2/smw_l1f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smw_l1f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smw_l2f/N1(slim_show_2/smw_l2f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smw_l2f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smw_l3f/N1(slim_show_2/smw_l3f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smw_l3f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smw_r1f/N1(slim_show_2/smw_r1f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smw_r1f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smw_r2f/N1(slim_show_2/smw_r2f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smw_r2f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
slim_show_2/smw_r3f/N1(slim_show_2/smw_r3f/XST_GND:G)                                                                                                                                                                                                                    | NONE(slim_show_2/smw_r3f/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                    | 2     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                               | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                               | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                               | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                               | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                               | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                               | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                               | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                               | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelata_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelatb_tmp(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(bg2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)                                | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 15.988ns (Maximum Frequency: 62.547MHz)
   Minimum input arrival time before clock: 0.523ns
   Maximum output required time after clock: 0.740ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 15.988ns (frequency: 62.547MHz)
  Total number of paths / destination ports: 252294409729 / 2209
-------------------------------------------------------------------------
Delay:               15.988ns (Levels of Logic = 32)
  Source:            slim_show_1/x_slim_2_1 (FF)
  Destination:       slim_show_1/Maddsub_n00991_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: slim_show_1/x_slim_2_1 to slim_show_1/Maddsub_n00991_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.282   0.725  slim_show_1/x_slim_2_1 (slim_show_1/x_slim_2_1)
     LUT5:I0->O            5   0.053   0.440  slim_show_1/Madd_n0123_xor<7>111 (slim_show_1/Madd_n0123_xor<7>11)
     LUT6:I5->O            2   0.053   0.731  slim_show_1/Madd_n0123_xor<9>11 (slim_show_1/n0123<9>)
     LUT5:I0->O            0   0.053   0.000  slim_show_1/Mcompar_GND_33_o_BUS_0001_LessThan_4_o_lutdi4 (slim_show_1/Mcompar_GND_33_o_BUS_0001_LessThan_4_o_lutdi4)
     MUXCY:DI->O          43   0.441   0.568  slim_show_1/Mcompar_GND_33_o_BUS_0001_LessThan_4_o_cy<4> (slim_show_1/GND_33_o_BUS_0001_LessThan_4_o)
     LUT5:I4->O            3   0.053   0.753  slim_show_1/Mmux_n009531 (slim_show_1/GND_33_o_PWR_33_o_div_14/Madd_GND_22_o_b[5]_add_9_OUT_Madd_Madd_cy<11>)
     LUT6:I0->O           19   0.053   0.532  slim_show_1/GND_33_o_PWR_33_o_div_14_OUT<7>1 (slim_show_1/GND_33_o_PWR_33_o_div_14_OUT<7>)
     LUT6:I5->O            3   0.053   0.616  slim_show_1/GND_33_o_PWR_33_o_div_14/Mmux_a[0]_a[13]_MUX_662_o133_SW0 (N1486)
     LUT6:I3->O            6   0.053   0.446  slim_show_1/GND_33_o_PWR_33_o_div_14/Mmux_a[0]_a[13]_MUX_662_o133 (slim_show_1/GND_33_o_PWR_33_o_div_14/Mmux_a[0]_a[13]_MUX_662_o133)
     LUT6:I5->O           23   0.053   0.742  slim_show_1/GND_33_o_PWR_33_o_div_14/Mmux_a[0]_a[13]_MUX_676_o141 (slim_show_1/GND_33_o_PWR_33_o_div_14/a[13]_a[13]_MUX_663_o)
     LUT3:I0->O            1   0.053   0.413  slim_show_1/GND_33_o_PWR_33_o_div_14/Mmux_a[0]_a[13]_MUX_690_o191_SW2 (N3701)
     LUT6:I5->O           24   0.053   0.559  slim_show_1/GND_33_o_PWR_33_o_div_14/Mmux_a[0]_a[13]_MUX_690_o191 (slim_show_1/GND_33_o_PWR_33_o_div_14/a[5]_a[13]_MUX_685_o)
     LUT6:I5->O            4   0.053   0.505  slim_show_1/GND_33_o_PWR_33_o_div_14/Mmux_n06331421 (slim_show_1/GND_33_o_PWR_33_o_div_14/Mmux_n0633142)
     LUT5:I3->O           15   0.053   0.505  slim_show_1/GND_33_o_PWR_33_o_div_14/Mmux_n0633131 (slim_show_1/GND_33_o_PWR_33_o_div_14/n0633<8>)
     LUT6:I5->O            1   0.053   0.413  slim_show_1/GND_33_o_PWR_33_o_div_14_OUT<2>1_SW5 (N3476)
     LUT6:I5->O            1   0.053   0.000  slim_show_1/GND_33_o_PWR_33_o_div_14/Mmux_n0637111 (slim_show_1/GND_33_o_PWR_33_o_div_14/n0637<6>)
     MUXCY:S->O            1   0.291   0.000  slim_show_1/GND_33_o_PWR_33_o_div_14/Madd_a[13]_GND_22_o_add_27_OUT[13:0]_Madd_cy<6> (slim_show_1/GND_33_o_PWR_33_o_div_14/Madd_a[13]_GND_22_o_add_27_OUT[13:0]_Madd_cy<6>)
     XORCY:CI->O           1   0.320   0.725  slim_show_1/GND_33_o_PWR_33_o_div_14/Madd_a[13]_GND_22_o_add_27_OUT[13:0]_Madd_xor<7> (slim_show_1/GND_33_o_PWR_33_o_div_14/a[13]_GND_22_o_add_27_OUT[13:0]<7>)
     LUT6:I1->O            1   0.053   0.413  slim_show_1/GND_33_o_PWR_33_o_div_14_OUT<0>26_SW0 (N3309)
     LUT6:I5->O            1   0.053   0.399  slim_show_1/GND_33_o_PWR_33_o_div_14_OUT<0>28 (slim_show_1/GND_33_o_PWR_33_o_div_14_OUT<0>)
     DSP48E1:B0->P0        1   3.098   0.413  slim_show_1/Maddsub_n0099 (slim_show_1/Maddsub_n0099_0)
     LUT6:I5->O            1   0.053   0.000  slim_show_1/Maddsub_n0099_Madd_lut<0> (slim_show_1/Maddsub_n0099_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  slim_show_1/Maddsub_n0099_Madd_cy<0> (slim_show_1/Maddsub_n0099_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  slim_show_1/Maddsub_n0099_Madd_cy<1> (slim_show_1/Maddsub_n0099_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  slim_show_1/Maddsub_n0099_Madd_cy<2> (slim_show_1/Maddsub_n0099_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  slim_show_1/Maddsub_n0099_Madd_cy<3> (slim_show_1/Maddsub_n0099_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  slim_show_1/Maddsub_n0099_Madd_cy<4> (slim_show_1/Maddsub_n0099_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  slim_show_1/Maddsub_n0099_Madd_cy<5> (slim_show_1/Maddsub_n0099_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  slim_show_1/Maddsub_n0099_Madd_cy<6> (slim_show_1/Maddsub_n0099_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  slim_show_1/Maddsub_n0099_Madd_cy<7> (slim_show_1/Maddsub_n0099_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  slim_show_1/Maddsub_n0099_Madd_cy<8> (slim_show_1/Maddsub_n0099_Madd_cy<8>)
     MUXCY:CI->O           0   0.015   0.000  slim_show_1/Maddsub_n0099_Madd_cy<9> (slim_show_1/Maddsub_n0099_Madd_cy<9>)
     XORCY:CI->O           1   0.320   0.000  slim_show_1/Maddsub_n0099_Madd_xor<10> (slim_show_1/Maddsub_n0099_Madd_10)
     FD:D                      0.011          slim_show_1/Maddsub_n00991_3
    ----------------------------------------
    Total                     15.988ns (6.090ns logic, 9.898ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_10000_1/clk_10000'
  Clock period: 4.283ns (frequency: 233.504MHz)
  Total number of paths / destination ports: 7585 / 283
-------------------------------------------------------------------------
Delay:               4.283ns (Levels of Logic = 4)
  Source:            x_blue_5 (FF)
  Destination:       right_cnt_0 (FF)
  Source Clock:      clk_10000_1/clk_10000 rising
  Destination Clock: clk_10000_1/clk_10000 rising

  Data Path: x_blue_5 to right_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           119   0.282   0.807  x_blue_5 (x_blue_5)
     LUT4:I0->O            3   0.053   0.649  x_blue[9]_PWR_1_o_LessThan_37_o21 (x_blue[9]_PWR_1_o_LessThan_37_o2)
     LUT6:I2->O            4   0.053   0.745  wasd_down[3]_x_blue[9]_AND_51_o1 (wasd_down[3]_x_blue[9]_AND_51_o1)
     LUT5:I0->O           11   0.053   0.805  _n227611 (_n22761)
     LUT6:I0->O           10   0.053   0.458  _n22761 (_n2276)
     FDRE:R                    0.325          right_cnt_0
    ----------------------------------------
    Total                      4.283ns (0.819ns logic, 3.464ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_1'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 777 / 112
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 3)
  Source:            v1/v_count_5 (FF)
  Destination:       v1/rdn (FF)
  Source Clock:      clkdiv_1 rising
  Destination Clock: clkdiv_1 rising

  Data Path: v1/v_count_5 to v1/rdn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.282   0.758  v1/v_count_5 (v1/v_count_5)
     LUT5:I0->O            2   0.053   0.745  v1/_n006621 (v1/_n00662)
     LUT6:I0->O            1   0.053   0.413  v1/read4 (v1/read4)
     LUT3:I2->O            1   0.053   0.399  v1/read5 (v1/read)
     FDR:R                     0.325          v1/rdn
    ----------------------------------------
    Total                      3.081ns (0.766ns logic, 2.315ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.523ns (Levels of Logic = 2)
  Source:            ps2_data (PAD)
  Destination:       ps2_ver21/temp_data_7 (FF)
  Destination Clock: clk rising

  Data Path: ps2_data to ps2_ver21/temp_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.000   0.459  ps2_data_IBUF (ps2_data_IBUF)
     LUT6:I5->O            1   0.053   0.000  ps2_ver21/num[3]_temp_data[7]_select_15_OUT<3>1 (ps2_ver21/num[3]_temp_data[7]_select_15_OUT<3>)
     FDE:D                     0.011          ps2_ver21/temp_data_3
    ----------------------------------------
    Total                      0.523ns (0.064ns logic, 0.459ns route)
                                       (12.2% logic, 87.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            v1/r_3 (FF)
  Destination:       r<3> (PAD)
  Source Clock:      clkdiv_1 rising

  Data Path: v1/r_3 to r<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.399  v1/r_3 (v1/r_3)
     OBUF:I->O                 0.000          r_3_OBUF (r<3>)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.740ns (Levels of Logic = 2)
  Source:            m7/M4/s_clk (FF)
  Destination:       segled_clk (PAD)
  Source Clock:      clk rising

  Data Path: m7/M4/s_clk to segled_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.282   0.458  s_clk (s_clk)
     end scope: 'm7/M4:s_clk'
     OBUF:I->O                 0.000          segled_clk_OBUF (segled_clk)
    ----------------------------------------
    Total                      0.740ns (0.282ns logic, 0.458ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk                  |   15.988|         |         |         |
clk_10000_1/clk_10000|    7.422|         |         |         |
clkdiv_1             |   20.887|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_10000_1/clk_10000
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk                  |    4.191|         |         |         |
clk_10000_1/clk_10000|    4.283|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.692|         |         |         |
clkdiv_1       |    3.081|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 89.00 secs
Total CPU time to Xst completion: 88.28 secs
 
--> 


Total memory usage is 596804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  692 (   0 filtered)
Number of infos    :    6 (   0 filtered)

