
---------- Begin Simulation Statistics ----------
final_tick                               1661115853500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210733                       # Simulator instruction rate (inst/s)
host_mem_usage                                4585540                       # Number of bytes of host memory used
host_op_rate                                   372339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9727.95                       # Real time elapsed on the host
host_tick_rate                               41648371                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3622091860                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.405153                       # Number of seconds simulated
sim_ticks                                405153075000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       636763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1273944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          437                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      7857151                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    130678668                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     46151473                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     62975478                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     16824005                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     139367562                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3362682                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5536612                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       582269539                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      414340560                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      7896332                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93355099                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    117484658                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    250388162                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1588221853                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    773653164                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.052886                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.962385                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    418441488     54.09%     54.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     77860643     10.06%     64.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     55095444      7.12%     71.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     40971672      5.30%     76.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     20050981      2.59%     79.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     18573964      2.40%     81.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     11915900      1.54%     83.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13258414      1.71%     84.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    117484658     15.19%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    773653164                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        736513454                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2550541                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1038783176                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           242962017                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2815232      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    809570724     50.97%     51.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       509917      0.03%     51.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4249994      0.27%     51.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    109285470      6.88%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           32      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       324302      0.02%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       249720      0.02%     58.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       250519      0.02%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    153382151      9.66%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     30122413      1.90%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    145223210      9.14%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     98880731      6.23%     85.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     43203164      2.72%     88.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    144081286      9.07%     97.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     46072988      2.90%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1588221853                       # Class of committed instruction
system.switch_cpus_1.commit.refs            332238169                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1588221853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.810306                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.810306                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    421530081                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1957671613                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       99461974                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       237556235                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      7920130                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     43772513                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         261223464                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              261403                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          94239003                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              280893                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         139367562                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       126583289                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           670420753                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2142801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          288                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1239467040                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        33959                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       345579                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      15840260                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.171994                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    131520223                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     49514155                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.529628                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    810240938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.483717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.453020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      489397910     60.40%     60.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       24904295      3.07%     63.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       27339953      3.37%     66.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       12287761      1.52%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       16597951      2.05%     70.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       17206488      2.12%     72.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       12878711      1.59%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10757472      1.33%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      198870397     24.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    810240938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      1238334350                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      692895441                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 65212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10443214                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      105725583                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.146316                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          356111562                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         94239002                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     179330666                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    272134017                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        36692                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       650304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    100567075                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1838673526                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    261872560                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20757818                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1739173186                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2522444                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     12079446                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      7920130                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     17912941                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       207482                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     16790650                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        40008                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        56384                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        34457                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     29171997                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     11290922                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        56384                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9519681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       923533                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2216332619                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1729986793                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.568422                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1259812539                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.134979                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1733252337                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1828595817                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     835412701                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.234101                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.234101                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      5524999      0.31%      0.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    942330213     53.54%     53.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       522129      0.03%     53.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4528789      0.26%     54.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    112936022      6.42%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          732      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            6      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       420548      0.02%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       249773      0.01%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       250586      0.01%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    155031881      8.81%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     30633790      1.74%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    146201685      8.31%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    118947157      6.76%     86.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     49283812      2.80%     89.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    146659821      8.33%     97.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     46409069      2.64%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1759931012                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     780212374                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1533302403                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    749052673                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    792144044                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          45654209                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025941                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      14352175     31.44%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            1      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           75      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      5736363     12.56%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        22396      0.05%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      9563870     20.95%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      5120039     11.21%     76.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        65188      0.14%     76.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     10781444     23.62%     99.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        12658      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1019847848                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2845204521                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    980934120                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1296999285                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1838564345                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1759931012                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       109181                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    250451641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2749761                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       108885                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    340422900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    810240938                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.172108                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.569999                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    379922653     46.89%     46.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     58845840      7.26%     54.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     65247278      8.05%     62.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     59535175      7.35%     69.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     64563517      7.97%     77.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     61849471      7.63%     85.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53835127      6.64%     91.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     30062110      3.71%     95.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     36379767      4.49%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    810240938                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.171933                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         126639046                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               55855                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     33749567                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5095695                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    272134017                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    100567075                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     584028210                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           18                       # number of misc regfile writes
system.switch_cpus_1.numCycles              810306150                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     228473620                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1776116293                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     66291182                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      120952213                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1523030                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1247839                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4756811404                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1918735615                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2161011950                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       257746941                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    115872801                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      7920130                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    195130981                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      384895613                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   1278838222                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2107199203                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        17048                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          373                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       212753575                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          383                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2494669685                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3714245190                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  4403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1738                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9049010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17092802                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            598                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      6652260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         7620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     13294747                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           7620                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              32901                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       631659                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4389                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              713                       # Transaction distribution
system.membus.trans_dist::ReadExReq            604282                       # Transaction distribution
system.membus.trans_dist::ReadExResp           604282                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32901                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1911127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1911127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1911127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     81205888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     81205888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81205888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            637896                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  637896    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              637896                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3907667996                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3356666250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1661115853500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1661115853500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7247625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2416193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        18755                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6229460                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1007488                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1007488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           795383                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          795383                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7247625                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        56950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26085629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26142579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2399552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    628867840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              631267392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          622821                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39321792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9672598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000242                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015539                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9670262     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2336      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9672598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10367666996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12539110420                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29188494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst        17925                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1381854                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1399779                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst        17925                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1381854                       # number of overall hits
system.l2.overall_hits::total                 1399779                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          813                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      6641697                       # number of demand (read+write) misses
system.l2.demand_misses::total                6642510                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          813                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      6641697                       # number of overall misses
system.l2.overall_misses::total               6642510                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     74988500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 234922071000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     234997059500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     74988500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 234922071000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    234997059500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst        18738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8023551                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8042289                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        18738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8023551                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8042289                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.043388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.827775                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.825948                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.043388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.827775                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.825948                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 92236.777368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 35370.790176                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35377.750203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 92236.777368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 35370.790176                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35377.750203                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              613684                       # number of writebacks
system.l2.writebacks::total                    613684                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      6641697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6642510                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      6641697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6642510                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     66858500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 168505101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 168571959500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     66858500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 168505101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 168571959500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.043388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.827775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825948                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.043388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.827775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.825948                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82236.777368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 25370.790176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 25377.750203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82236.777368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 25370.790176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 25377.750203                       # average overall mshr miss latency
system.l2.replacements                         614482                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1802509                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1802509                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1802509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1802509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18718                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18718                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18718                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18718                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6028080                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6028080                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       997813                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               997813                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         9675                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9675                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      1007488                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1007488                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.009603                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009603                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data     9.302326                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     9.302326                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         9675                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          9675                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    173540996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    173540996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.009603                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009603                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17937.053850                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17937.053850                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       191069                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                191069                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       604314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              604314                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  58317646500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58317646500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       795383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            795383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.759777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 96502.226492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96502.226492                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       604314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         604314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  52274506500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52274506500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.759777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.759777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 86502.226492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86502.226492                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        17925                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      1190785                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1208710                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      6037383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6038196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     74988500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 176604424500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 176679413000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        18738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      7228168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7246906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.043388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.835258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833210                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 92236.777368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 29251.817302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 29260.297778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      6037383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6038196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     66858500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 116230594500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 116297453000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.043388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.835258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.833210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82236.777368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 19251.817302                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19260.297778                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3981.947181                       # Cycle average of tags in use
system.l2.tags.total_refs                     4416356                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1825287                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.419541                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3981.947181                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.972155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972155                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3545                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 138557570                       # Number of tag accesses
system.l2.tags.data_accesses                138557570                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          139                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      6005188                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6005327                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          139                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      6005188                       # number of overall hits
system.l3.overall_hits::total                 6005327                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          674                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       636509                       # number of demand (read+write) misses
system.l3.demand_misses::total                 637183                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          674                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       636509                       # number of overall misses
system.l3.overall_misses::total                637183                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     60205500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  51649147000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      51709352500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     60205500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  51649147000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     51709352500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          813                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      6641697                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              6642510                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          813                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      6641697                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             6642510                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.829028                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.095835                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.095925                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.829028                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.095835                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.095925                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 89325.667656                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 81144.409584                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 81153.063563                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 89325.667656                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 81144.409584                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 81153.063563                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              631659                       # number of writebacks
system.l3.writebacks::total                    631659                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          674                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       636509                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            637183                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          674                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       636509                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           637183                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     53465500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  45284057000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  45337522500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     53465500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  45284057000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  45337522500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.829028                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.095835                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.095925                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.829028                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.095835                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.095925                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79325.667656                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71144.409584                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71153.063563                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79325.667656                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71144.409584                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71153.063563                       # average overall mshr miss latency
system.l3.replacements                         643031                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       613684                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           613684                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       613684                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       613684                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          637                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           637                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         8962                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 8962                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          713                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                713                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         9675                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             9675                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.073695                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.073695                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          713                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           713                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     13548500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total     13548500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.073695                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.073695                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19002.103787                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19002.103787                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data           32                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    32                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       604282                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              604282                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  48647098500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   48647098500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       604314                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            604314                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999947                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999947                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80503.967518                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 80503.967518                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       604282                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         604282                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  42604278500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  42604278500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999947                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999947                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70503.967518                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70503.967518                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          139                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      6005156                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            6005295                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          674                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        32227                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            32901                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     60205500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   3002048500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   3062254000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          813                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      6037383                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        6038196                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.829028                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.005338                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.005449                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89325.667656                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 93153.210041                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 93074.800158                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          674                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        32227                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        32901                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     53465500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   2679778500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   2733244000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.829028                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.005338                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.005449                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79325.667656                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 83153.210041                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 83074.800158                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    13394275                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    675799                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     19.819909                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     808.700911                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         1.427830                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      1503.014478                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1462.450067                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    66.994629                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 28925.412084                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.024680                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000044                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.045868                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.044630                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002045                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.882734                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          977                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31732                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 213358983                       # Number of tag accesses
system.l3.tags.data_accesses                213358983                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           6038196                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1245343                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         6040250                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            9675                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           9675                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           604314                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          604314                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       6038196                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     19946932                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    464396416                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          643031                       # Total snoops (count)
system.tol3bus.snoopTraffic                  40426176                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          7295216                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001045                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.032302                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                7287596     99.90%     99.90% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   7620      0.10%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            7295216                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         7261057504                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        9968602500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        43136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     40736576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40779712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40426176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40426176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       636509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              637183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       631659                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             631659                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       106468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    100546136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100652604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       106468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           106468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99780005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99780005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99780005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       106468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    100546136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            200432609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    631659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    636508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013386370500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39326                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39326                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1967360                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             593130                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      637183                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     631659                       # Number of write requests accepted
system.mem_ctrls.readBursts                    637183                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   631659                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             39005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41146                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7301292750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3185910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19248455250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11458.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30208.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   571062                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  569043                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                637183                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               631659                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  627267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       128707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    630.921146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   435.212097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.811656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19677     15.29%     15.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13909     10.81%     26.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9552      7.42%     33.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7450      5.79%     39.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8605      6.69%     45.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5321      4.13%     50.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5661      4.40%     54.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7366      5.72%     60.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        51166     39.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       128707                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.202080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.129608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.331231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               6      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           1329      3.38%      3.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         37749     95.99%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           148      0.38%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            41      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            16      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             6      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39326                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.061384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.057507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.369044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38206     97.15%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               65      0.17%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              827      2.10%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              218      0.55%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39326                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40779648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40424320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40779712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40426176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    100.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  405396357500                       # Total gap between requests
system.mem_ctrls.avgGap                     319501.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        43136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     40736512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40424320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 106468.400863056522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 100545977.591309174895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99775424.387436777353                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       636509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       631659                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     25679000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  19222776250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9657731184000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     38099.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30200.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15289469.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            459766020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            244371435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2280073320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1652469300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31982177760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29947640400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130359715200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       196926213435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.053854                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 338293356500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13528840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  53330878500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            459201960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            244071630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2269406160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1644639300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31982177760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30141332670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     130196605920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       196937435400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.081552                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 337869342750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13528840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53754892250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399279352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69491990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    126561629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1595332971                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399279352                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69491990                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    126561629                       # number of overall hits
system.cpu.icache.overall_hits::total      1595332971                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        21656                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33857                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11952                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        21656                       # number of overall misses
system.cpu.icache.overall_misses::total         33857                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3293000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    353075999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    356368999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3293000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    353075999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    356368999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    126583285                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1595366828                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    126583285                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1595366828                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13224.899598                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 16303.841845                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10525.711049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13224.899598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 16303.841845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10525.711049                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1358                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.266667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        30444                       # number of writebacks
system.cpu.icache.writebacks::total             30444                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         2199                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2199                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         2199                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2199                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        19457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19706                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        19457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19706                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    294030499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    297074499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3044000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    294030499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    297074499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12224.899598                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 15111.810608                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15075.332335                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12224.899598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 15111.810608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15075.332335                       # average overall mshr miss latency
system.cpu.icache.replacements                  30444                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399279352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69491990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    126561629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1595332971                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        21656                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33857                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3293000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    353075999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    356368999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    126583285                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1595366828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13224.899598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 16303.841845                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10525.711049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         2199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        19457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19706                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3044000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    294030499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    297074499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12224.899598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 15111.810608                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15075.332335                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.676690                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1595364629                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31658                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50393.727620                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.314102                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.863637                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.498952                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.818973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001687                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.178709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6381498970                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6381498970                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367776058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17360206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    297758367                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        682894631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367776058                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17360206                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    297758367                       # number of overall hits
system.cpu.dcache.overall_hits::total       682894631                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       234177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18194                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     35621528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       35873899                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       234177                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18194                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     35621528                       # number of overall misses
system.cpu.dcache.overall_misses::total      35873899                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1081547000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1078909231433                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1079990778433                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1081547000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1078909231433                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1079990778433                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    333379895                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    718768530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    333379895                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    718768530                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.106850                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049910                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.106850                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049910                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59445.256678                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 30288.123279                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30105.196495                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59445.256678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 30288.123279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30105.196495                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4339133                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          252                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            226382                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.167306                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2001136                       # number of writebacks
system.cpu.dcache.writebacks::total           2001136                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     26598365                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26598365                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     26598365                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26598365                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        18194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      9023163                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9041357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        18194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      9023163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9041357                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1063353000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 268906309433                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 269969662433                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1063353000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 268906309433                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 269969662433                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027066                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027066                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58445.256678                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29801.778981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29859.418496                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58445.256678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29801.778981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29859.418496                       # average overall mshr miss latency
system.cpu.dcache.replacements                8256055                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231033982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11297718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    210285086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       452616786                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     33818657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33871946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     80810500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1008239134000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1008319944500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    244103743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    486488732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.138542                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20147.220145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 29813.103873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29768.586207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     26590489                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26590489                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      7228168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7232179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     76799500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 200039083000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 200115882500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.029611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19147.220145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 27674.935475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27670.205964                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136742076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6062488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     87473281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      230277845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1802871                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2001953                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1000736500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  70670097433                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  71670833933                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076671                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     89276152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    232279798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.020194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70558.873299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 39198.643404                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35800.457819                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         7876                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7876                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1794995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1809178                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    986553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  68867226433                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  69853779933                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.020106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69558.873299                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 38366.249729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38610.783424                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994159                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           692569700                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8256567                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.881073                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   361.785497                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    25.727950                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   124.480712                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.706612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.050250                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.243126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2883330687                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2883330687                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661115853500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016811000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 493099042500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
