

================================================================
== Vitis HLS Report for 'addRoundKey'
================================================================
* Date:           Fri Jun 17 13:15:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.588 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.600 us|  0.600 us|   16|   16|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     530|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     369|    -|
|Register         |        -|     -|     636|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     636|     899|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |or_ln176_1_fu_380_p2    |        or|   0|  0|   6|           6|           2|
    |or_ln176_2_fu_390_p2    |        or|   0|  0|   6|           6|           2|
    |or_ln176_fu_341_p2      |        or|   0|  0|   6|           6|           1|
    |xor_ln179_10_fu_439_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_11_fu_451_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_12_fu_457_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_13_fu_469_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_14_fu_475_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_15_fu_488_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_16_fu_494_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_17_fu_506_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_18_fu_512_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_19_fu_524_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_20_fu_530_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_6_fu_370_p2   |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_7_fu_407_p2   |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_8_fu_413_p2   |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_9_fu_433_p2   |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_fu_364_p2     |       xor|   0|  0|  32|          32|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 530|         530|         517|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  81|         17|    1|         17|
    |array_r_address0  |  81|         17|    4|         68|
    |array_r_address1  |  81|         17|    4|         68|
    |array_r_d0        |  49|          9|   32|        288|
    |array_r_d1        |  49|          9|   32|        288|
    |w_address0        |  14|          3|    6|         18|
    |w_address1        |  14|          3|    6|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 369|         75|   85|        765|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  16|   0|   16|          0|
    |empty_134_reg_587     |   8|   0|    8|          0|
    |empty_135_reg_637     |   8|   0|    8|          0|
    |empty_136_reg_652     |   8|   0|    8|          0|
    |empty_reg_572         |   8|   0|    8|          0|
    |lshr_ln95_1_reg_592   |   8|   0|    8|          0|
    |lshr_ln95_2_reg_642   |   8|   0|    8|          0|
    |lshr_ln95_3_reg_657   |   8|   0|    8|          0|
    |lshr_ln97_1_reg_597   |   8|   0|    8|          0|
    |lshr_ln97_2_reg_647   |   8|   0|    8|          0|
    |lshr_ln97_3_reg_662   |   8|   0|    8|          0|
    |lshr_ln99_1_reg_602   |   8|   0|    8|          0|
    |lshr_ln99_3_reg_667   |   8|   0|    8|          0|
    |reg_324               |   8|   0|    8|          0|
    |shl_ln_reg_546        |   4|   0|    6|          2|
    |xor_ln179_10_reg_687  |  32|   0|   32|          0|
    |xor_ln179_11_reg_702  |  32|   0|   32|          0|
    |xor_ln179_12_reg_707  |  32|   0|   32|          0|
    |xor_ln179_13_reg_722  |  32|   0|   32|          0|
    |xor_ln179_14_reg_727  |  32|   0|   32|          0|
    |xor_ln179_15_reg_742  |  32|   0|   32|          0|
    |xor_ln179_16_reg_747  |  32|   0|   32|          0|
    |xor_ln179_17_reg_762  |  32|   0|   32|          0|
    |xor_ln179_18_reg_767  |  32|   0|   32|          0|
    |xor_ln179_19_reg_772  |  32|   0|   32|          0|
    |xor_ln179_20_reg_777  |  32|   0|   32|          0|
    |xor_ln179_6_reg_582   |  32|   0|   32|          0|
    |xor_ln179_7_reg_627   |  32|   0|   32|          0|
    |xor_ln179_8_reg_632   |  32|   0|   32|          0|
    |xor_ln179_9_reg_682   |  32|   0|   32|          0|
    |xor_ln179_reg_577     |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 636|   0|  638|          2|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|   addRoundKey|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|   addRoundKey|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|   addRoundKey|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|   addRoundKey|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|   addRoundKey|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|   addRoundKey|  return value|
|ap_ce             |   in|    1|  ap_ctrl_hs|   addRoundKey|  return value|
|array_r_address0  |  out|    4|   ap_memory|       array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|       array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|       array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|       array_r|         array|
|array_r_q0        |   in|   32|   ap_memory|       array_r|         array|
|array_r_address1  |  out|    4|   ap_memory|       array_r|         array|
|array_r_ce1       |  out|    1|   ap_memory|       array_r|         array|
|array_r_we1       |  out|    1|   ap_memory|       array_r|         array|
|array_r_d1        |  out|   32|   ap_memory|       array_r|         array|
|array_r_q1        |   in|   32|   ap_memory|       array_r|         array|
|round             |   in|    4|     ap_none|         round|        scalar|
|w_address0        |  out|    6|   ap_memory|             w|         array|
|w_ce0             |  out|    1|   ap_memory|             w|         array|
|w_q0              |   in|   32|   ap_memory|             w|         array|
|w_address1        |  out|    6|   ap_memory|             w|         array|
|w_ce1             |  out|    1|   ap_memory|             w|         array|
|w_q1              |   in|   32|   ap_memory|             w|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%round_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %round" [src/aes.cpp:179]   --->   Operation 17 'read' 'round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 0" [src/aes.cpp:179]   --->   Operation 18 'getelementptr' 'array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%array_addr_16 = getelementptr i32 %array_r, i64 0, i64 4" [src/aes.cpp:179]   --->   Operation 19 'getelementptr' 'array_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %round_read, i2 0" [src/aes.cpp:174]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i6 %shl_ln" [src/aes.cpp:174]   --->   Operation 21 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln174" [src/aes.cpp:176]   --->   Operation 22 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:176]   --->   Operation 23 'load' 'w_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%array_load = load i4 %array_addr" [src/aes.cpp:179]   --->   Operation 24 'load' 'array_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%array_load_16 = load i4 %array_addr_16" [src/aes.cpp:179]   --->   Operation 25 'load' 'array_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln176 = or i6 %shl_ln, i6 1" [src/aes.cpp:176]   --->   Operation 26 'or' 'or_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i6 %or_ln176" [src/aes.cpp:176]   --->   Operation 27 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%w_addr_6 = getelementptr i32 %w, i64 0, i64 %zext_ln176" [src/aes.cpp:176]   --->   Operation 28 'getelementptr' 'w_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%w_load_2 = load i6 %w_addr_6" [src/aes.cpp:176]   --->   Operation 29 'load' 'w_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%array_addr_17 = getelementptr i32 %array_r, i64 0, i64 8" [src/aes.cpp:179]   --->   Operation 30 'getelementptr' 'array_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%array_addr_18 = getelementptr i32 %array_r, i64 0, i64 12" [src/aes.cpp:179]   --->   Operation 31 'getelementptr' 'array_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:176]   --->   Operation 32 'load' 'w_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i32 %w_load" [src/aes.cpp:176]   --->   Operation 33 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 34 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %lshr_ln" [src/aes.cpp:95]   --->   Operation 35 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 36 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i8 %lshr_ln5" [src/aes.cpp:99]   --->   Operation 37 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 38 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.67ns)   --->   "%array_load = load i4 %array_addr" [src/aes.cpp:179]   --->   Operation 39 'load' 'array_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.35ns)   --->   "%xor_ln179 = xor i32 %array_load, i32 %zext_ln95" [src/aes.cpp:179]   --->   Operation 40 'xor' 'xor_ln179' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%array_load_16 = load i4 %array_addr_16" [src/aes.cpp:179]   --->   Operation 41 'load' 'array_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.35ns)   --->   "%xor_ln179_6 = xor i32 %array_load_16, i32 %zext_ln99" [src/aes.cpp:179]   --->   Operation 42 'xor' 'xor_ln179_6' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (0.67ns)   --->   "%array_load_17 = load i4 %array_addr_17" [src/aes.cpp:179]   --->   Operation 43 'load' 'array_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 44 [2/2] (0.67ns)   --->   "%array_load_18 = load i4 %array_addr_18" [src/aes.cpp:179]   --->   Operation 44 'load' 'array_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%w_load_2 = load i6 %w_addr_6" [src/aes.cpp:176]   --->   Operation 45 'load' 'w_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_134 = trunc i32 %w_load_2" [src/aes.cpp:176]   --->   Operation 46 'trunc' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln95_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 47 'partselect' 'lshr_ln95_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln97_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 48 'partselect' 'lshr_ln97_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln99_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 49 'partselect' 'lshr_ln99_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln176_1 = or i6 %shl_ln, i6 2" [src/aes.cpp:176]   --->   Operation 50 'or' 'or_ln176_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i6 %or_ln176_1" [src/aes.cpp:176]   --->   Operation 51 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%w_addr_7 = getelementptr i32 %w, i64 0, i64 %zext_ln176_1" [src/aes.cpp:176]   --->   Operation 52 'getelementptr' 'w_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%w_load_3 = load i6 %w_addr_7" [src/aes.cpp:176]   --->   Operation 53 'load' 'w_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln176_2 = or i6 %shl_ln, i6 3" [src/aes.cpp:176]   --->   Operation 54 'or' 'or_ln176_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln176_2 = zext i6 %or_ln176_2" [src/aes.cpp:176]   --->   Operation 55 'zext' 'zext_ln176_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%w_addr_8 = getelementptr i32 %w, i64 0, i64 %zext_ln176_2" [src/aes.cpp:176]   --->   Operation 56 'getelementptr' 'w_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.23ns)   --->   "%w_load_4 = load i6 %w_addr_8" [src/aes.cpp:176]   --->   Operation 57 'load' 'w_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%array_addr_19 = getelementptr i32 %array_r, i64 0, i64 1" [src/aes.cpp:179]   --->   Operation 58 'getelementptr' 'array_addr_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%array_addr_20 = getelementptr i32 %array_r, i64 0, i64 5" [src/aes.cpp:179]   --->   Operation 59 'getelementptr' 'array_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %lshr_ln6" [src/aes.cpp:101]   --->   Operation 60 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i8 %empty" [src/aes.cpp:179]   --->   Operation 61 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (0.67ns)   --->   "%array_load_17 = load i4 %array_addr_17" [src/aes.cpp:179]   --->   Operation 62 'load' 'array_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/1] (0.35ns)   --->   "%xor_ln179_7 = xor i32 %array_load_17, i32 %zext_ln101" [src/aes.cpp:179]   --->   Operation 63 'xor' 'xor_ln179_7' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (0.67ns)   --->   "%array_load_18 = load i4 %array_addr_18" [src/aes.cpp:179]   --->   Operation 64 'load' 'array_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 65 [1/1] (0.35ns)   --->   "%xor_ln179_8 = xor i32 %array_load_18, i32 %zext_ln179" [src/aes.cpp:179]   --->   Operation 65 'xor' 'xor_ln179_8' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (0.67ns)   --->   "%array_load_19 = load i4 %array_addr_19" [src/aes.cpp:179]   --->   Operation 66 'load' 'array_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 67 [2/2] (0.67ns)   --->   "%array_load_20 = load i4 %array_addr_20" [src/aes.cpp:179]   --->   Operation 67 'load' 'array_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/2] (1.23ns)   --->   "%w_load_3 = load i6 %w_addr_7" [src/aes.cpp:176]   --->   Operation 68 'load' 'w_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_135 = trunc i32 %w_load_3" [src/aes.cpp:176]   --->   Operation 69 'trunc' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln95_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 70 'partselect' 'lshr_ln95_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln97_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 71 'partselect' 'lshr_ln97_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln99_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 72 'partselect' 'lshr_ln99_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (1.23ns)   --->   "%w_load_4 = load i6 %w_addr_8" [src/aes.cpp:176]   --->   Operation 73 'load' 'w_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_136 = trunc i32 %w_load_4" [src/aes.cpp:176]   --->   Operation 74 'trunc' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln95_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 75 'partselect' 'lshr_ln95_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln97_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 76 'partselect' 'lshr_ln97_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln99_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 77 'partselect' 'lshr_ln99_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%array_addr_21 = getelementptr i32 %array_r, i64 0, i64 9" [src/aes.cpp:179]   --->   Operation 78 'getelementptr' 'array_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%array_addr_22 = getelementptr i32 %array_r, i64 0, i64 13" [src/aes.cpp:179]   --->   Operation 79 'getelementptr' 'array_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln95_4 = zext i8 %lshr_ln95_1" [src/aes.cpp:95]   --->   Operation 80 'zext' 'zext_ln95_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln99_4 = zext i8 %lshr_ln97_1" [src/aes.cpp:99]   --->   Operation 81 'zext' 'zext_ln99_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (0.67ns)   --->   "%array_load_19 = load i4 %array_addr_19" [src/aes.cpp:179]   --->   Operation 82 'load' 'array_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 83 [1/1] (0.35ns)   --->   "%xor_ln179_9 = xor i32 %array_load_19, i32 %zext_ln95_4" [src/aes.cpp:179]   --->   Operation 83 'xor' 'xor_ln179_9' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (0.67ns)   --->   "%array_load_20 = load i4 %array_addr_20" [src/aes.cpp:179]   --->   Operation 84 'load' 'array_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 85 [1/1] (0.35ns)   --->   "%xor_ln179_10 = xor i32 %array_load_20, i32 %zext_ln99_4" [src/aes.cpp:179]   --->   Operation 85 'xor' 'xor_ln179_10' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [2/2] (0.67ns)   --->   "%array_load_21 = load i4 %array_addr_21" [src/aes.cpp:179]   --->   Operation 86 'load' 'array_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 87 [2/2] (0.67ns)   --->   "%array_load_22 = load i4 %array_addr_22" [src/aes.cpp:179]   --->   Operation 87 'load' 'array_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 1.02>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%array_addr_23 = getelementptr i32 %array_r, i64 0, i64 2" [src/aes.cpp:179]   --->   Operation 88 'getelementptr' 'array_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%array_addr_24 = getelementptr i32 %array_r, i64 0, i64 6" [src/aes.cpp:179]   --->   Operation 89 'getelementptr' 'array_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i8 %lshr_ln99_1" [src/aes.cpp:101]   --->   Operation 90 'zext' 'zext_ln101_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i8 %empty_134" [src/aes.cpp:179]   --->   Operation 91 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/2] (0.67ns)   --->   "%array_load_21 = load i4 %array_addr_21" [src/aes.cpp:179]   --->   Operation 92 'load' 'array_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 93 [1/1] (0.35ns)   --->   "%xor_ln179_11 = xor i32 %array_load_21, i32 %zext_ln101_4" [src/aes.cpp:179]   --->   Operation 93 'xor' 'xor_ln179_11' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/2] (0.67ns)   --->   "%array_load_22 = load i4 %array_addr_22" [src/aes.cpp:179]   --->   Operation 94 'load' 'array_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 95 [1/1] (0.35ns)   --->   "%xor_ln179_12 = xor i32 %array_load_22, i32 %zext_ln179_2" [src/aes.cpp:179]   --->   Operation 95 'xor' 'xor_ln179_12' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [2/2] (0.67ns)   --->   "%array_load_23 = load i4 %array_addr_23" [src/aes.cpp:179]   --->   Operation 96 'load' 'array_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 97 [2/2] (0.67ns)   --->   "%array_load_24 = load i4 %array_addr_24" [src/aes.cpp:179]   --->   Operation 97 'load' 'array_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 1.02>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%array_addr_25 = getelementptr i32 %array_r, i64 0, i64 10" [src/aes.cpp:179]   --->   Operation 98 'getelementptr' 'array_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%array_addr_26 = getelementptr i32 %array_r, i64 0, i64 14" [src/aes.cpp:179]   --->   Operation 99 'getelementptr' 'array_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln95_5 = zext i8 %lshr_ln95_2" [src/aes.cpp:95]   --->   Operation 100 'zext' 'zext_ln95_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln99_5 = zext i8 %lshr_ln97_2" [src/aes.cpp:99]   --->   Operation 101 'zext' 'zext_ln99_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/2] (0.67ns)   --->   "%array_load_23 = load i4 %array_addr_23" [src/aes.cpp:179]   --->   Operation 102 'load' 'array_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 103 [1/1] (0.35ns)   --->   "%xor_ln179_13 = xor i32 %array_load_23, i32 %zext_ln95_5" [src/aes.cpp:179]   --->   Operation 103 'xor' 'xor_ln179_13' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/2] (0.67ns)   --->   "%array_load_24 = load i4 %array_addr_24" [src/aes.cpp:179]   --->   Operation 104 'load' 'array_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 105 [1/1] (0.35ns)   --->   "%xor_ln179_14 = xor i32 %array_load_24, i32 %zext_ln99_5" [src/aes.cpp:179]   --->   Operation 105 'xor' 'xor_ln179_14' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [2/2] (0.67ns)   --->   "%array_load_25 = load i4 %array_addr_25" [src/aes.cpp:179]   --->   Operation 106 'load' 'array_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 107 [2/2] (0.67ns)   --->   "%array_load_26 = load i4 %array_addr_26" [src/aes.cpp:179]   --->   Operation 107 'load' 'array_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 1.02>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%array_addr_27 = getelementptr i32 %array_r, i64 0, i64 3" [src/aes.cpp:179]   --->   Operation 108 'getelementptr' 'array_addr_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%array_addr_28 = getelementptr i32 %array_r, i64 0, i64 7" [src/aes.cpp:179]   --->   Operation 109 'getelementptr' 'array_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i8 %lshr_ln99_2" [src/aes.cpp:101]   --->   Operation 110 'zext' 'zext_ln101_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i8 %empty_135" [src/aes.cpp:179]   --->   Operation 111 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/2] (0.67ns)   --->   "%array_load_25 = load i4 %array_addr_25" [src/aes.cpp:179]   --->   Operation 112 'load' 'array_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 113 [1/1] (0.35ns)   --->   "%xor_ln179_15 = xor i32 %array_load_25, i32 %zext_ln101_5" [src/aes.cpp:179]   --->   Operation 113 'xor' 'xor_ln179_15' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/2] (0.67ns)   --->   "%array_load_26 = load i4 %array_addr_26" [src/aes.cpp:179]   --->   Operation 114 'load' 'array_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 115 [1/1] (0.35ns)   --->   "%xor_ln179_16 = xor i32 %array_load_26, i32 %zext_ln179_3" [src/aes.cpp:179]   --->   Operation 115 'xor' 'xor_ln179_16' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [2/2] (0.67ns)   --->   "%array_load_27 = load i4 %array_addr_27" [src/aes.cpp:179]   --->   Operation 116 'load' 'array_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 117 [2/2] (0.67ns)   --->   "%array_load_28 = load i4 %array_addr_28" [src/aes.cpp:179]   --->   Operation 117 'load' 'array_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 1.02>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%array_addr_29 = getelementptr i32 %array_r, i64 0, i64 11" [src/aes.cpp:179]   --->   Operation 118 'getelementptr' 'array_addr_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%array_addr_30 = getelementptr i32 %array_r, i64 0, i64 15" [src/aes.cpp:179]   --->   Operation 119 'getelementptr' 'array_addr_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln95_6 = zext i8 %lshr_ln95_3" [src/aes.cpp:95]   --->   Operation 120 'zext' 'zext_ln95_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln99_6 = zext i8 %lshr_ln97_3" [src/aes.cpp:99]   --->   Operation 121 'zext' 'zext_ln99_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/2] (0.67ns)   --->   "%array_load_27 = load i4 %array_addr_27" [src/aes.cpp:179]   --->   Operation 122 'load' 'array_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 123 [1/1] (0.35ns)   --->   "%xor_ln179_17 = xor i32 %array_load_27, i32 %zext_ln95_6" [src/aes.cpp:179]   --->   Operation 123 'xor' 'xor_ln179_17' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/2] (0.67ns)   --->   "%array_load_28 = load i4 %array_addr_28" [src/aes.cpp:179]   --->   Operation 124 'load' 'array_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 125 [1/1] (0.35ns)   --->   "%xor_ln179_18 = xor i32 %array_load_28, i32 %zext_ln99_6" [src/aes.cpp:179]   --->   Operation 125 'xor' 'xor_ln179_18' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [2/2] (0.67ns)   --->   "%array_load_29 = load i4 %array_addr_29" [src/aes.cpp:179]   --->   Operation 126 'load' 'array_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 127 [2/2] (0.67ns)   --->   "%array_load_30 = load i4 %array_addr_30" [src/aes.cpp:179]   --->   Operation 127 'load' 'array_load_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 1.02>
ST_9 : Operation 128 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179, i4 %array_addr" [src/aes.cpp:179]   --->   Operation 128 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 129 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_6, i4 %array_addr_16" [src/aes.cpp:179]   --->   Operation 129 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i8 %lshr_ln99_3" [src/aes.cpp:101]   --->   Operation 130 'zext' 'zext_ln101_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i8 %empty_136" [src/aes.cpp:179]   --->   Operation 131 'zext' 'zext_ln179_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/2] (0.67ns)   --->   "%array_load_29 = load i4 %array_addr_29" [src/aes.cpp:179]   --->   Operation 132 'load' 'array_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 133 [1/1] (0.35ns)   --->   "%xor_ln179_19 = xor i32 %array_load_29, i32 %zext_ln101_6" [src/aes.cpp:179]   --->   Operation 133 'xor' 'xor_ln179_19' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/2] (0.67ns)   --->   "%array_load_30 = load i4 %array_addr_30" [src/aes.cpp:179]   --->   Operation 134 'load' 'array_load_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 135 [1/1] (0.35ns)   --->   "%xor_ln179_20 = xor i32 %array_load_30, i32 %zext_ln179_4" [src/aes.cpp:179]   --->   Operation 135 'xor' 'xor_ln179_20' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.67>
ST_10 : Operation 136 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_7, i4 %array_addr_17" [src/aes.cpp:179]   --->   Operation 136 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 137 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_8, i4 %array_addr_18" [src/aes.cpp:179]   --->   Operation 137 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_9, i4 %array_addr_19" [src/aes.cpp:179]   --->   Operation 138 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 139 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_10, i4 %array_addr_20" [src/aes.cpp:179]   --->   Operation 139 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 140 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_11, i4 %array_addr_21" [src/aes.cpp:179]   --->   Operation 140 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 141 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_12, i4 %array_addr_22" [src/aes.cpp:179]   --->   Operation 141 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 0.67>
ST_13 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_13, i4 %array_addr_23" [src/aes.cpp:179]   --->   Operation 142 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 143 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_14, i4 %array_addr_24" [src/aes.cpp:179]   --->   Operation 143 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 0.67>
ST_14 : Operation 144 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_15, i4 %array_addr_25" [src/aes.cpp:179]   --->   Operation 144 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 145 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_16, i4 %array_addr_26" [src/aes.cpp:179]   --->   Operation 145 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 0.67>
ST_15 : Operation 146 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_17, i4 %array_addr_27" [src/aes.cpp:179]   --->   Operation 146 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 147 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_18, i4 %array_addr_28" [src/aes.cpp:179]   --->   Operation 147 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 0.67>
ST_16 : Operation 148 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_19, i4 %array_addr_29" [src/aes.cpp:179]   --->   Operation 148 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 149 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_20, i4 %array_addr_30" [src/aes.cpp:179]   --->   Operation 149 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln182 = ret" [src/aes.cpp:182]   --->   Operation 150 'ret' 'ret_ln182' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ round]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
round_read    (read          ) [ 00000000000000000]
array_addr    (getelementptr ) [ 00111111110000000]
array_addr_16 (getelementptr ) [ 00111111110000000]
shl_ln        (bitconcatenate) [ 00100000000000000]
zext_ln174    (zext          ) [ 00000000000000000]
w_addr        (getelementptr ) [ 00100000000000000]
or_ln176      (or            ) [ 00000000000000000]
zext_ln176    (zext          ) [ 00000000000000000]
w_addr_6      (getelementptr ) [ 00100000000000000]
array_addr_17 (getelementptr ) [ 00011111111000000]
array_addr_18 (getelementptr ) [ 00011111111000000]
w_load        (load          ) [ 00000000000000000]
empty         (trunc         ) [ 00010000000000000]
lshr_ln       (partselect    ) [ 00000000000000000]
zext_ln95     (zext          ) [ 00000000000000000]
lshr_ln5      (partselect    ) [ 00000000000000000]
zext_ln99     (zext          ) [ 00000000000000000]
lshr_ln6      (partselect    ) [ 00010000000000000]
array_load    (load          ) [ 00000000000000000]
xor_ln179     (xor           ) [ 00011111110000000]
array_load_16 (load          ) [ 00000000000000000]
xor_ln179_6   (xor           ) [ 00011111110000000]
w_load_2      (load          ) [ 00000000000000000]
empty_134     (trunc         ) [ 00011100000000000]
lshr_ln95_1   (partselect    ) [ 00011000000000000]
lshr_ln97_1   (partselect    ) [ 00011000000000000]
lshr_ln99_1   (partselect    ) [ 00011100000000000]
or_ln176_1    (or            ) [ 00000000000000000]
zext_ln176_1  (zext          ) [ 00000000000000000]
w_addr_7      (getelementptr ) [ 00010000000000000]
or_ln176_2    (or            ) [ 00000000000000000]
zext_ln176_2  (zext          ) [ 00000000000000000]
w_addr_8      (getelementptr ) [ 00010000000000000]
array_addr_19 (getelementptr ) [ 00001111111100000]
array_addr_20 (getelementptr ) [ 00001111111100000]
zext_ln101    (zext          ) [ 00000000000000000]
zext_ln179    (zext          ) [ 00000000000000000]
array_load_17 (load          ) [ 00000000000000000]
xor_ln179_7   (xor           ) [ 00001111111000000]
array_load_18 (load          ) [ 00000000000000000]
xor_ln179_8   (xor           ) [ 00001111111000000]
w_load_3      (load          ) [ 00000000000000000]
empty_135     (trunc         ) [ 00001111000000000]
lshr_ln95_2   (partselect    ) [ 00001110000000000]
lshr_ln97_2   (partselect    ) [ 00001110000000000]
lshr_ln99_2   (partselect    ) [ 00001111000000000]
w_load_4      (load          ) [ 00000000000000000]
empty_136     (trunc         ) [ 00001111110000000]
lshr_ln95_3   (partselect    ) [ 00001111100000000]
lshr_ln97_3   (partselect    ) [ 00001111100000000]
lshr_ln99_3   (partselect    ) [ 00001111110000000]
array_addr_21 (getelementptr ) [ 00000111111110000]
array_addr_22 (getelementptr ) [ 00000111111110000]
zext_ln95_4   (zext          ) [ 00000000000000000]
zext_ln99_4   (zext          ) [ 00000000000000000]
array_load_19 (load          ) [ 00000000000000000]
xor_ln179_9   (xor           ) [ 00000111111100000]
array_load_20 (load          ) [ 00000000000000000]
xor_ln179_10  (xor           ) [ 00000111111100000]
array_addr_23 (getelementptr ) [ 00000011111111000]
array_addr_24 (getelementptr ) [ 00000011111111000]
zext_ln101_4  (zext          ) [ 00000000000000000]
zext_ln179_2  (zext          ) [ 00000000000000000]
array_load_21 (load          ) [ 00000000000000000]
xor_ln179_11  (xor           ) [ 00000011111110000]
array_load_22 (load          ) [ 00000000000000000]
xor_ln179_12  (xor           ) [ 00000011111110000]
array_addr_25 (getelementptr ) [ 00000001111111100]
array_addr_26 (getelementptr ) [ 00000001111111100]
zext_ln95_5   (zext          ) [ 00000000000000000]
zext_ln99_5   (zext          ) [ 00000000000000000]
array_load_23 (load          ) [ 00000000000000000]
xor_ln179_13  (xor           ) [ 00000001111111000]
array_load_24 (load          ) [ 00000000000000000]
xor_ln179_14  (xor           ) [ 00000001111111000]
array_addr_27 (getelementptr ) [ 00000000111111110]
array_addr_28 (getelementptr ) [ 00000000111111110]
zext_ln101_5  (zext          ) [ 00000000000000000]
zext_ln179_3  (zext          ) [ 00000000000000000]
array_load_25 (load          ) [ 00000000000000000]
xor_ln179_15  (xor           ) [ 00000000111111100]
array_load_26 (load          ) [ 00000000000000000]
xor_ln179_16  (xor           ) [ 00000000111111100]
array_addr_29 (getelementptr ) [ 00000000011111111]
array_addr_30 (getelementptr ) [ 00000000011111111]
zext_ln95_6   (zext          ) [ 00000000000000000]
zext_ln99_6   (zext          ) [ 00000000000000000]
array_load_27 (load          ) [ 00000000000000000]
xor_ln179_17  (xor           ) [ 00000000011111110]
array_load_28 (load          ) [ 00000000000000000]
xor_ln179_18  (xor           ) [ 00000000011111110]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
zext_ln101_6  (zext          ) [ 00000000000000000]
zext_ln179_4  (zext          ) [ 00000000000000000]
array_load_29 (load          ) [ 00000000000000000]
xor_ln179_19  (xor           ) [ 00000000001111111]
array_load_30 (load          ) [ 00000000000000000]
xor_ln179_20  (xor           ) [ 00000000001111111]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
store_ln179   (store         ) [ 00000000000000000]
ret_ln182     (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="round">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="round_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="4" slack="0"/>
<pin id="67" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="round_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="array_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="array_addr_16_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_16/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="w_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
<pin id="101" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/1 w_load_2/1 w_load_3/2 w_load_4/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="7"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="4" slack="7"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
<pin id="111" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="array_load/1 array_load_16/1 array_load_17/2 array_load_18/2 array_load_19/3 array_load_20/3 array_load_21/4 array_load_22/4 array_load_23/5 array_load_24/5 array_load_25/6 array_load_26/6 array_load_27/7 array_load_28/7 array_load_29/8 array_load_30/8 store_ln179/9 store_ln179/9 store_ln179/10 store_ln179/10 store_ln179/11 store_ln179/11 store_ln179/12 store_ln179/12 store_ln179/13 store_ln179/13 store_ln179/14 store_ln179/14 store_ln179/15 store_ln179/15 store_ln179/16 store_ln179/16 "/>
</bind>
</comp>

<comp id="114" class="1004" name="w_addr_6_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_6/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="array_addr_17_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_17/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="array_addr_18_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_18/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="w_addr_7_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_7/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="w_addr_8_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_8/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="array_addr_19_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_19/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="array_addr_20_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_20/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="array_addr_21_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_21/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="array_addr_22_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_22/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="array_addr_23_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_23/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="array_addr_24_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_24/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="array_addr_25_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_25/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="array_addr_26_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_26/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="array_addr_27_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_27/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="array_addr_28_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_28/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="array_addr_29_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_29/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="array_addr_30_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_30/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 lshr_ln95_2/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/2 lshr_ln97_2/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="0" index="3" bw="5" slack="0"/>
<pin id="289" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/2 lshr_ln99_2/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="0" index="3" bw="6" slack="0"/>
<pin id="299" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln95_1/2 lshr_ln95_3/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="0" index="3" bw="6" slack="0"/>
<pin id="309" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln97_1/2 lshr_ln97_3/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="0" index="3" bw="5" slack="0"/>
<pin id="319" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln99_1/2 lshr_ln99_3/3 "/>
</bind>
</comp>

<comp id="324" class="1005" name="reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln6 lshr_ln99_2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="shl_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln174_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_ln176_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln176/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln176_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln95_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln99_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln179_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="xor_ln179_6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_6/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="empty_134_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_134/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="or_ln176_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="1"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln176_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln176_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176_1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln176_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="1"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln176_2/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln176_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176_2/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln101_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln179_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="xor_ln179_7_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_7/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="xor_ln179_8_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_8/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="empty_135_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_135/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="empty_136_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_136/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln95_4_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="2"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_4/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln99_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="2"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_4/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="xor_ln179_9_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_9/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="xor_ln179_10_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_10/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln101_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="3"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_4/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln179_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="3"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="xor_ln179_11_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_11/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln179_12_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_12/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln95_5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="3"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_5/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln99_5_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="3"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_5/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="xor_ln179_13_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_13/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="xor_ln179_14_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_14/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln101_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="4"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_5/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln179_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="4"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_3/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln179_15_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_15/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln179_16_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_16/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln95_6_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="5"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_6/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln99_6_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="5"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_6/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="xor_ln179_17_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_17/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xor_ln179_18_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_18/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln101_6_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="6"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_6/9 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln179_4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="6"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_4/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln179_19_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_19/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln179_20_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_20/9 "/>
</bind>
</comp>

<comp id="536" class="1005" name="array_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="1"/>
<pin id="538" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="array_addr_16_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="1"/>
<pin id="543" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_16 "/>
</bind>
</comp>

<comp id="546" class="1005" name="shl_ln_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="1"/>
<pin id="548" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="552" class="1005" name="w_addr_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="1"/>
<pin id="554" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="w_addr_6_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="1"/>
<pin id="559" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_6 "/>
</bind>
</comp>

<comp id="562" class="1005" name="array_addr_17_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="1"/>
<pin id="564" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_17 "/>
</bind>
</comp>

<comp id="567" class="1005" name="array_addr_18_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="1"/>
<pin id="569" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_18 "/>
</bind>
</comp>

<comp id="572" class="1005" name="empty_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="1"/>
<pin id="574" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="577" class="1005" name="xor_ln179_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="7"/>
<pin id="579" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179 "/>
</bind>
</comp>

<comp id="582" class="1005" name="xor_ln179_6_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="7"/>
<pin id="584" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_6 "/>
</bind>
</comp>

<comp id="587" class="1005" name="empty_134_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="3"/>
<pin id="589" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_134 "/>
</bind>
</comp>

<comp id="592" class="1005" name="lshr_ln95_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="2"/>
<pin id="594" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln95_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="lshr_ln97_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="2"/>
<pin id="599" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln97_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="lshr_ln99_1_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="3"/>
<pin id="604" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln99_1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="w_addr_7_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="1"/>
<pin id="609" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_7 "/>
</bind>
</comp>

<comp id="612" class="1005" name="w_addr_8_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="1"/>
<pin id="614" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_8 "/>
</bind>
</comp>

<comp id="617" class="1005" name="array_addr_19_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="1"/>
<pin id="619" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_19 "/>
</bind>
</comp>

<comp id="622" class="1005" name="array_addr_20_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="1"/>
<pin id="624" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_20 "/>
</bind>
</comp>

<comp id="627" class="1005" name="xor_ln179_7_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="7"/>
<pin id="629" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_7 "/>
</bind>
</comp>

<comp id="632" class="1005" name="xor_ln179_8_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="7"/>
<pin id="634" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_8 "/>
</bind>
</comp>

<comp id="637" class="1005" name="empty_135_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="4"/>
<pin id="639" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_135 "/>
</bind>
</comp>

<comp id="642" class="1005" name="lshr_ln95_2_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="3"/>
<pin id="644" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln95_2 "/>
</bind>
</comp>

<comp id="647" class="1005" name="lshr_ln97_2_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="3"/>
<pin id="649" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln97_2 "/>
</bind>
</comp>

<comp id="652" class="1005" name="empty_136_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="6"/>
<pin id="654" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="empty_136 "/>
</bind>
</comp>

<comp id="657" class="1005" name="lshr_ln95_3_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="5"/>
<pin id="659" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="lshr_ln95_3 "/>
</bind>
</comp>

<comp id="662" class="1005" name="lshr_ln97_3_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="5"/>
<pin id="664" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="lshr_ln97_3 "/>
</bind>
</comp>

<comp id="667" class="1005" name="lshr_ln99_3_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="6"/>
<pin id="669" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="lshr_ln99_3 "/>
</bind>
</comp>

<comp id="672" class="1005" name="array_addr_21_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="1"/>
<pin id="674" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_21 "/>
</bind>
</comp>

<comp id="677" class="1005" name="array_addr_22_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="1"/>
<pin id="679" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_22 "/>
</bind>
</comp>

<comp id="682" class="1005" name="xor_ln179_9_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="7"/>
<pin id="684" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_9 "/>
</bind>
</comp>

<comp id="687" class="1005" name="xor_ln179_10_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="7"/>
<pin id="689" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_10 "/>
</bind>
</comp>

<comp id="692" class="1005" name="array_addr_23_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_23 "/>
</bind>
</comp>

<comp id="697" class="1005" name="array_addr_24_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="1"/>
<pin id="699" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_24 "/>
</bind>
</comp>

<comp id="702" class="1005" name="xor_ln179_11_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="7"/>
<pin id="704" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_11 "/>
</bind>
</comp>

<comp id="707" class="1005" name="xor_ln179_12_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="7"/>
<pin id="709" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_12 "/>
</bind>
</comp>

<comp id="712" class="1005" name="array_addr_25_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="1"/>
<pin id="714" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_25 "/>
</bind>
</comp>

<comp id="717" class="1005" name="array_addr_26_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="1"/>
<pin id="719" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_26 "/>
</bind>
</comp>

<comp id="722" class="1005" name="xor_ln179_13_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="7"/>
<pin id="724" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_13 "/>
</bind>
</comp>

<comp id="727" class="1005" name="xor_ln179_14_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="7"/>
<pin id="729" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_14 "/>
</bind>
</comp>

<comp id="732" class="1005" name="array_addr_27_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="1"/>
<pin id="734" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_27 "/>
</bind>
</comp>

<comp id="737" class="1005" name="array_addr_28_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="1"/>
<pin id="739" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_28 "/>
</bind>
</comp>

<comp id="742" class="1005" name="xor_ln179_15_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="7"/>
<pin id="744" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_15 "/>
</bind>
</comp>

<comp id="747" class="1005" name="xor_ln179_16_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="7"/>
<pin id="749" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_16 "/>
</bind>
</comp>

<comp id="752" class="1005" name="array_addr_29_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="1"/>
<pin id="754" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_29 "/>
</bind>
</comp>

<comp id="757" class="1005" name="array_addr_30_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="1"/>
<pin id="759" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_30 "/>
</bind>
</comp>

<comp id="762" class="1005" name="xor_ln179_17_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="7"/>
<pin id="764" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_17 "/>
</bind>
</comp>

<comp id="767" class="1005" name="xor_ln179_18_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="7"/>
<pin id="769" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_18 "/>
</bind>
</comp>

<comp id="772" class="1005" name="xor_ln179_19_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="7"/>
<pin id="774" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_19 "/>
</bind>
</comp>

<comp id="777" class="1005" name="xor_ln179_20_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="7"/>
<pin id="779" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln179_20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="112"><net_src comp="70" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="78" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="122" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="139"><net_src comp="130" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="156" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="173"><net_src comp="164" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="174" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="191"><net_src comp="182" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="192" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="209"><net_src comp="200" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="210" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="227"><net_src comp="218" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="8" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="228" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="245"><net_src comp="236" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="8" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="246" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="263"><net_src comp="254" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="93" pin="7"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="93" pin="7"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="93" pin="7"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="93" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="93" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="93" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="284" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="12" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="64" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="345"><net_src comp="328" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="16" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="355"><net_src comp="93" pin="7"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="264" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="274" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="103" pin="7"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="356" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="103" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="360" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="93" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="36" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="403"><net_src comp="324" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="103" pin="7"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="400" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="103" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="404" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="93" pin="7"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="93" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="437"><net_src comp="103" pin="7"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="427" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="103" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="430" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="455"><net_src comp="103" pin="7"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="445" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="103" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="448" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="473"><net_src comp="103" pin="7"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="463" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="103" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="466" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="324" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="103" pin="7"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="481" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="103" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="485" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="510"><net_src comp="103" pin="7"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="500" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="103" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="503" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="528"><net_src comp="103" pin="7"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="518" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="103" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="521" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="70" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="544"><net_src comp="78" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="549"><net_src comp="328" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="555"><net_src comp="86" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="560"><net_src comp="114" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="565"><net_src comp="122" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="570"><net_src comp="130" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="575"><net_src comp="352" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="580"><net_src comp="364" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="585"><net_src comp="370" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="590"><net_src comp="376" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="595"><net_src comp="294" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="600"><net_src comp="304" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="605"><net_src comp="314" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="610"><net_src comp="140" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="615"><net_src comp="148" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="620"><net_src comp="156" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="625"><net_src comp="164" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="630"><net_src comp="407" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="635"><net_src comp="413" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="640"><net_src comp="419" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="645"><net_src comp="264" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="650"><net_src comp="274" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="655"><net_src comp="423" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="660"><net_src comp="294" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="665"><net_src comp="304" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="670"><net_src comp="314" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="675"><net_src comp="174" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="680"><net_src comp="182" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="685"><net_src comp="433" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="690"><net_src comp="439" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="695"><net_src comp="192" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="700"><net_src comp="200" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="705"><net_src comp="451" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="710"><net_src comp="457" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="715"><net_src comp="210" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="720"><net_src comp="218" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="725"><net_src comp="469" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="730"><net_src comp="475" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="735"><net_src comp="228" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="740"><net_src comp="236" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="745"><net_src comp="488" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="750"><net_src comp="494" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="755"><net_src comp="246" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="760"><net_src comp="254" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="765"><net_src comp="506" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="770"><net_src comp="512" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="775"><net_src comp="524" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="780"><net_src comp="530" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="103" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {9 10 11 12 13 14 15 16 }
	Port: round | {}
	Port: w | {}
 - Input state : 
	Port: addRoundKey : array_r | {1 2 3 4 5 6 7 8 9 }
	Port: addRoundKey : round | {1 }
	Port: addRoundKey : w | {1 2 3 }
  - Chain level:
	State 1
		zext_ln174 : 1
		w_addr : 2
		w_load : 3
		array_load : 1
		array_load_16 : 1
		or_ln176 : 1
		zext_ln176 : 1
		w_addr_6 : 2
		w_load_2 : 3
	State 2
		empty : 1
		lshr_ln : 1
		zext_ln95 : 2
		lshr_ln5 : 1
		zext_ln99 : 2
		lshr_ln6 : 1
		xor_ln179 : 3
		xor_ln179_6 : 3
		array_load_17 : 1
		array_load_18 : 1
		empty_134 : 1
		lshr_ln95_1 : 1
		lshr_ln97_1 : 1
		lshr_ln99_1 : 1
		w_addr_7 : 1
		w_load_3 : 2
		w_addr_8 : 1
		w_load_4 : 2
	State 3
		xor_ln179_7 : 1
		xor_ln179_8 : 1
		array_load_19 : 1
		array_load_20 : 1
		empty_135 : 1
		lshr_ln95_2 : 1
		lshr_ln97_2 : 1
		lshr_ln99_2 : 1
		empty_136 : 1
		lshr_ln95_3 : 1
		lshr_ln97_3 : 1
		lshr_ln99_3 : 1
	State 4
		xor_ln179_9 : 1
		xor_ln179_10 : 1
		array_load_21 : 1
		array_load_22 : 1
	State 5
		xor_ln179_11 : 1
		xor_ln179_12 : 1
		array_load_23 : 1
		array_load_24 : 1
	State 6
		xor_ln179_13 : 1
		xor_ln179_14 : 1
		array_load_25 : 1
		array_load_26 : 1
	State 7
		xor_ln179_15 : 1
		xor_ln179_16 : 1
		array_load_27 : 1
		array_load_28 : 1
	State 8
		xor_ln179_17 : 1
		xor_ln179_18 : 1
		array_load_29 : 1
		array_load_30 : 1
	State 9
		xor_ln179_19 : 1
		xor_ln179_20 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    xor_ln179_fu_364   |    0    |    32   |
|          |   xor_ln179_6_fu_370  |    0    |    32   |
|          |   xor_ln179_7_fu_407  |    0    |    32   |
|          |   xor_ln179_8_fu_413  |    0    |    32   |
|          |   xor_ln179_9_fu_433  |    0    |    32   |
|          |  xor_ln179_10_fu_439  |    0    |    32   |
|          |  xor_ln179_11_fu_451  |    0    |    32   |
|    xor   |  xor_ln179_12_fu_457  |    0    |    32   |
|          |  xor_ln179_13_fu_469  |    0    |    32   |
|          |  xor_ln179_14_fu_475  |    0    |    32   |
|          |  xor_ln179_15_fu_488  |    0    |    32   |
|          |  xor_ln179_16_fu_494  |    0    |    32   |
|          |  xor_ln179_17_fu_506  |    0    |    32   |
|          |  xor_ln179_18_fu_512  |    0    |    32   |
|          |  xor_ln179_19_fu_524  |    0    |    32   |
|          |  xor_ln179_20_fu_530  |    0    |    32   |
|----------|-----------------------|---------|---------|
|   read   | round_read_read_fu_64 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       grp_fu_264      |    0    |    0    |
|          |       grp_fu_274      |    0    |    0    |
|partselect|       grp_fu_284      |    0    |    0    |
|          |       grp_fu_294      |    0    |    0    |
|          |       grp_fu_304      |    0    |    0    |
|          |       grp_fu_314      |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_328     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln174_fu_336   |    0    |    0    |
|          |   zext_ln176_fu_347   |    0    |    0    |
|          |    zext_ln95_fu_356   |    0    |    0    |
|          |    zext_ln99_fu_360   |    0    |    0    |
|          |  zext_ln176_1_fu_385  |    0    |    0    |
|          |  zext_ln176_2_fu_395  |    0    |    0    |
|          |   zext_ln101_fu_400   |    0    |    0    |
|          |   zext_ln179_fu_404   |    0    |    0    |
|          |   zext_ln95_4_fu_427  |    0    |    0    |
|   zext   |   zext_ln99_4_fu_430  |    0    |    0    |
|          |  zext_ln101_4_fu_445  |    0    |    0    |
|          |  zext_ln179_2_fu_448  |    0    |    0    |
|          |   zext_ln95_5_fu_463  |    0    |    0    |
|          |   zext_ln99_5_fu_466  |    0    |    0    |
|          |  zext_ln101_5_fu_481  |    0    |    0    |
|          |  zext_ln179_3_fu_485  |    0    |    0    |
|          |   zext_ln95_6_fu_500  |    0    |    0    |
|          |   zext_ln99_6_fu_503  |    0    |    0    |
|          |  zext_ln101_6_fu_518  |    0    |    0    |
|          |  zext_ln179_4_fu_521  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    or_ln176_fu_341    |    0    |    0    |
|    or    |   or_ln176_1_fu_380   |    0    |    0    |
|          |   or_ln176_2_fu_390   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      empty_fu_352     |    0    |    0    |
|   trunc  |    empty_134_fu_376   |    0    |    0    |
|          |    empty_135_fu_419   |    0    |    0    |
|          |    empty_136_fu_423   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   512   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|array_addr_16_reg_541|    4   |
|array_addr_17_reg_562|    4   |
|array_addr_18_reg_567|    4   |
|array_addr_19_reg_617|    4   |
|array_addr_20_reg_622|    4   |
|array_addr_21_reg_672|    4   |
|array_addr_22_reg_677|    4   |
|array_addr_23_reg_692|    4   |
|array_addr_24_reg_697|    4   |
|array_addr_25_reg_712|    4   |
|array_addr_26_reg_717|    4   |
|array_addr_27_reg_732|    4   |
|array_addr_28_reg_737|    4   |
|array_addr_29_reg_752|    4   |
|array_addr_30_reg_757|    4   |
|  array_addr_reg_536 |    4   |
|  empty_134_reg_587  |    8   |
|  empty_135_reg_637  |    8   |
|  empty_136_reg_652  |    8   |
|    empty_reg_572    |    8   |
| lshr_ln95_1_reg_592 |    8   |
| lshr_ln95_2_reg_642 |    8   |
| lshr_ln95_3_reg_657 |    8   |
| lshr_ln97_1_reg_597 |    8   |
| lshr_ln97_2_reg_647 |    8   |
| lshr_ln97_3_reg_662 |    8   |
| lshr_ln99_1_reg_602 |    8   |
| lshr_ln99_3_reg_667 |    8   |
|       reg_324       |    8   |
|    shl_ln_reg_546   |    6   |
|   w_addr_6_reg_557  |    6   |
|   w_addr_7_reg_607  |    6   |
|   w_addr_8_reg_612  |    6   |
|    w_addr_reg_552   |    6   |
| xor_ln179_10_reg_687|   32   |
| xor_ln179_11_reg_702|   32   |
| xor_ln179_12_reg_707|   32   |
| xor_ln179_13_reg_722|   32   |
| xor_ln179_14_reg_727|   32   |
| xor_ln179_15_reg_742|   32   |
| xor_ln179_16_reg_747|   32   |
| xor_ln179_17_reg_762|   32   |
| xor_ln179_18_reg_767|   32   |
| xor_ln179_19_reg_772|   32   |
| xor_ln179_20_reg_777|   32   |
| xor_ln179_6_reg_582 |   32   |
| xor_ln179_7_reg_627 |   32   |
| xor_ln179_8_reg_632 |   32   |
| xor_ln179_9_reg_682 |   32   |
|  xor_ln179_reg_577  |   32   |
+---------------------+--------+
|        Total        |   710  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   4  |   6  |   24   ||    20   |
|  grp_access_fu_93 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_103 |  p0  |  16  |   4  |   64   ||    65   |
| grp_access_fu_103 |  p1  |   8  |  32  |   256  ||    43   |
| grp_access_fu_103 |  p2  |  16  |   0  |    0   ||    65   |
| grp_access_fu_103 |  p4  |   8  |   4  |   32   ||    43   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   376  ||   3.47  ||   256   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   512  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   256  |
|  Register |    -   |   710  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   710  |   768  |
+-----------+--------+--------+--------+
