{
	"route__net": 511,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 141,
	"route__wirelength__iter:1": 8168,
	"route__drc_errors__iter:2": 63,
	"route__wirelength__iter:2": 8085,
	"route__drc_errors__iter:3": 67,
	"route__wirelength__iter:3": 8152,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 8148,
	"route__drc_errors": 0,
	"route__wirelength": 8148,
	"route__vias": 3213,
	"route__vias__singlecut": 3213,
	"route__vias__multicut": 0,
	"design__io": 37,
	"design__die__area": 11112.1,
	"design__core__area": 7727.41,
	"design__instance__count": 582,
	"design__instance__area": 4237.81,
	"design__instance__count__stdcell": 582,
	"design__instance__area__stdcell": 4237.81,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.548413,
	"design__instance__utilization__stdcell": 0.548413,
	"design__instance__count__class:fill_cell": 64,
	"design__instance__count__class:tap_cell": 102,
	"design__instance__count__class:clock_buffer": 7,
	"design__instance__count__class:timing_repair_buffer": 53,
	"design__instance__count__class:inverter": 66,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 33,
	"design__instance__count__class:multi_input_combinational_cell": 320,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}