#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct  9 16:39:23 2023
# Process ID: 13216
# Current directory: C:/Users/kmironp/Desktop/soc_book_examples/fpga/Arty_S7_fpga/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4480 C:\Users\kmironp\Desktop\soc_book_examples\fpga\Arty_S7_fpga\project_1\project_1.xpr
# Log file: C:/Users/kmironp/Desktop/soc_book_examples/fpga/Arty_S7_fpga/project_1/vivado.log
# Journal file: C:/Users/kmironp/Desktop/soc_book_examples/fpga/Arty_S7_fpga/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kmironp/Desktop/soc_book_examples/fpga/Arty_S7_fpga/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/work/soc_book_example_12_Jul_2019/fpga/Arty_S7_fpga/project_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/kmironp/Desktop/soc_book_examples/fpga/Arty_S7_fpga/cortex_m3_designstart_eval/cortexm3integration_ds_obs/verilog/CORTEXM3INTEGRATIONDS.v', nor could it be found using path 'C:/work/soc_book_example_12_Jul_2019/fpga/Arty_S7_fpga/cortex_m3_designstart_eval/cortexm3integration_ds_obs/verilog/CORTEXM3INTEGRATIONDS.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/kmironp/Desktop/soc_book_examples/fpga/Arty_S7_fpga/cortex_m3_designstart_eval/cortexm3integration_ds/verilog/cm3_code_mux.v', nor could it be found using path 'C:/work/soc_book_example_12_Jul_2019/fpga/Arty_S7_fpga/cortex_m3_designstart_eval/cortexm3integration_ds/verilog/cm3_code_mux.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/kmironp/Desktop/soc_book_examples/fpga/Arty_S7_fpga/cortex_m3_designstart_eval/cortexm3integration_ds_obs/verilog/cortexm3ds_logic.v', nor could it be found using path 'C:/work/soc_book_example_12_Jul_2019/fpga/Arty_S7_fpga/cortex_m3_designstart_eval/cortexm3integration_ds_obs/verilog/cortexm3ds_logic.v'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'sys_clk_generator_clk_wiz_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/kmironp/Users/Joseph Yiu/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/Joseph Yiu/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/kmironp/Users/Joseph', nor could it be found using path 'C:/Users/Joseph'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/kmironp/Users/Joseph Yiu/AppData/Roaming/Xilinx/Vivado/Yiu/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/Joseph Yiu/AppData/Roaming/Xilinx/Vivado/Yiu/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/kmironp/Users/Joseph', nor could it be found using path 'C:/Users/Joseph'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/kmironp/Users/Joseph Yiu/AppData/Roaming/Xilinx/Vivado/Yiu/work/Arty_S7/cm3_test1/project_1/Yiu/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/Joseph Yiu/AppData/Roaming/Xilinx/Vivado/Yiu/work/Arty_S7/cm3_test1/project_1/Yiu/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 731.984 ; gain = 118.121
update_compile_order -fileset sources_1
open_bd_design {C:/Users/kmironp/Desktop/soc_book_examples/fpga/Arty_S7_fpga/project_1/project_1.srcs/sources_1/bd/sys_clk_generator/sys_clk_generator.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <sys_clk_generator> from BD file <C:/Users/kmironp/Desktop/soc_book_examples/fpga/Arty_S7_fpga/project_1/project_1.srcs/sources_1/bd/sys_clk_generator/sys_clk_generator.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 16:40:31 2023...
