// Seed: 1370378056
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign module_1.id_13 = 0;
  assign id_1[-1-1] = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd25,
    parameter id_3  = 32'd44
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_10,
      id_7,
      id_4,
      id_10
  );
  inout wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_13 = 1;
  wire [  1 : id_3] id_14;
  wire [id_13 : -1] id_15;
  assign id_8[-1] = id_2;
endmodule
