#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sun Mar 29 23:00:09 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":1:7:1:20|Synthesizing module fifo_sync_8bit in library work.

	pFifoDepth=32'b00000000000000000000000000001000
   Generated name = fifo_sync_8bit_8s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":66:9:66:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":67:4:67:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":70:5:70:12|Referenced variable wRamWrEn is not in sensitivity list.
@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":78:9:78:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":79:4:79:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":82:5:82:12|Referenced variable wRamRdEn is not in sensitivity list.
@N: CG179 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":106:17:106:26|Removing redundant assignment.
@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":89:9:89:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":90:4:90:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":95:7:95:14|Referenced variable wRamWrEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":94:5:94:12|Referenced variable wRamRdEn is not in sensitivity list.
@W: CL168 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":41:12:41:24|Removing instance ram512x8_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":90:1:90:2|Feedback mux created for signal rDataCount[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":90:1:90:2|Latch generated from always block for signal rDataCount[2:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":1:7:1:19|Synthesizing module ft2232h_async in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":2:7:2:21|Synthesizing module ftdi_fifo_async in library work.

	pTxFifoDepth=32'b00000000000000000000000000001000
	pRxFifoDepth=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_async_8s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":214:9:214:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:4:215:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":219:6:219:12|Referenced variable wTxFull is not in sensitivity list.
@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":229:9:229:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":234:14:234:20|Referenced variable wRxData is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":230:4:230:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":233:6:233:13|Referenced variable wRxEmpty is not in sensitivity list.
@W: CG1273 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":61:17:61:20|An input port (port iClk) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":85:11:85:21|Removing wire wRxFifoData, as there is no assignment to it.
@W: CG360 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":86:5:86:11|Removing wire oRxFlag, as there is no assignment to it.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|Latch generated from always block for signal rTxData[7:0]; possible missing assignment in an if or case statement.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 1 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 2 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 3 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 4 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 5 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 7 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL177 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":128:0:128:5|Sharing sequential element rTxWrite. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":34:25:34:28|*Output P1A2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":34:13:34:16|*Output P1A8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":34:19:34:22|*Output P1A9 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":33:14:33:17|Input BTN1 is unused.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Register bit rSiwu is always 1.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Trying to extract state machine for register rFifoState.
Extracted state machine for register rFifoState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":27:6:27:15|Input iTxRdEmpty is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":28:12:28:18|Input iTxData is unused.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":23:13:23:19|*Output oRdData has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":15:6:15:9|Input iClk is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":16:6:16:10|Input iWrEn is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":22:12:22:18|Input iWrData is unused.
@W: CL138 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":126:0:126:5|Removing register 'rUartError' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":135:0:135:5|Register bit oUartTxBusy is always 0.
@N: CL134 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":46:0:46:5|Found RAM rFifoData, depth=4, width=8
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rWritePtr[2] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rReadPtr[2] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rReadPtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rWritePtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[17] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 17 of tx_clk_divider[17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[16] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 16 of tx_clk_divider[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[15] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 15 of tx_clk_divider[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register recv_state.
Extracted state machine for register recv_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine recv_state
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine tx_state
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[14] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 14 of tx_clk_divider[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 29 23:00:09 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 29 23:00:10 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 29 23:00:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Mar 29 23:00:11 2020

###########################################################]
Pre-mapping Report

# Sun Mar 29 23:00:11 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_8 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_8 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_7 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_7 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_6 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_6 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_5 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_5 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_4 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_4 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_3 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_3 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_2 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_2 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_1 (in view: work.fifo_sync_8bit_8s(verilog)) on net oRdData_1 (in view: work.fifo_sync_8bit_8s(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Removing sequential instance fifo_inst.ft2232h_inst.rWrDelay because it is equivalent to instance fifo_inst.ft2232h_inst.rTxRdEn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":215:1:215:2|Removing sequential instance rTxData[6] because it is equivalent to instance rTxData[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":86:5:86:11|Tristate driver P1A2 (in view: work.top(verilog)) on net P1A2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:13:34:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":215:1:215:2|Sequential instance rTxData_0[0] is reduced to a combinational gate by constant propagation.
@N: BN115 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ftdi_fifo\ftdi_fifo.v":69:1:69:12|Removing instance tx_fifo_inst (in view: work.ftdi_fifo_async_8s_8s(verilog)) of type view:work.fifo_sync_8bit_8s_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Removing sequential instance rRxWrEn (in view: work.ft2232h_async(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Removing sequential instance rRxData[7:0] (in view: work.ft2232h_async(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                       Clock                     Clock
Clock                                  Frequency     Period        Type                        Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
System                                 502.3 MHz     1.991         system                      system_clkgroup           3    
top_pll|PLLOUTGLOBAL_derived_clock     68.9 MHz      14.521        derived (from top|iClk)     Autoconstr_clkgroup_0     128  
top|iClk                               17.2 MHz      58.085        inferred                    Autoconstr_clkgroup_0     0    
==============================================================================================================================

@W: MT531 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":90:1:90:2|Found signal identified as System clock which controls 3 sequential elements including fifo_inst.rx_fifo_inst.rDataCount[2:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rFifoState[4:0] (in view: work.ft2232h_async(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 29 23:00:11 2020

###########################################################]
Map & Optimize Report

# Sun Mar 29 23:00:12 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_1 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_1 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_2 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_2 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_3 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_3 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_4 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_4 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_5 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_5 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_6 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_6 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_7 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_7 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_8 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_8 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver oRxData_t[0] (in view: work.ftdi_fifo_async_8s_8s(verilog)) on net oRxData[0] (in view: work.ftdi_fifo_async_8s_8s(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver oRxData_t[1] (in view: work.ftdi_fifo_async_8s_8s(verilog)) on net oRxData[1] (in view: work.ftdi_fifo_async_8s_8s(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_out is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.rx_clk_divider[17:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_clk_divider[13:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":91:0:91:5|Found counter in view:work.uart_Z1(verilog) instance tx_clk_divider[13:0] 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
@W: FX703 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\fifo.v":46:0:46:5|Unable to map RAM instance rFifoData[7:0] to RAM for technology specified. 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
Encoding state machine rFifoState[4:0] (in view: work.ft2232h_async(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MF794 |RAM rFifoData[7:0] required 36 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":90:1:90:2|Sequential instance fifo_inst.rx_fifo_inst.rDataCount[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":90:1:90:2|Sequential instance fifo_inst.rx_fifo_inst.rDataCount[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":90:1:90:2|Sequential instance fifo_inst.rx_fifo_inst.rDataCount[2] is reduced to a combinational gate by constant propagation.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N: MF794 |RAM rFifoData[7:0] required 72 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -4.01ns		 276 /       183
   2		0h:00m:00s		    -4.01ns		 259 /       183
   3		0h:00m:00s		    -2.61ns		 259 /       183

   4		0h:00m:01s		    -0.73ns		 316 /       183
   5		0h:00m:01s		     0.19ns		 316 /       183
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\top_pll.v":13:13:13:24|SB_GB inserted on the net wPllLocked.
@N: FX1017 :|SB_GB inserted on the net wPllLocked_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 147MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 147MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 183 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_PAD           183        rTxByte_esr[0] 
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 147MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 148MB)

@W: MT420 |Found inferred clock top|iClk with period 11.17ns. Please declare a user-defined clock on object "p:iClk"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 11.17ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Mar 29 23:00:14 2020
#


Top view:               top
Requested Frequency:    89.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.971

                                       Requested     Estimated     Requested     Estimated                 Clock                       Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     89.5 MHz      76.1 MHz      11.171        13.142        -1.971      derived (from top|iClk)     Autoconstr_clkgroup_0
top|iClk                               89.5 MHz      NA            11.171        NA            DCM/PLL     inferred                    Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  11.171      -1.971  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                          Arrival           
Instance                             Reference                              Type         Pin     Net                   Time        Slack 
                                     Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_countdown[0]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_countdown_3        0.796       -1.971
DUT.uart_inst0.rx_countdown[1]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_countdown[1]       0.796       -1.771
DUT.uart_inst0.rx_countdown[2]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_countdown[2]       0.796       -1.571
DUT.uart_inst0.tx_clk_divider[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[0]     0.796       -1.409
DUT.uart_inst0.rx_clk_divider[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_clk_divider[1]     0.796       -1.378
DUT.uart_inst0.rx_countdown[3]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_countdown[3]       0.796       -1.371
DUT.uart_inst0.rx_countdown[5]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_countdown[5]       0.796       -1.367
DUT.uart_inst0.tx_clk_divider[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[1]     0.796       -1.336
DUT.uart_inst0.tx_clk_divider[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[8]     0.796       -1.336
DUT.uart_inst0.rx_clk_divider[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_clk_divider[2]     0.796       -1.305
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                   Required           
Instance                                Reference                              Type         Pin     Net                            Time         Slack 
                                        Clock                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.recv_state[2]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[2]              11.016       -1.971
DUT.uart_inst0.tx_bits_remaining[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       un1_tx_bits_remaining_axb0     11.016       -1.409
DUT.uart_inst0.tx_out                   top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_out_6                       11.016       -1.409
DUT.uart_inst0.recv_state[5]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[5]              11.016       -1.378
DUT.uart_inst0.tx_bits_remaining[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       tx_bits_remaining_RNO[1]       11.016       -1.378
DUT.uart_inst0.tx_bits_remaining[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       tx_bits_remaining              11.016       -1.378
DUT.uart_inst0.recv_state[6]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[6]              11.016       -1.305
DUT.uart_inst0.tx_bits_remaining[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       tx_bits_remaining_RNO[2]       11.016       -1.285
DUT.uart_inst0.recv_state[0]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss_0_i[0]          11.016       -1.274
DUT.uart_inst0.recv_state[3]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[3]              11.016       -1.274
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.171
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.016

    - Propagation time:                      12.987
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.971

    Number of logic level(s):                10
    Starting point:                          DUT.uart_inst0.rx_countdown[0] / Q
    Ending point:                            DUT.uart_inst0.recv_state[2] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_countdown[0]                       SB_DFFE      Q        Out     0.796     0.796       -         
rx_countdown_3                                       Net          -        -       0.834     -           22        
DUT.uart_inst0.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.630       -         
DUT.uart_inst0.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.380     2.009       -         
rx_countdown_3_cry_0_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         2.023       -         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.186     2.209       -         
rx_countdown_3_cry_1_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         2.223       -         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.186     2.409       -         
rx_countdown_3_cry_2_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         2.423       -         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.186     2.609       -         
rx_countdown_3_cry_3_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c             SB_CARRY     CI       In      -         2.623       -         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c             SB_CARRY     CO       Out     0.186     2.809       -         
rx_countdown_3_cry_4_s1                              Net          -        -       0.386     -           1         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c_RNISHMM     SB_LUT4      I3       In      -         3.195       -         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c_RNISHMM     SB_LUT4      O        Out     0.465     3.660       -         
rx_countdown_3_s1[5]                                 Net          -        -       1.371     -           12        
DUT.uart_inst0.recv_state_RNO_8[2]                   SB_LUT4      I2       In      -         5.032       -         
DUT.uart_inst0.recv_state_RNO_8[2]                   SB_LUT4      O        Out     0.558     5.590       -         
g0_i_a3_0_5                                          Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO_3[2]                   SB_LUT4      I0       In      -         6.961       -         
DUT.uart_inst0.recv_state_RNO_3[2]                   SB_LUT4      O        Out     0.661     7.622       -         
g0_i_a3_0_7                                          Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO_0[2]                   SB_LUT4      I1       In      -         8.993       -         
DUT.uart_inst0.recv_state_RNO_0[2]                   SB_LUT4      O        Out     0.558     9.551       -         
N_6_0                                                Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO[2]                     SB_LUT4      I1       In      -         10.922      -         
DUT.uart_inst0.recv_state_RNO[2]                     SB_LUT4      O        Out     0.558     11.480      -         
recv_state_nss[2]                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.recv_state[2]                         SB_DFF       D        In      -         12.987      -         
===================================================================================================================
Total path delay (propagation time + setup) of 13.142 is 4.875(37.1%) logic and 8.267(62.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.171
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.016

    - Propagation time:                      12.787
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.771

    Number of logic level(s):                9
    Starting point:                          DUT.uart_inst0.rx_countdown[1] / Q
    Ending point:                            DUT.uart_inst0.recv_state[2] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_countdown[1]                       SB_DFFE      Q        Out     0.796     0.796       -         
rx_countdown[1]                                      Net          -        -       0.834     -           13        
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     I0       In      -         1.630       -         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.380     2.009       -         
rx_countdown_3_cry_1_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         2.023       -         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.186     2.209       -         
rx_countdown_3_cry_2_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         2.223       -         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.186     2.409       -         
rx_countdown_3_cry_3_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c             SB_CARRY     CI       In      -         2.423       -         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c             SB_CARRY     CO       Out     0.186     2.609       -         
rx_countdown_3_cry_4_s1                              Net          -        -       0.386     -           1         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c_RNISHMM     SB_LUT4      I3       In      -         2.995       -         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c_RNISHMM     SB_LUT4      O        Out     0.465     3.461       -         
rx_countdown_3_s1[5]                                 Net          -        -       1.371     -           12        
DUT.uart_inst0.recv_state_RNO_8[2]                   SB_LUT4      I2       In      -         4.832       -         
DUT.uart_inst0.recv_state_RNO_8[2]                   SB_LUT4      O        Out     0.558     5.390       -         
g0_i_a3_0_5                                          Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO_3[2]                   SB_LUT4      I0       In      -         6.761       -         
DUT.uart_inst0.recv_state_RNO_3[2]                   SB_LUT4      O        Out     0.661     7.422       -         
g0_i_a3_0_7                                          Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO_0[2]                   SB_LUT4      I1       In      -         8.793       -         
DUT.uart_inst0.recv_state_RNO_0[2]                   SB_LUT4      O        Out     0.558     9.351       -         
N_6_0                                                Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO[2]                     SB_LUT4      I1       In      -         10.722      -         
DUT.uart_inst0.recv_state_RNO[2]                     SB_LUT4      O        Out     0.558     11.280      -         
recv_state_nss[2]                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.recv_state[2]                         SB_DFF       D        In      -         12.787      -         
===================================================================================================================
Total path delay (propagation time + setup) of 12.942 is 4.689(36.2%) logic and 8.253(63.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.171
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.016

    - Propagation time:                      12.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.571

    Number of logic level(s):                8
    Starting point:                          DUT.uart_inst0.rx_countdown[2] / Q
    Ending point:                            DUT.uart_inst0.recv_state[2] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_countdown[2]                       SB_DFFE      Q        Out     0.796     0.796       -         
rx_countdown[2]                                      Net          -        -       0.834     -           12        
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     I0       In      -         1.630       -         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.380     2.009       -         
rx_countdown_3_cry_2_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         2.023       -         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.186     2.209       -         
rx_countdown_3_cry_3_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c             SB_CARRY     CI       In      -         2.223       -         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c             SB_CARRY     CO       Out     0.186     2.409       -         
rx_countdown_3_cry_4_s1                              Net          -        -       0.386     -           1         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c_RNISHMM     SB_LUT4      I3       In      -         2.795       -         
DUT.uart_inst0.rx_countdown_3_cry_4_s1_c_RNISHMM     SB_LUT4      O        Out     0.465     3.261       -         
rx_countdown_3_s1[5]                                 Net          -        -       1.371     -           12        
DUT.uart_inst0.recv_state_RNO_8[2]                   SB_LUT4      I2       In      -         4.632       -         
DUT.uart_inst0.recv_state_RNO_8[2]                   SB_LUT4      O        Out     0.558     5.190       -         
g0_i_a3_0_5                                          Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO_3[2]                   SB_LUT4      I0       In      -         6.561       -         
DUT.uart_inst0.recv_state_RNO_3[2]                   SB_LUT4      O        Out     0.661     7.222       -         
g0_i_a3_0_7                                          Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO_0[2]                   SB_LUT4      I1       In      -         8.593       -         
DUT.uart_inst0.recv_state_RNO_0[2]                   SB_LUT4      O        Out     0.558     9.151       -         
N_6_0                                                Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO[2]                     SB_LUT4      I1       In      -         10.522      -         
DUT.uart_inst0.recv_state_RNO[2]                     SB_LUT4      O        Out     0.558     11.080      -         
recv_state_nss[2]                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.recv_state[2]                         SB_DFF       D        In      -         12.587      -         
===================================================================================================================
Total path delay (propagation time + setup) of 12.742 is 4.503(35.3%) logic and 8.239(64.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.171
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.016

    - Propagation time:                      12.425
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.409

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[0] / Q
    Ending point:                            DUT.uart_inst0.tx_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[0]              SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[0]                             Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIBPK2[0]      SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIBPK2[0]      SB_LUT4      O        Out     0.661     3.056       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.427       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.661     5.089       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_countdown_RNI3MLP6[1]       SB_LUT4      I0       In      -         6.460       -         
DUT.uart_inst0.tx_countdown_RNI3MLP6[1]       SB_LUT4      O        Out     0.661     7.121       -         
N_85                                          Net          -        -       1.371     -           5         
DUT.uart_inst0.tx_out_RNO_0                   SB_LUT4      I3       In      -         8.492       -         
DUT.uart_inst0.tx_out_RNO_0                   SB_LUT4      O        Out     0.465     8.957       -         
N_89                                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_out_RNO                     SB_LUT4      I1       In      -         10.329      -         
DUT.uart_inst0.tx_out_RNO                     SB_LUT4      O        Out     0.589     10.918      -         
tx_out_6                                      Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_out                         SB_DFFE      D        In      -         12.425      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.580 is 3.990(31.7%) logic and 8.590(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.171
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.016

    - Propagation time:                      12.425
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.409

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[0] / Q
    Ending point:                            DUT.uart_inst0.tx_bits_remaining[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[0]              SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[0]                             Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIBPK2[0]      SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIBPK2[0]      SB_LUT4      O        Out     0.661     3.056       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.427       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.661     5.089       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_countdown_RNI3MLP6[1]       SB_LUT4      I0       In      -         6.460       -         
DUT.uart_inst0.tx_countdown_RNI3MLP6[1]       SB_LUT4      O        Out     0.661     7.121       -         
N_85                                          Net          -        -       1.371     -           5         
DUT.uart_inst0.tx_state_RNINQKO8[0]           SB_LUT4      I3       In      -         8.492       -         
DUT.uart_inst0.tx_state_RNINQKO8[0]           SB_LUT4      O        Out     0.465     8.957       -         
N_22                                          Net          -        -       1.371     -           4         
DUT.uart_inst0.tx_bits_remaining_RNO[0]       SB_LUT4      I1       In      -         10.329      -         
DUT.uart_inst0.tx_bits_remaining_RNO[0]       SB_LUT4      O        Out     0.589     10.918      -         
un1_tx_bits_remaining_axb0                    Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_bits_remaining[0]           SB_DFFSR     D        In      -         12.425      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.580 is 3.990(31.7%) logic and 8.590(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 148MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 148MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             7 uses
SB_CARRY        39 uses
SB_DFF          19 uses
SB_DFFE         113 uses
SB_DFFESR       8 uses
SB_DFFSR        37 uses
SB_DFFSS        6 uses
SB_GB           2 uses
VCC             7 uses
SB_LUT4         297 uses

I/O ports: 22
I/O primitives: 21
SB_IO          20 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   183 (3%)
Total load per clock:
   top|iClk: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 183

@S |Mapping Summary:
Total  LUTs: 297 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 297 = 297 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 148MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Mar 29 23:00:14 2020

###########################################################]
