Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/shft_9.v" into library work
Parsing module <shft_9>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/seven_seg_13.v" into library work
Parsing module <seven_seg_13>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/nv_11.v" into library work
Parsing module <nv_11>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/dec_ctr_15.v" into library work
Parsing module <dec_ctr_15>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/decoder_14.v" into library work
Parsing module <decoder_14>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/counter_12.v" into library work
Parsing module <counter_12>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/comp_10.v" into library work
Parsing module <comp_10>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/bool_8.v" into library work
Parsing module <bool_8>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/adder_7.v" into library work
Parsing module <adder_7>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/reset_conditioner_3.v" into library work
Parsing module <reset_conditioner_3>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v" into library work
Parsing module <new_alu_1>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/mult_seven_seg_4.v" into library work
Parsing module <mult_seven_seg_4>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/mult_dec_ctr_5.v" into library work
Parsing module <mult_dec_ctr_5>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/edge_detector_2.v" into library work
Parsing module <edge_detector_2>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/counter_6.v" into library work
Parsing module <counter_6>.
Analyzing Verilog file "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <new_alu_1>.

Elaborating module <adder_7>.

Elaborating module <bool_8>.

Elaborating module <shft_9>.

Elaborating module <comp_10>.

Elaborating module <nv_11>.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v" Line 95: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v" Line 101: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v" Line 102: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v" Line 103: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v" Line 104: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v" Line 105: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v" Line 109: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v" Line 110: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v" Line 111: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v" Line 112: Result of 4-bit expression is truncated to fit in 2-bit target.

Elaborating module <edge_detector_2>.

Elaborating module <reset_conditioner_3>.

Elaborating module <mult_seven_seg_4>.

Elaborating module <counter_12>.

Elaborating module <seven_seg_13>.

Elaborating module <decoder_14>.

Elaborating module <mult_dec_ctr_5>.

Elaborating module <dec_ctr_15>.

Elaborating module <counter_6>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<22:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 46                                             |
    | Transitions        | 135                                            |
    | Inputs             | 24                                             |
    | Outputs            | 44                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_miso> created at line 135
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 135
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 135
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 135
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 135
    Found 1-bit tristate buffer for signal <avr_rx> created at line 135
    Found 1-bit tristate buffer for signal <M_edge_detector_in> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<15>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<14>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<13>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<12>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<11>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<10>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<9>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<8>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<7>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<6>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<5>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<4>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<3>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<2>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<1>> created at line 135
    Found 1-bit tristate buffer for signal <M_seg_values<0>> created at line 135
    Found 1-bit tristate buffer for signal <io_seg<7>> created at line 135
    Found 1-bit tristate buffer for signal <io_seg<6>> created at line 135
    Found 1-bit tristate buffer for signal <io_seg<5>> created at line 135
    Found 1-bit tristate buffer for signal <io_seg<4>> created at line 135
    Found 1-bit tristate buffer for signal <io_seg<3>> created at line 135
    Found 1-bit tristate buffer for signal <io_seg<2>> created at line 135
    Found 1-bit tristate buffer for signal <io_seg<1>> created at line 135
    Found 1-bit tristate buffer for signal <io_seg<0>> created at line 135
    Found 1-bit tristate buffer for signal <io_sel<3>> created at line 135
    Found 1-bit tristate buffer for signal <io_sel<2>> created at line 135
    Found 1-bit tristate buffer for signal <io_sel<1>> created at line 135
    Found 1-bit tristate buffer for signal <io_sel<0>> created at line 135
    Summary:
	inferred  21 Multiplexer(s).
	inferred  35 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <new_alu_1>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/new_alu_1.v".
    Summary:
	inferred  13 Multiplexer(s).
Unit <new_alu_1> synthesized.

Synthesizing Unit <adder_7>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/adder_7.v".
    Found 16-bit subtractor for signal <firstNumber[15]_secondNumber[15]_sub_5_OUT> created at line 22.
    Found 16-bit adder for signal <firstNumber[15]_secondNumber[15]_add_1_OUT> created at line 19.
    Found 16x16-bit multiplier for signal <n0019> created at line 25.
    Found 16-bit 4-to-1 multiplexer for signal <answer> created at line 11.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <adder_7> synthesized.

Synthesizing Unit <div_16s_16s>.
    Related source file is "".
    Found 16-bit subtractor for signal <a[15]_unary_minus_1_OUT> created at line 0.
    Found 16-bit subtractor for signal <b[15]_unary_minus_3_OUT> created at line 0.
    Found 32-bit adder for signal <n1002> created at line 0.
    Found 32-bit adder for signal <GND_5_o_b[15]_add_5_OUT> created at line 0.
    Found 31-bit adder for signal <n1006> created at line 0.
    Found 31-bit adder for signal <GND_5_o_b[15]_add_7_OUT> created at line 0.
    Found 30-bit adder for signal <n1010> created at line 0.
    Found 30-bit adder for signal <GND_5_o_b[15]_add_9_OUT> created at line 0.
    Found 29-bit adder for signal <n1014> created at line 0.
    Found 29-bit adder for signal <GND_5_o_b[15]_add_11_OUT> created at line 0.
    Found 28-bit adder for signal <n1018> created at line 0.
    Found 28-bit adder for signal <GND_5_o_b[15]_add_13_OUT> created at line 0.
    Found 27-bit adder for signal <n1022> created at line 0.
    Found 27-bit adder for signal <GND_5_o_b[15]_add_15_OUT> created at line 0.
    Found 26-bit adder for signal <n1026> created at line 0.
    Found 26-bit adder for signal <GND_5_o_b[15]_add_17_OUT> created at line 0.
    Found 25-bit adder for signal <n1030> created at line 0.
    Found 25-bit adder for signal <GND_5_o_b[15]_add_19_OUT> created at line 0.
    Found 24-bit adder for signal <n1034> created at line 0.
    Found 24-bit adder for signal <GND_5_o_b[15]_add_21_OUT> created at line 0.
    Found 23-bit adder for signal <n1038> created at line 0.
    Found 23-bit adder for signal <GND_5_o_b[15]_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <n1042> created at line 0.
    Found 22-bit adder for signal <GND_5_o_b[15]_add_25_OUT> created at line 0.
    Found 21-bit adder for signal <n1046> created at line 0.
    Found 21-bit adder for signal <GND_5_o_b[15]_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <n1050> created at line 0.
    Found 20-bit adder for signal <GND_5_o_b[15]_add_29_OUT> created at line 0.
    Found 19-bit adder for signal <n1054> created at line 0.
    Found 19-bit adder for signal <GND_5_o_b[15]_add_31_OUT> created at line 0.
    Found 18-bit adder for signal <n1058> created at line 0.
    Found 18-bit adder for signal <GND_5_o_b[15]_add_33_OUT> created at line 0.
    Found 17-bit adder for signal <n1062> created at line 0.
    Found 17-bit adder for signal <GND_5_o_b[15]_add_35_OUT> created at line 0.
    Found 17-bit adder for signal <GND_5_o_BUS_0001_add_38_OUT[16:0]> created at line 0.
    Found 32-bit comparator greater for signal <BUS_0001_INV_490_o> created at line 0
    Found 31-bit comparator greater for signal <BUS_0002_INV_489_o> created at line 0
    Found 30-bit comparator greater for signal <BUS_0003_INV_488_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0004_INV_487_o> created at line 0
    Found 28-bit comparator greater for signal <BUS_0005_INV_486_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0006_INV_485_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0007_INV_484_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0008_INV_483_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0009_INV_482_o> created at line 0
    Found 23-bit comparator greater for signal <BUS_0010_INV_481_o> created at line 0
    Found 22-bit comparator greater for signal <BUS_0011_INV_480_o> created at line 0
    Found 21-bit comparator greater for signal <BUS_0012_INV_479_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0013_INV_478_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0014_INV_477_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0015_INV_476_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0016_INV_475_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0017_INV_474_o> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 244 Multiplexer(s).
Unit <div_16s_16s> synthesized.

Synthesizing Unit <bool_8>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/bool_8.v".
    Summary:
	inferred  10 Multiplexer(s).
Unit <bool_8> synthesized.

Synthesizing Unit <shft_9>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/shft_9.v".
    Found 16-bit shifter logical left for signal <firstNumber[15]_secondNumber[3]_shift_left_1_OUT> created at line 19
    Found 16-bit shifter logical right for signal <firstNumber[15]_secondNumber[3]_shift_right_4_OUT> created at line 22
    Found 16-bit shifter arithmetic right for signal <firstNumber[15]_secondNumber[3]_shift_right_7_OUT> created at line 25
    Found 16-bit 4-to-1 multiplexer for signal <answer> created at line 11.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shft_9> synthesized.

Synthesizing Unit <comp_10>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/comp_10.v".
    Found 16-bit 4-to-1 multiplexer for signal <answer> created at line 12.
    Summary:
	inferred   1 Multiplexer(s).
Unit <comp_10> synthesized.

Synthesizing Unit <nv_11>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/nv_11.v".
    Found 1-bit 4-to-1 multiplexer for signal <v> created at line 15.
    Found 16-bit comparator not equal for signal <n0018> created at line 31
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <nv_11> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_11_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_11_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_11_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_11_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_11_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_11_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_11_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_11_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_11_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_11_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_11_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_11_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_11_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_11_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_11_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_11_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <edge_detector_2>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/edge_detector_2.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_2> synthesized.

Synthesizing Unit <reset_conditioner_3>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/reset_conditioner_3.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_3> synthesized.

Synthesizing Unit <mult_seven_seg_4>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/mult_seven_seg_4.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_14_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <mult_seven_seg_4> synthesized.

Synthesizing Unit <counter_12>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/counter_12.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_15_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_12> synthesized.

Synthesizing Unit <seven_seg_13>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/seven_seg_13.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_13> synthesized.

Synthesizing Unit <decoder_14>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/decoder_14.v".
    Summary:
	no macro.
Unit <decoder_14> synthesized.

Synthesizing Unit <mult_dec_ctr_5>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/mult_dec_ctr_5.v".
INFO:Xst:3210 - "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/mult_dec_ctr_5.v" line 28: Output port <ovf> of the instance <dctr_gen_0[3].dctr> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mult_dec_ctr_5> synthesized.

Synthesizing Unit <dec_ctr_15>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/dec_ctr_15.v".
    Found 4-bit register for signal <M_val_q>.
    Found 4-bit adder for signal <M_val_q[3]_GND_19_o_add_2_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dec_ctr_15> synthesized.

Synthesizing Unit <counter_6>.
    Related source file is "D:/Programs/Alchitry/Alchitry-labs/Workspace/ALU_test/work/planAhead/ALU_test/ALU_test.srcs/sources_1/imports/verilog/counter_6.v".
    Found 24-bit register for signal <M_ctr_q>.
    Found 24-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <counter_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 75
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 2
 17-bit adder                                          : 5
 18-bit adder                                          : 5
 19-bit adder                                          : 4
 20-bit adder                                          : 4
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 24-bit adder                                          : 5
 25-bit adder                                          : 4
 26-bit adder                                          : 4
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 4
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 4
 4-bit adder                                           : 5
# Registers                                            : 8
 1-bit register                                        : 1
 18-bit register                                       : 1
 24-bit register                                       : 1
 4-bit register                                        : 5
# Comparators                                          : 35
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator greater                             : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator greater                             : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 539
 1-bit 2-to-1 multiplexer                              : 498
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 28
 16-bit 4-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
# Tristates                                            : 35
 1-bit tristate buffer                                 : 35
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_12>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_12> synthesized (advanced).

Synthesizing (advanced) Unit <counter_6>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_6> synthesized (advanced).

Synthesizing (advanced) Unit <dec_ctr_15>.
The following registers are absorbed into counter <M_val_q>: 1 register on signal <M_val_q>.
Unit <dec_ctr_15> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_13>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_13> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 37
 16-bit adder carry in                                 : 32
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 2
 17-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 6
 18-bit up counter                                     : 1
 24-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 35
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator greater                             : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator greater                             : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 534
 1-bit 2-to-1 multiplexer                              : 498
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 28
 16-bit 4-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 3
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:6]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 000010 | 000010
 101101 | 000011
 000011 | 000100
 000100 | 000101
 000101 | 000110
 000110 | 000111
 000111 | 001000
 001000 | 001001
 001001 | 001010
 001010 | 001011
 001011 | 001100
 001100 | 001101
 001101 | 001110
 001110 | 001111
 001111 | 010000
 010000 | 010001
 010001 | 010010
 010010 | 010011
 010011 | 010100
 010100 | 010101
 010101 | 010110
 010110 | 010111
 010111 | 011000
 011000 | 011001
 011001 | 011010
 011010 | 011011
 011011 | 011100
 011100 | 011101
 011101 | 011110
 011110 | 011111
 011111 | 100000
 100000 | 100001
 100001 | 100010
 100010 | 100011
 100011 | 100100
 100100 | 100101
 100101 | 100110
 100110 | 100111
 100111 | 101000
 101000 | 101001
 101001 | 101010
 101010 | 101011
 101011 | 101100
 101100 | 101101
--------------------
WARNING:Xst:2042 - Unit mojo_top_0: 17 internal tristates are replaced by logic (pull-up yes): M_edge_detector_in, M_seg_values<0>, M_seg_values<10>, M_seg_values<11>, M_seg_values<12>, M_seg_values<13>, M_seg_values<14>, M_seg_values<15>, M_seg_values<1>, M_seg_values<2>, M_seg_values<3>, M_seg_values<4>, M_seg_values<5>, M_seg_values<6>, M_seg_values<7>, M_seg_values<8>, M_seg_values<9>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <new_alu_1> ...

Optimizing unit <nv_11> ...

Optimizing unit <div_16u_16u> ...

Optimizing unit <div_16s_16s> ...
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_16> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ctr/M_ctr_q_17> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 28.
FlipFlop M_state_q_FSM_FFd1 has been replicated 5 time(s)
FlipFlop M_state_q_FSM_FFd2 has been replicated 5 time(s)
FlipFlop M_state_q_FSM_FFd3 has been replicated 3 time(s)
FlipFlop M_state_q_FSM_FFd4 has been replicated 3 time(s)
FlipFlop M_state_q_FSM_FFd5 has been replicated 4 time(s)
FlipFlop M_state_q_FSM_FFd6 has been replicated 4 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2344
#      GND                         : 9
#      INV                         : 20
#      LUT1                        : 41
#      LUT2                        : 50
#      LUT3                        : 149
#      LUT4                        : 287
#      LUT5                        : 291
#      LUT6                        : 708
#      MUXCY                       : 466
#      MUXF7                       : 17
#      VCC                         : 8
#      XORCY                       : 298
# FlipFlops/Latches                : 75
#      FD                          : 1
#      FDR                         : 54
#      FDRE                        : 16
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 2
#      OBUF                        : 32
#      OBUFT                       : 18
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              75  out of  11440     0%  
 Number of Slice LUTs:                 1546  out of   5720    27%  
    Number used as Logic:              1546  out of   5720    27%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1568
   Number with an unused Flip Flop:    1493  out of   1568    95%  
   Number with an unused LUT:            22  out of   1568     1%  
   Number of fully used LUT-FF pairs:    53  out of   1568     3%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  53  out of    102    51%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 75    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 112.237ns (Maximum Frequency: 8.910MHz)
   Minimum input arrival time before clock: 8.324ns
   Maximum output required time after clock: 113.309ns
   Maximum combinational path delay: 8.965ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 112.237ns (frequency: 8.910MHz)
  Total number of paths / destination ports: 16749214654535514000000000000000000000000000 / 160
-------------------------------------------------------------------------
Delay:               112.237ns (Levels of Logic = 252)
  Source:            M_state_q_FSM_FFd6_3 (FF)
  Destination:       M_state_q_FSM_FFd4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_state_q_FSM_FFd6_3 to M_state_q_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.525   1.639  M_state_q_FSM_FFd6_3 (M_state_q_FSM_FFd6_3)
     LUT6:I1->O           12   0.254   1.345  M_state_q__n0536<36>1_1 (M_state_q__n0536<36>1)
     begin scope: 'alu:M_state_q__n0536<36>1'
     begin scope: 'alu/adder:M_state_q__n0536<36>1'
     begin scope: 'alu/adder/firstNumber[15]_secondNumber[15]_div_10:M_state_q__n0536<36>1'
     LUT5:I1->O            2   0.254   1.181  Mmux_b[15]_b[15]_mux_3_OUT131_1 (Mmux_b[15]_b[15]_mux_3_OUT131)
     LUT6:I0->O            5   0.254   0.841  BUS_0004_INV_487_o321_SW0 (N55)
     LUT6:I5->O            1   0.254   1.112  BUS_0004_INV_487_o3_SW2 (N220)
     LUT6:I1->O            9   0.254   0.976  BUS_0004_INV_487_o3 (BUS_0004_INV_487_o)
     LUT4:I3->O            4   0.254   1.080  Mmux_a[15]_GND_5_o_MUX_245_o111 (a[15]_GND_5_o_MUX_246_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_BUS_0005_INV_486_o_lut<1> (Mcompar_BUS_0005_INV_486_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_BUS_0005_INV_486_o_cy<1> (Mcompar_BUS_0005_INV_486_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_486_o_cy<2> (Mcompar_BUS_0005_INV_486_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_486_o_cy<3> (Mcompar_BUS_0005_INV_486_o_cy<3>)
     MUXCY:CI->O          13   0.235   1.098  Mcompar_BUS_0005_INV_486_o_cy<4> (Mcompar_BUS_0005_INV_486_o_cy<4>)
     LUT4:I3->O            8   0.254   1.172  Mmux_a[15]_GND_5_o_MUX_301_o121 (a[15]_GND_5_o_MUX_303_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_BUS_0006_INV_485_o_lut<1> (Mcompar_BUS_0006_INV_485_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_BUS_0006_INV_485_o_cy<1> (Mcompar_BUS_0006_INV_485_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_485_o_cy<2> (Mcompar_BUS_0006_INV_485_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_485_o_cy<3> (Mcompar_BUS_0006_INV_485_o_cy<3>)
     MUXCY:CI->O          14   0.235   1.127  Mcompar_BUS_0006_INV_485_o_cy<4> (Mcompar_BUS_0006_INV_485_o_cy<4>)
     LUT6:I5->O            6   0.254   1.152  Mmux_a[15]_GND_5_o_MUX_355_o111 (a[15]_GND_5_o_MUX_356_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_BUS_0007_INV_484_o_lut<2> (Mcompar_BUS_0007_INV_484_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_BUS_0007_INV_484_o_cy<2> (Mcompar_BUS_0007_INV_484_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0007_INV_484_o_cy<3> (Mcompar_BUS_0007_INV_484_o_cy<3>)
     MUXCY:CI->O          26   0.235   1.420  Mcompar_BUS_0007_INV_484_o_cy<4> (Mcompar_BUS_0007_INV_484_o_cy<4>)
     LUT5:I4->O            3   0.254   1.042  Mmux_a[15]_GND_5_o_MUX_407_o151 (a[15]_GND_5_o_MUX_412_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0008_INV_483_o_lutdi (Mcompar_BUS_0008_INV_483_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0008_INV_483_o_cy<0> (Mcompar_BUS_0008_INV_483_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_483_o_cy<1> (Mcompar_BUS_0008_INV_483_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_483_o_cy<2> (Mcompar_BUS_0008_INV_483_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_483_o_cy<3> (Mcompar_BUS_0008_INV_483_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_483_o_cy<4> (Mcompar_BUS_0008_INV_483_o_cy<4>)
     MUXCY:CI->O          24   0.235   1.380  Mcompar_BUS_0008_INV_483_o_cy<5> (Mcompar_BUS_0008_INV_483_o_cy<5>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[15]_GND_5_o_MUX_457_o161 (a[15]_GND_5_o_MUX_463_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0009_INV_482_o_lutdi (Mcompar_BUS_0009_INV_482_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0009_INV_482_o_cy<0> (Mcompar_BUS_0009_INV_482_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_482_o_cy<1> (Mcompar_BUS_0009_INV_482_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_482_o_cy<2> (Mcompar_BUS_0009_INV_482_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_482_o_cy<3> (Mcompar_BUS_0009_INV_482_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_482_o_cy<4> (Mcompar_BUS_0009_INV_482_o_cy<4>)
     MUXCY:CI->O          33   0.235   1.537  Mcompar_BUS_0009_INV_482_o_cy<5> (Mcompar_BUS_0009_INV_482_o_cy<5>)
     LUT6:I5->O            3   0.254   1.042  Mmux_a[15]_GND_5_o_MUX_505_o171 (a[15]_GND_5_o_MUX_512_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0010_INV_481_o_lutdi (Mcompar_BUS_0010_INV_481_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0010_INV_481_o_cy<0> (Mcompar_BUS_0010_INV_481_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_481_o_cy<1> (Mcompar_BUS_0010_INV_481_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_481_o_cy<2> (Mcompar_BUS_0010_INV_481_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_481_o_cy<3> (Mcompar_BUS_0010_INV_481_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_481_o_cy<4> (Mcompar_BUS_0010_INV_481_o_cy<4>)
     MUXCY:CI->O          30   0.235   1.487  Mcompar_BUS_0010_INV_481_o_cy<5> (Mcompar_BUS_0010_INV_481_o_cy<5>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[15]_GND_5_o_MUX_551_o181 (a[15]_GND_5_o_MUX_559_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0011_INV_480_o_lutdi (Mcompar_BUS_0011_INV_480_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0011_INV_480_o_cy<0> (Mcompar_BUS_0011_INV_480_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_480_o_cy<1> (Mcompar_BUS_0011_INV_480_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_480_o_cy<2> (Mcompar_BUS_0011_INV_480_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_480_o_cy<3> (Mcompar_BUS_0011_INV_480_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_480_o_cy<4> (Mcompar_BUS_0011_INV_480_o_cy<4>)
     MUXCY:CI->O          41   0.235   1.671  Mcompar_BUS_0011_INV_480_o_cy<5> (Mcompar_BUS_0011_INV_480_o_cy<5>)
     LUT6:I5->O            3   0.254   1.042  Mmux_a[15]_GND_5_o_MUX_595_o191 (a[15]_GND_5_o_MUX_604_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0012_INV_479_o_lutdi (Mcompar_BUS_0012_INV_479_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0012_INV_479_o_cy<0> (Mcompar_BUS_0012_INV_479_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_479_o_cy<1> (Mcompar_BUS_0012_INV_479_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_479_o_cy<2> (Mcompar_BUS_0012_INV_479_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_479_o_cy<3> (Mcompar_BUS_0012_INV_479_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_479_o_cy<4> (Mcompar_BUS_0012_INV_479_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_479_o_cy<5> (Mcompar_BUS_0012_INV_479_o_cy<5>)
     MUXCY:CI->O          36   0.235   1.587  Mcompar_BUS_0012_INV_479_o_cy<6> (Mcompar_BUS_0012_INV_479_o_cy<6>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[15]_GND_5_o_MUX_637_o1101 (a[15]_GND_5_o_MUX_647_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0013_INV_478_o_lutdi (Mcompar_BUS_0013_INV_478_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0013_INV_478_o_cy<0> (Mcompar_BUS_0013_INV_478_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_478_o_cy<1> (Mcompar_BUS_0013_INV_478_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_478_o_cy<2> (Mcompar_BUS_0013_INV_478_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_478_o_cy<3> (Mcompar_BUS_0013_INV_478_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_478_o_cy<4> (Mcompar_BUS_0013_INV_478_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_478_o_cy<5> (Mcompar_BUS_0013_INV_478_o_cy<5>)
     MUXCY:CI->O          50   0.235   1.821  Mcompar_BUS_0013_INV_478_o_cy<6> (Mcompar_BUS_0013_INV_478_o_cy<6>)
     LUT6:I5->O            4   0.254   1.080  Mmux_a[15]_GND_5_o_MUX_677_o1111 (a[15]_GND_5_o_MUX_688_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0014_INV_477_o_lutdi (Mcompar_BUS_0014_INV_477_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0014_INV_477_o_cy<0> (Mcompar_BUS_0014_INV_477_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_477_o_cy<1> (Mcompar_BUS_0014_INV_477_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_477_o_cy<2> (Mcompar_BUS_0014_INV_477_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_477_o_cy<3> (Mcompar_BUS_0014_INV_477_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_477_o_cy<4> (Mcompar_BUS_0014_INV_477_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_477_o_cy<5> (Mcompar_BUS_0014_INV_477_o_cy<5>)
     MUXCY:CI->O          52   0.235   1.837  Mcompar_BUS_0014_INV_477_o_cy<6> (Mcompar_BUS_0014_INV_477_o_cy<6>)
     LUT6:I5->O            3   0.254   1.042  Mmux_a[15]_GND_5_o_MUX_715_o1121 (a[15]_GND_5_o_MUX_727_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0015_INV_476_o_lutdi (Mcompar_BUS_0015_INV_476_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0015_INV_476_o_cy<0> (Mcompar_BUS_0015_INV_476_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<1> (Mcompar_BUS_0015_INV_476_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<2> (Mcompar_BUS_0015_INV_476_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<3> (Mcompar_BUS_0015_INV_476_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<4> (Mcompar_BUS_0015_INV_476_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<5> (Mcompar_BUS_0015_INV_476_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<6> (Mcompar_BUS_0015_INV_476_o_cy<6>)
     MUXCY:CI->O          44   0.235   1.721  Mcompar_BUS_0015_INV_476_o_cy<7> (Mcompar_BUS_0015_INV_476_o_cy<7>)
     LUT6:I5->O            2   0.254   1.002  Mmux_a[15]_GND_5_o_MUX_751_o1131 (a[15]_GND_5_o_MUX_764_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0016_INV_475_o_lutdi (Mcompar_BUS_0016_INV_475_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0016_INV_475_o_cy<0> (Mcompar_BUS_0016_INV_475_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<1> (Mcompar_BUS_0016_INV_475_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<2> (Mcompar_BUS_0016_INV_475_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<3> (Mcompar_BUS_0016_INV_475_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<4> (Mcompar_BUS_0016_INV_475_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<5> (Mcompar_BUS_0016_INV_475_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<6> (Mcompar_BUS_0016_INV_475_o_cy<6>)
     MUXCY:CI->O          17   0.235   1.209  Mcompar_BUS_0016_INV_475_o_cy<7> (Mcompar_BUS_0016_INV_475_o_cy<7>)
     LUT6:I5->O            2   0.254   1.002  Mmux_n099581 (n0995<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0017_INV_474_o_lutdi (Mcompar_BUS_0017_INV_474_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0017_INV_474_o_cy<0> (Mcompar_BUS_0017_INV_474_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<1> (Mcompar_BUS_0017_INV_474_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<2> (Mcompar_BUS_0017_INV_474_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<3> (Mcompar_BUS_0017_INV_474_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<4> (Mcompar_BUS_0017_INV_474_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<5> (Mcompar_BUS_0017_INV_474_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<6> (Mcompar_BUS_0017_INV_474_o_cy<6>)
     MUXCY:CI->O           2   0.235   0.726  Mcompar_BUS_0017_INV_474_o_cy<7> (Mcompar_BUS_0017_INV_474_o_cy<7>)
     LUT1:I0->O            1   0.254   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<0> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<1> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<2> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<3> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<4> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<5> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<6> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<7> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<8> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<9> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<10> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<11> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<12> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<13> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<14> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<14>)
     XORCY:CI->O           3   0.206   0.766  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_xor<15> (GND_5_o_BUS_0001_add_38_OUT[16:0]<15>)
     end scope: 'alu/adder/firstNumber[15]_secondNumber[15]_div_10:GND_5_o_BUS_0001_add_38_OUT[16:0]<15>'
     end scope: 'alu/adder:GND_5_o_BUS_0001_add_38_OUT[16:0]<15>'
     LUT6:I5->O            7   0.254   1.138  Mmux_M_nv_sum71 (M_nv_sum<15>)
     begin scope: 'alu/nv:sum<15>'
     begin scope: 'alu/nv/sum[15]_firstNumber[15]_div_4:a<15>'
     LUT6:I3->O            5   0.235   0.949  Mmux_a[0]_GND_11_o_MUX_1070_o161 (a[15]_GND_11_o_MUX_1055_o)
     LUT6:I4->O            1   0.250   0.790  Mmux_a[0]_GND_11_o_MUX_1099_o161_SW1 (N225)
     LUT5:I3->O            3   0.250   1.042  Mmux_a[0]_GND_11_o_MUX_1099_o161 (a[15]_GND_11_o_MUX_1084_o)
     LUT5:I1->O            0   0.254   0.000  Mcompar_o<12>_lutdi1 (Mcompar_o<12>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           9   0.235   0.976  Mcompar_o<12>_cy<4> (o<12>)
     LUT6:I5->O            8   0.254   1.172  Mmux_a[0]_GND_11_o_MUX_1127_o141 (a[13]_GND_11_o_MUX_1114_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          14   0.235   1.127  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I5->O            6   0.254   1.104  Mmux_a[0]_GND_11_o_MUX_1154_o131 (a[12]_GND_11_o_MUX_1142_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<10>_lut<1> (Mcompar_o<10>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<1> (Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          27   0.235   1.436  Mcompar_o<10>_cy<4> (o<10>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_1180_o111 (a[10]_GND_11_o_MUX_1170_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi (Mcompar_o<9>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<0> (Mcompar_o<9>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          24   0.235   1.380  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_11_o_MUX_1205_o121 (a[11]_GND_11_o_MUX_1194_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<8>_lutdi1 (Mcompar_o<8>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          32   0.235   1.520  Mcompar_o<8>_cy<5> (o<8>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_1229_o1141 (a[8]_GND_11_o_MUX_1221_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi (Mcompar_o<7>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<0> (Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<1> (Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          32   0.235   1.520  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_11_o_MUX_1252_o1151 (a[9]_GND_11_o_MUX_1243_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<6>_lutdi1 (Mcompar_o<6>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          40   0.235   1.654  Mcompar_o<6>_cy<5> (o<6>)
     LUT6:I5->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_1274_o1121 (a[6]_GND_11_o_MUX_1268_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi (Mcompar_o<5>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<0> (Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          36   0.235   1.587  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_11_o_MUX_1295_o1131 (a[7]_GND_11_o_MUX_1288_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<4>_lutdi1 (Mcompar_o<4>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          49   0.235   1.804  Mcompar_o<4>_cy<6> (o<4>)
     LUT6:I5->O            4   0.254   1.080  Mmux_a[0]_GND_11_o_MUX_1315_o1101 (a[4]_GND_11_o_MUX_1311_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi (Mcompar_o<3>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<0> (Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     MUXCY:CI->O          51   0.235   1.829  Mcompar_o<3>_cy<6> (o<3>)
     LUT6:I5->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_1334_o191 (a[3]_GND_11_o_MUX_1331_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<2>_lutdi (Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<2>_cy<0> (Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          43   0.235   1.704  Mcompar_o<2>_cy<7> (o<2>)
     LUT6:I5->O            2   0.254   1.002  Mmux_a[0]_GND_11_o_MUX_1352_o181 (a[2]_GND_11_o_MUX_1350_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi (Mcompar_o<1>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<0> (Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     MUXCY:CI->O          16   0.235   1.182  Mcompar_o<1>_cy<7> (o<1>)
     LUT6:I5->O            2   0.254   1.002  Mmux_n095081 (n0950<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi (Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<0> (Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'alu/nv/sum[15]_firstNumber[15]_div_4:o<0>'
     LUT6:I5->O            1   0.254   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_lut<0> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<0> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<1> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<2> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<3> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<4> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<4>)
     MUXCY:CI->O          30   0.023   1.487  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<5> (sum[15]_secondNumber[15]_not_equal_5_o)
     end scope: 'alu/nv:sum[15]_secondNumber[15]_not_equal_5_o'
     end scope: 'alu:sum[15]_secondNumber[15]_not_equal_5_o'
     LUT6:I5->O            1   0.254   0.790  M_alu_answer[15]_M_alu_n[0]_OR_129_o1_SW0 (N88)
     LUT6:I4->O            4   0.250   0.804  M_alu_answer[15]_M_alu_n[0]_OR_129_o1 (M_alu_answer[15]_M_alu_n[0]_OR_129_o)
     LUT6:I5->O            2   0.254   0.726  M_state_q_FSM_FFd3-In15 (M_state_q_FSM_FFd3-In15)
     LUT5:I4->O            1   0.254   0.682  M_state_q_FSM_FFd3-In17 (M_state_q_FSM_FFd3-In1)
     LUT6:I5->O            4   0.254   0.000  M_state_q_FSM_FFd4-In14 (M_state_q_FSM_FFd4-In)
     FDR:D                     0.074          M_state_q_FSM_FFd4
    ----------------------------------------
    Total                    112.237ns (32.064ns logic, 80.174ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 118 / 51
-------------------------------------------------------------------------
Offset:              8.324ns (Levels of Logic = 7)
  Source:            io_dip<23> (PAD)
  Destination:       M_state_q_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<23> to M_state_q_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.328   1.343  io_dip_23_IBUF (io_dip_23_IBUF)
     begin scope: 'edge_detector:io_dip_23_IBUF'
     LUT3:I1->O           12   0.250   1.499  out1 (out)
     end scope: 'edge_detector:out'
     LUT5:I0->O            1   0.254   1.137  M_state_q_FSM_FFd2-In6_SW0 (N332)
     LUT6:I0->O            1   0.254   0.790  M_alu_answer[15]_M_alu_n[0]_OR_144_o4_SW2 (N339)
     LUT6:I4->O            1   0.250   0.910  M_state_q_FSM_FFd2-In7_SW0 (N52)
     LUT6:I3->O            6   0.235   0.000  M_state_q_FSM_FFd2-In7 (M_state_q_FSM_FFd2-In)
     FDR:D                     0.074          M_state_q_FSM_FFd2
    ----------------------------------------
    Total                      8.324ns (2.645ns logic, 5.679ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 50986954808327286000000000000000000000000 / 31
-------------------------------------------------------------------------
Offset:              113.309ns (Levels of Logic = 250)
  Source:            M_state_q_FSM_FFd6_3 (FF)
  Destination:       io_led<0> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd6_3 to io_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.525   1.639  M_state_q_FSM_FFd6_3 (M_state_q_FSM_FFd6_3)
     LUT6:I1->O           12   0.254   1.345  M_state_q__n0536<36>1_1 (M_state_q__n0536<36>1)
     begin scope: 'alu:M_state_q__n0536<36>1'
     begin scope: 'alu/adder:M_state_q__n0536<36>1'
     begin scope: 'alu/adder/firstNumber[15]_secondNumber[15]_div_10:M_state_q__n0536<36>1'
     LUT5:I1->O            2   0.254   1.181  Mmux_b[15]_b[15]_mux_3_OUT131_1 (Mmux_b[15]_b[15]_mux_3_OUT131)
     LUT6:I0->O            5   0.254   0.841  BUS_0004_INV_487_o321_SW0 (N55)
     LUT6:I5->O            1   0.254   1.112  BUS_0004_INV_487_o3_SW2 (N220)
     LUT6:I1->O            9   0.254   0.976  BUS_0004_INV_487_o3 (BUS_0004_INV_487_o)
     LUT4:I3->O            4   0.254   1.080  Mmux_a[15]_GND_5_o_MUX_245_o111 (a[15]_GND_5_o_MUX_246_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_BUS_0005_INV_486_o_lut<1> (Mcompar_BUS_0005_INV_486_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_BUS_0005_INV_486_o_cy<1> (Mcompar_BUS_0005_INV_486_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_486_o_cy<2> (Mcompar_BUS_0005_INV_486_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_486_o_cy<3> (Mcompar_BUS_0005_INV_486_o_cy<3>)
     MUXCY:CI->O          13   0.235   1.098  Mcompar_BUS_0005_INV_486_o_cy<4> (Mcompar_BUS_0005_INV_486_o_cy<4>)
     LUT4:I3->O            8   0.254   1.172  Mmux_a[15]_GND_5_o_MUX_301_o121 (a[15]_GND_5_o_MUX_303_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_BUS_0006_INV_485_o_lut<1> (Mcompar_BUS_0006_INV_485_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_BUS_0006_INV_485_o_cy<1> (Mcompar_BUS_0006_INV_485_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_485_o_cy<2> (Mcompar_BUS_0006_INV_485_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_485_o_cy<3> (Mcompar_BUS_0006_INV_485_o_cy<3>)
     MUXCY:CI->O          14   0.235   1.127  Mcompar_BUS_0006_INV_485_o_cy<4> (Mcompar_BUS_0006_INV_485_o_cy<4>)
     LUT6:I5->O            6   0.254   1.152  Mmux_a[15]_GND_5_o_MUX_355_o111 (a[15]_GND_5_o_MUX_356_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_BUS_0007_INV_484_o_lut<2> (Mcompar_BUS_0007_INV_484_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_BUS_0007_INV_484_o_cy<2> (Mcompar_BUS_0007_INV_484_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0007_INV_484_o_cy<3> (Mcompar_BUS_0007_INV_484_o_cy<3>)
     MUXCY:CI->O          26   0.235   1.420  Mcompar_BUS_0007_INV_484_o_cy<4> (Mcompar_BUS_0007_INV_484_o_cy<4>)
     LUT5:I4->O            3   0.254   1.042  Mmux_a[15]_GND_5_o_MUX_407_o151 (a[15]_GND_5_o_MUX_412_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0008_INV_483_o_lutdi (Mcompar_BUS_0008_INV_483_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0008_INV_483_o_cy<0> (Mcompar_BUS_0008_INV_483_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_483_o_cy<1> (Mcompar_BUS_0008_INV_483_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_483_o_cy<2> (Mcompar_BUS_0008_INV_483_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_483_o_cy<3> (Mcompar_BUS_0008_INV_483_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_483_o_cy<4> (Mcompar_BUS_0008_INV_483_o_cy<4>)
     MUXCY:CI->O          24   0.235   1.380  Mcompar_BUS_0008_INV_483_o_cy<5> (Mcompar_BUS_0008_INV_483_o_cy<5>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[15]_GND_5_o_MUX_457_o161 (a[15]_GND_5_o_MUX_463_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0009_INV_482_o_lutdi (Mcompar_BUS_0009_INV_482_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0009_INV_482_o_cy<0> (Mcompar_BUS_0009_INV_482_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_482_o_cy<1> (Mcompar_BUS_0009_INV_482_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_482_o_cy<2> (Mcompar_BUS_0009_INV_482_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_482_o_cy<3> (Mcompar_BUS_0009_INV_482_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_482_o_cy<4> (Mcompar_BUS_0009_INV_482_o_cy<4>)
     MUXCY:CI->O          33   0.235   1.537  Mcompar_BUS_0009_INV_482_o_cy<5> (Mcompar_BUS_0009_INV_482_o_cy<5>)
     LUT6:I5->O            3   0.254   1.042  Mmux_a[15]_GND_5_o_MUX_505_o171 (a[15]_GND_5_o_MUX_512_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0010_INV_481_o_lutdi (Mcompar_BUS_0010_INV_481_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0010_INV_481_o_cy<0> (Mcompar_BUS_0010_INV_481_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_481_o_cy<1> (Mcompar_BUS_0010_INV_481_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_481_o_cy<2> (Mcompar_BUS_0010_INV_481_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_481_o_cy<3> (Mcompar_BUS_0010_INV_481_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_481_o_cy<4> (Mcompar_BUS_0010_INV_481_o_cy<4>)
     MUXCY:CI->O          30   0.235   1.487  Mcompar_BUS_0010_INV_481_o_cy<5> (Mcompar_BUS_0010_INV_481_o_cy<5>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[15]_GND_5_o_MUX_551_o181 (a[15]_GND_5_o_MUX_559_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0011_INV_480_o_lutdi (Mcompar_BUS_0011_INV_480_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0011_INV_480_o_cy<0> (Mcompar_BUS_0011_INV_480_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_480_o_cy<1> (Mcompar_BUS_0011_INV_480_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_480_o_cy<2> (Mcompar_BUS_0011_INV_480_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_480_o_cy<3> (Mcompar_BUS_0011_INV_480_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_480_o_cy<4> (Mcompar_BUS_0011_INV_480_o_cy<4>)
     MUXCY:CI->O          41   0.235   1.671  Mcompar_BUS_0011_INV_480_o_cy<5> (Mcompar_BUS_0011_INV_480_o_cy<5>)
     LUT6:I5->O            3   0.254   1.042  Mmux_a[15]_GND_5_o_MUX_595_o191 (a[15]_GND_5_o_MUX_604_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0012_INV_479_o_lutdi (Mcompar_BUS_0012_INV_479_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0012_INV_479_o_cy<0> (Mcompar_BUS_0012_INV_479_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_479_o_cy<1> (Mcompar_BUS_0012_INV_479_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_479_o_cy<2> (Mcompar_BUS_0012_INV_479_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_479_o_cy<3> (Mcompar_BUS_0012_INV_479_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_479_o_cy<4> (Mcompar_BUS_0012_INV_479_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_479_o_cy<5> (Mcompar_BUS_0012_INV_479_o_cy<5>)
     MUXCY:CI->O          36   0.235   1.587  Mcompar_BUS_0012_INV_479_o_cy<6> (Mcompar_BUS_0012_INV_479_o_cy<6>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[15]_GND_5_o_MUX_637_o1101 (a[15]_GND_5_o_MUX_647_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0013_INV_478_o_lutdi (Mcompar_BUS_0013_INV_478_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0013_INV_478_o_cy<0> (Mcompar_BUS_0013_INV_478_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_478_o_cy<1> (Mcompar_BUS_0013_INV_478_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_478_o_cy<2> (Mcompar_BUS_0013_INV_478_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_478_o_cy<3> (Mcompar_BUS_0013_INV_478_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_478_o_cy<4> (Mcompar_BUS_0013_INV_478_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_478_o_cy<5> (Mcompar_BUS_0013_INV_478_o_cy<5>)
     MUXCY:CI->O          50   0.235   1.821  Mcompar_BUS_0013_INV_478_o_cy<6> (Mcompar_BUS_0013_INV_478_o_cy<6>)
     LUT6:I5->O            4   0.254   1.080  Mmux_a[15]_GND_5_o_MUX_677_o1111 (a[15]_GND_5_o_MUX_688_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0014_INV_477_o_lutdi (Mcompar_BUS_0014_INV_477_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0014_INV_477_o_cy<0> (Mcompar_BUS_0014_INV_477_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_477_o_cy<1> (Mcompar_BUS_0014_INV_477_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_477_o_cy<2> (Mcompar_BUS_0014_INV_477_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_477_o_cy<3> (Mcompar_BUS_0014_INV_477_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_477_o_cy<4> (Mcompar_BUS_0014_INV_477_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_477_o_cy<5> (Mcompar_BUS_0014_INV_477_o_cy<5>)
     MUXCY:CI->O          52   0.235   1.837  Mcompar_BUS_0014_INV_477_o_cy<6> (Mcompar_BUS_0014_INV_477_o_cy<6>)
     LUT6:I5->O            3   0.254   1.042  Mmux_a[15]_GND_5_o_MUX_715_o1121 (a[15]_GND_5_o_MUX_727_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0015_INV_476_o_lutdi (Mcompar_BUS_0015_INV_476_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0015_INV_476_o_cy<0> (Mcompar_BUS_0015_INV_476_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<1> (Mcompar_BUS_0015_INV_476_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<2> (Mcompar_BUS_0015_INV_476_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<3> (Mcompar_BUS_0015_INV_476_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<4> (Mcompar_BUS_0015_INV_476_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<5> (Mcompar_BUS_0015_INV_476_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_476_o_cy<6> (Mcompar_BUS_0015_INV_476_o_cy<6>)
     MUXCY:CI->O          44   0.235   1.721  Mcompar_BUS_0015_INV_476_o_cy<7> (Mcompar_BUS_0015_INV_476_o_cy<7>)
     LUT6:I5->O            2   0.254   1.002  Mmux_a[15]_GND_5_o_MUX_751_o1131 (a[15]_GND_5_o_MUX_764_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0016_INV_475_o_lutdi (Mcompar_BUS_0016_INV_475_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0016_INV_475_o_cy<0> (Mcompar_BUS_0016_INV_475_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<1> (Mcompar_BUS_0016_INV_475_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<2> (Mcompar_BUS_0016_INV_475_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<3> (Mcompar_BUS_0016_INV_475_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<4> (Mcompar_BUS_0016_INV_475_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<5> (Mcompar_BUS_0016_INV_475_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_475_o_cy<6> (Mcompar_BUS_0016_INV_475_o_cy<6>)
     MUXCY:CI->O          17   0.235   1.209  Mcompar_BUS_0016_INV_475_o_cy<7> (Mcompar_BUS_0016_INV_475_o_cy<7>)
     LUT6:I5->O            2   0.254   1.002  Mmux_n099581 (n0995<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0017_INV_474_o_lutdi (Mcompar_BUS_0017_INV_474_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0017_INV_474_o_cy<0> (Mcompar_BUS_0017_INV_474_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<1> (Mcompar_BUS_0017_INV_474_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<2> (Mcompar_BUS_0017_INV_474_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<3> (Mcompar_BUS_0017_INV_474_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<4> (Mcompar_BUS_0017_INV_474_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<5> (Mcompar_BUS_0017_INV_474_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_474_o_cy<6> (Mcompar_BUS_0017_INV_474_o_cy<6>)
     MUXCY:CI->O           2   0.235   0.726  Mcompar_BUS_0017_INV_474_o_cy<7> (Mcompar_BUS_0017_INV_474_o_cy<7>)
     LUT1:I0->O            1   0.254   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<0> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<1> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<2> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<3> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<4> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<5> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<6> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<7> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<8> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<9> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<10> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<11> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<12> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<13> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<14> (Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_cy<14>)
     XORCY:CI->O           3   0.206   0.766  Madd_GND_5_o_BUS_0001_add_38_OUT[16:0]_xor<15> (GND_5_o_BUS_0001_add_38_OUT[16:0]<15>)
     end scope: 'alu/adder/firstNumber[15]_secondNumber[15]_div_10:GND_5_o_BUS_0001_add_38_OUT[16:0]<15>'
     end scope: 'alu/adder:GND_5_o_BUS_0001_add_38_OUT[16:0]<15>'
     LUT6:I5->O            7   0.254   1.138  Mmux_M_nv_sum71 (M_nv_sum<15>)
     begin scope: 'alu/nv:sum<15>'
     begin scope: 'alu/nv/sum[15]_firstNumber[15]_div_4:a<15>'
     LUT6:I3->O            5   0.235   0.949  Mmux_a[0]_GND_11_o_MUX_1070_o161 (a[15]_GND_11_o_MUX_1055_o)
     LUT6:I4->O            1   0.250   0.790  Mmux_a[0]_GND_11_o_MUX_1099_o161_SW1 (N225)
     LUT5:I3->O            3   0.250   1.042  Mmux_a[0]_GND_11_o_MUX_1099_o161 (a[15]_GND_11_o_MUX_1084_o)
     LUT5:I1->O            0   0.254   0.000  Mcompar_o<12>_lutdi1 (Mcompar_o<12>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           9   0.235   0.976  Mcompar_o<12>_cy<4> (o<12>)
     LUT6:I5->O            8   0.254   1.172  Mmux_a[0]_GND_11_o_MUX_1127_o141 (a[13]_GND_11_o_MUX_1114_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          14   0.235   1.127  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I5->O            6   0.254   1.104  Mmux_a[0]_GND_11_o_MUX_1154_o131 (a[12]_GND_11_o_MUX_1142_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<10>_lut<1> (Mcompar_o<10>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<1> (Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          27   0.235   1.436  Mcompar_o<10>_cy<4> (o<10>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_1180_o111 (a[10]_GND_11_o_MUX_1170_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi (Mcompar_o<9>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<0> (Mcompar_o<9>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          24   0.235   1.380  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_11_o_MUX_1205_o121 (a[11]_GND_11_o_MUX_1194_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<8>_lutdi1 (Mcompar_o<8>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          32   0.235   1.520  Mcompar_o<8>_cy<5> (o<8>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_1229_o1141 (a[8]_GND_11_o_MUX_1221_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi (Mcompar_o<7>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<0> (Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<1> (Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          32   0.235   1.520  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_11_o_MUX_1252_o1151 (a[9]_GND_11_o_MUX_1243_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<6>_lutdi1 (Mcompar_o<6>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          40   0.235   1.654  Mcompar_o<6>_cy<5> (o<6>)
     LUT6:I5->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_1274_o1121 (a[6]_GND_11_o_MUX_1268_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi (Mcompar_o<5>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<0> (Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          36   0.235   1.587  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_11_o_MUX_1295_o1131 (a[7]_GND_11_o_MUX_1288_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<4>_lutdi1 (Mcompar_o<4>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          49   0.235   1.804  Mcompar_o<4>_cy<6> (o<4>)
     LUT6:I5->O            4   0.254   1.080  Mmux_a[0]_GND_11_o_MUX_1315_o1101 (a[4]_GND_11_o_MUX_1311_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi (Mcompar_o<3>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<0> (Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     MUXCY:CI->O          51   0.235   1.829  Mcompar_o<3>_cy<6> (o<3>)
     LUT6:I5->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_1334_o191 (a[3]_GND_11_o_MUX_1331_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<2>_lutdi (Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<2>_cy<0> (Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          43   0.235   1.704  Mcompar_o<2>_cy<7> (o<2>)
     LUT6:I5->O            2   0.254   1.002  Mmux_a[0]_GND_11_o_MUX_1352_o181 (a[2]_GND_11_o_MUX_1350_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi (Mcompar_o<1>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<0> (Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     MUXCY:CI->O          16   0.235   1.182  Mcompar_o<1>_cy<7> (o<1>)
     LUT6:I5->O            2   0.254   1.002  Mmux_n095081 (n0950<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi (Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<0> (Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'alu/nv/sum[15]_firstNumber[15]_div_4:o<0>'
     LUT6:I5->O            1   0.254   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_lut<0> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<0> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<1> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<2> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<3> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<4> (Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<4>)
     MUXCY:CI->O          30   0.023   1.487  Mcompar_sum[15]_secondNumber[15]_not_equal_5_o_cy<5> (sum[15]_secondNumber[15]_not_equal_5_o)
     end scope: 'alu/nv:sum[15]_secondNumber[15]_not_equal_5_o'
     LUT6:I5->O           17   0.254   1.317  Mmux_M_nv_sum189 (answer<0>)
     end scope: 'alu:answer<0>'
     LUT2:I0->O            1   0.250   0.681  Mmux_io_led11 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                    113.309ns (34.140ns logic, 79.170ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 37 / 12
-------------------------------------------------------------------------
Delay:               8.965ns (Levels of Logic = 5)
  Source:            io_dip<23> (PAD)
  Destination:       io_seg<6> (PAD)

  Data Path: io_dip<23> to io_seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.328   1.235  io_dip_23_IBUF (io_dip_23_IBUF)
     LUT6:I5->O            1   0.254   0.682  Sh451 (Sh451)
     LUT5:I4->O            7   0.254   1.365  Sh452 (Sh45)
     LUT6:I0->O            1   0.254   0.681  GND_1_o_inv_0_OUT<3>1 (io_seg_3_OBUFT)
     OBUFT:I->O                2.912          io_seg_3_OBUFT (io_seg<3>)
    ----------------------------------------
    Total                      8.965ns (5.002ns logic, 3.963ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |  112.237|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.42 secs
 
--> 

Total memory usage is 4525096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   22 (   0 filtered)

