Verilator Tree Dump (format 0x3900) from <e44151> to <e45237>
     NETLIST 0x56499f778f80 <e1> {a0}
    1: MODULE 0x56499fb00550 <e33573> {c5}  TOP  L1 [P]
    1:1: CELLINLINE 0x56499fcdcc40 <e38050> {c5}  mips_cpu_bus -> mips_cpu_bus
    1:1: CELLINLINE 0x56499fbf7650 <e38052> {c178}  mips_cpu_bus__DOT__register_file -> Register_File
    1:1: CELLINLINE 0x56499fbf7760 <e38054> {c196}  mips_cpu_bus__DOT__pc -> Program_Counter
    1:1: CELLINLINE 0x56499fbf7870 <e38056> {c205}  mips_cpu_bus__DOT__plus_four_adder -> Adder
    1:1: CELLINLINE 0x56499fbf7980 <e38058> {c211}  mips_cpu_bus__DOT__program_counter_multiplexer -> MUX_2INPUT
    1:1: CELLINLINE 0x56499fbf7a90 <e38060> {c218}  mips_cpu_bus__DOT__program_counter_multiplexer_two -> MUX_2INPUT
    1:1: CELLINLINE 0x56499fbf7ba0 <e38062> {c225}  mips_cpu_bus__DOT__fetch_decode_register -> Fetch_Decode_Register
    1:1: CELLINLINE 0x56499fbf7cb0 <e38064> {c239}  mips_cpu_bus__DOT__control_unit -> Control_Unit
    1:1: CELLINLINE 0x56499fbf7dc0 <e38066> {c262}  mips_cpu_bus__DOT__reg_output_comparator -> Comparator
    1:1: CELLINLINE 0x56499fbf7ed0 <e38068> {c274}  mips_cpu_bus__DOT__adder_decode -> Adder
    1:1: CELLINLINE 0x56499fbf7fe0 <e38070> {c280}  mips_cpu_bus__DOT__decode_execute_register -> Decode_Execute_Register
    1:1: CELLINLINE 0x56499fbf80f0 <e38072> {c327}  mips_cpu_bus__DOT__plus_four_adder_execute -> Adder
    1:1: CELLINLINE 0x56499fbf8200 <e38074> {c333}  mips_cpu_bus__DOT__write_register_execute_mux -> MUX_4INPUT
    1:1: CELLINLINE 0x56499fbf8310 <e38076> {c342}  mips_cpu_bus__DOT__alu_input_mux -> ALU_Input_Mux
    1:1: CELLINLINE 0x56499fbf8420 <e38078> {c362}  mips_cpu_bus__DOT__alu -> ALU
    1:1: CELLINLINE 0x56499fbf8530 <e38080> {c374}  mips_cpu_bus__DOT__execute_memory_register -> Execute_Memory_Register
    1:1: CELLINLINE 0x56499fbf8640 <e38082> {c412}  mips_cpu_bus__DOT__memory_writeback_register -> Memory_Writeback_Register
    1:1: CELLINLINE 0x56499fbf8750 <e38084> {c439}  mips_cpu_bus__DOT__writeback_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x56499fbf8860 <e38086> {c445}  mips_cpu_bus__DOT__hazard_unit -> Hazard_Unit
    1:2: VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x56499fb00dc0 <e33588> {c9} @dt=0x56499f78d110@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb01160 <e33594> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb01500 <e33600> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb018a0 <e33606> {c14} @dt=0x56499f78d110@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb01fe0 <e33618> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2: VAR 0x56499fb02380 <e33624> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb02720 <e33630> {c19} @dt=0x56499f7b83d0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb02ac0 <e33636> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2: ASSIGNALIAS 0x56499fcdd340 <e38095> {c7} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcdd220 <e38092> {c7} @dt=0x56499f78d110@(G/w1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2: VARREF 0x56499fcdd100 <e38093> {c7} @dt=0x56499f78d110@(G/w1)  clk [LV] => VAR 0x56499fbf8970 <e38187> {c7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56499fcdd670 <e38104> {c8} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcdd550 <e38101> {c8} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: VARREF 0x56499fcdd430 <e38102> {c8} @dt=0x56499f78d110@(G/w1)  reset [LV] => VAR 0x56499fbf8af0 <e29708> {c8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2: ASSIGNALIAS 0x56499fcdd9a0 <e38113> {c9} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcdd880 <e38110> {c9} @dt=0x56499f78d110@(G/w1)  active [RV] <- VAR 0x56499fb00dc0 <e33588> {c9} @dt=0x56499f78d110@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56499fcdd760 <e38111> {c9} @dt=0x56499f78d110@(G/w1)  active [LV] => VAR 0x56499fbf8c70 <e29709> {c9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__active PORT
    1:2: ASSIGNALIAS 0x56499fcddcd0 <e38122> {c10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcddbb0 <e38119> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [RV] <- VAR 0x56499fb01160 <e33594> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56499fcdda90 <e38120> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [LV] => VAR 0x56499fbf8df0 <e27223> {c10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_v0 PORT
    1:2: ASSIGNALIAS 0x56499fcde000 <e38131> {c13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcddee0 <e38128> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [RV] <- VAR 0x56499fb01500 <e33600> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56499fcdddc0 <e38129> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [LV] => VAR 0x56499fbf8f70 <e29710> {c13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__address PORT
    1:2: ASSIGNALIAS 0x56499fcde330 <e38140> {c14} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcde210 <e38137> {c14} @dt=0x56499f78d110@(G/w1)  write [RV] <- VAR 0x56499fb018a0 <e33606> {c14} @dt=0x56499f78d110@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56499fcde0f0 <e38138> {c14} @dt=0x56499f78d110@(G/w1)  write [LV] => VAR 0x56499fbf90f0 <e29711> {c14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__write PORT
    1:2: ASSIGNALIAS 0x56499fcde660 <e38149> {c15} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcde540 <e38146> {c15} @dt=0x56499f78d110@(G/w1)  read [RV] <- VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56499fcde420 <e38147> {c15} @dt=0x56499f78d110@(G/w1)  read [LV] => VAR 0x56499fbf9270 <e29712> {c15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__read PORT
    1:2: ASSIGNALIAS 0x56499fcde990 <e38158> {c16} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcde870 <e38155> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest [RV] <- VAR 0x56499fb01fe0 <e33618> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:2: VARREF 0x56499fcde750 <e38156> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest [LV] => VAR 0x56499fbf93f0 <e29713> {c16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__waitrequest PORT
    1:2: ASSIGNALIAS 0x56499fcdecc0 <e38167> {c17} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcdeba0 <e38164> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [RV] <- VAR 0x56499fb02380 <e33624> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56499fcdea80 <e38165> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [LV] => VAR 0x56499fbf9570 <e29714> {c17} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__writedata PORT
    1:2: ASSIGNALIAS 0x56499fcdeff0 <e38176> {c19} @dt=0x56499f7b83d0@(G/w4)
    1:2:1: VARREF 0x56499fcdeed0 <e38173> {c19} @dt=0x56499f7b83d0@(G/w4)  byteenable [RV] <- VAR 0x56499fb02720 <e33630> {c19} @dt=0x56499f7b83d0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56499fcdedb0 <e38174> {c19} @dt=0x56499f7b83d0@(G/w4)  byteenable [LV] => VAR 0x56499fbf96f0 <e27256> {c19} @dt=0x56499f7b83d0@(G/w4)  mips_cpu_bus__DOT__byteenable PORT
    1:2: ASSIGNALIAS 0x56499fcdf320 <e38185> {c20} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcdf200 <e38182> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [RV] <- VAR 0x56499fb02ac0 <e33636> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x56499fcdf0e0 <e38183> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [LV] => VAR 0x56499fbf9870 <e29715> {c20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__readdata PORT
    1:2: VAR 0x56499fbf8970 <e38187> {c7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__clk PORT
    1:2: VAR 0x56499fbf8af0 <e29708> {c8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2: VAR 0x56499fbf8c70 <e29709> {c9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__active PORT
    1:2: VAR 0x56499fbf8df0 <e27223> {c10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_v0 PORT
    1:2: VAR 0x56499fbf8f70 <e29710> {c13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__address PORT
    1:2: VAR 0x56499fbf90f0 <e29711> {c14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__write PORT
    1:2: VAR 0x56499fbf9270 <e29712> {c15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__read PORT
    1:2: VAR 0x56499fbf93f0 <e29713> {c16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__waitrequest PORT
    1:2: VAR 0x56499fbf9570 <e29714> {c17} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__writedata PORT
    1:2: VAR 0x56499fbf96f0 <e27256> {c19} @dt=0x56499f7b83d0@(G/w4)  mips_cpu_bus__DOT__byteenable PORT
    1:2: VAR 0x56499fbf9870 <e29715> {c20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__readdata PORT
    1:2: VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2: VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2: VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2: VAR 0x56499fbf9ff0 <e29720> {c29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2: VAR 0x56499fbfa170 <e29721> {c30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2: VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2: VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2: VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2: VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2: VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2: VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2: VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2: VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2: VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2: VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2: VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2: VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2: VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2: VAR 0x56499fbfbaf0 <e29736> {c53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2: VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2: VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x56499fbfbf70 <e29739> {c57} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2: ASSIGNW 0x56499fbfc0f0 <e29753> {c58} @dt=0x56499f7c3350@(G/w6)
    1:2:1: SEL 0x56499fbfc1b0 <e29751> {c58} @dt=0x56499f7c3350@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x56499fbfc280 <e29740> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56499fbfc3a0 <e27445> {c58} @dt=0x56499fab2600@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x56499fbfc510 <e29750> {c58} @dt=0x56499f7b4bf0@(G/w32)  32'h6
    1:2:2: VARREF 0x56499fbfc680 <e29752> {c58} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__op [LV] => VAR 0x56499fbfbf70 <e29739> {c57} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2: VAR 0x56499fbfc7a0 <e27452> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2: VAR 0x56499fbfc920 <e29754> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2: ASSIGNW 0x56499fbfcaa0 <e27467> {c60} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: SEL 0x56499fbfcb60 <e29766> {c60} @dt=0x56499f7ca7d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fbfcc30 <e29755> {c60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56499fbfcd50 <e27508> {c60} @dt=0x56499fab2600@(G/sw5)  5'h15
    1:2:1:3: CONST 0x56499fbfcec0 <e29765> {c60} @dt=0x56499f7b4bf0@(G/w32)  32'h5
    1:2:2: VARREF 0x56499fbfd030 <e27466> {c60} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_1 [LV] => VAR 0x56499fbfc7a0 <e27452> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2: ASSIGNW 0x56499fbfd150 <e29780> {c61} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: SEL 0x56499fbfd210 <e29778> {c61} @dt=0x56499f7ca7d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fbfd2e0 <e29767> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56499fbfd400 <e27555> {c61} @dt=0x56499fab2600@(G/sw5)  5'h15
    1:2:1:3: CONST 0x56499fbfd570 <e29777> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h5
    1:2:2: VARREF 0x56499fbfd6e0 <e29779> {c61} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode [LV] => VAR 0x56499fbfc920 <e29754> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2: VAR 0x56499fbfd800 <e29781> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2: VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2: ASSIGNW 0x56499fbfdb00 <e29796> {c63} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: SEL 0x56499fbfdbc0 <e29794> {c63} @dt=0x56499f7ca7d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fbfdc90 <e29783> {c63} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56499fbfddb0 <e27618> {c63} @dt=0x56499fab2600@(G/sw5)  5'h10
    1:2:1:3: CONST 0x56499fbfdf20 <e29793> {c63} @dt=0x56499f7b4bf0@(G/w32)  32'h5
    1:2:2: VARREF 0x56499fbfe090 <e29795> {c63} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_2 [LV] => VAR 0x56499fbfd800 <e29781> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2: ASSIGNW 0x56499fbfe1b0 <e29810> {c64} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: SEL 0x56499fbfe270 <e29808> {c64} @dt=0x56499f7ca7d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fbfe340 <e29797> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56499fbfe460 <e27665> {c64} @dt=0x56499fab2600@(G/sw5)  5'h10
    1:2:1:3: CONST 0x56499fbfe5d0 <e29807> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h5
    1:2:2: VARREF 0x56499fbfe740 <e29809> {c64} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [LV] => VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2: VAR 0x56499fbfe860 <e29811> {c65} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2: ASSIGNW 0x56499fbfe9e0 <e29825> {c66} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: SEL 0x56499fbfeaa0 <e29823> {c66} @dt=0x56499f7ca7d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fbfeb70 <e29812> {c66} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56499fbfec90 <e27720> {c66} @dt=0x56499fab2600@(G/sw5)  5'hb
    1:2:1:3: CONST 0x56499fbfee00 <e29822> {c66} @dt=0x56499f7b4bf0@(G/w32)  32'h5
    1:2:2: VARREF 0x56499fbfef70 <e29824> {c66} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_decode [LV] => VAR 0x56499fbfe860 <e29811> {c65} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2: VAR 0x56499fbff090 <e27727> {c67} @dt=0x56499f7d2c20@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2: ASSIGNW 0x56499fbff210 <e27734> {c68} @dt=0x56499f7d2c20@(G/w16)
    1:2:1: SEL 0x56499fbff2d0 <e29837> {c68} @dt=0x56499f7d2c20@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x56499fbff3a0 <e29826> {c68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56499fbff4c0 <e27774> {c68} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:1:3: CONST 0x56499fbff630 <e29836> {c68} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:2: VARREF 0x56499fbff7a0 <e27733> {c68} @dt=0x56499f7d2c20@(G/w16)  mips_cpu_bus__DOT__immediate [LV] => VAR 0x56499fbff090 <e27727> {c67} @dt=0x56499f7d2c20@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2: VAR 0x56499fbff8c0 <e27781> {c69} @dt=0x56499f7d4ad0@(G/w26)  mips_cpu_bus__DOT__j_offset VAR
    1:2: ASSIGNW 0x56499fbffa40 <e27788> {c70} @dt=0x56499f7d4ad0@(G/w26)
    1:2:1: SEL 0x56499fbffb00 <e29849> {c70} @dt=0x56499f7d4ad0@(G/w26) decl[31:0]]
    1:2:1:1: VARREF 0x56499fbffbd0 <e29838> {c70} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56499fbffcf0 <e27828> {c70} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:1:3: CONST 0x56499fbffe60 <e29848> {c70} @dt=0x56499f7b4bf0@(G/w32)  32'h1a
    1:2:2: VARREF 0x56499fbfffd0 <e27787> {c70} @dt=0x56499f7d4ad0@(G/w26)  mips_cpu_bus__DOT__j_offset [LV] => VAR 0x56499fbff8c0 <e27781> {c69} @dt=0x56499f7d4ad0@(G/w26)  mips_cpu_bus__DOT__j_offset VAR
    1:2: VAR 0x56499fc000f0 <e29850> {c72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2: VAR 0x56499fc00270 <e29851> {c73} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2: VAR 0x56499fc003f0 <e29852> {c74} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2: VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x56499fc00870 <e29855> {c77} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2: VAR 0x56499fc009f0 <e29856> {c78} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2: VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2: VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: VAR 0x56499fc00ff0 <e29860> {c82} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2: VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2: VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2: VAR 0x56499fc01470 <e29863> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2: VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2: VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2: VAR 0x56499fc01a70 <e29867> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2: VAR 0x56499fc01bf0 <e29868> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2: VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2: VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x56499fc02070 <e29871> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2: VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2: VAR 0x56499fc02370 <e29873> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2: VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2: VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2: VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2: VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2: VAR 0x56499fc02af0 <e29878> {c104} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2: VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2: VAR 0x56499fc02df0 <e29880> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x56499fc02f70 <e29881> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2: VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2: VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2: VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2: VAR 0x56499fc036f0 <e29886> {c112} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2: VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2: VAR 0x56499fc039f0 <e29888> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2: VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2: VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2: VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2: VAR 0x56499fc03ff0 <e29892> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2: VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2: VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2: VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2: VAR 0x56499fc04770 <e29897> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2: VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2: VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x56499fc04d70 <e29901> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory VAR
    1:2: VAR 0x56499fc04ef0 <e29902> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2: VAR 0x56499fc05070 <e29903> {c133} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2: VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2: VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2: VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2: VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2: VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x56499fc05970 <e29909> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2: VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2: VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2: VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2: VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2: VAR 0x56499fc063f0 <e29916> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2: VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2: VAR 0x56499fc066f0 <e29918> {c155} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2: VAR 0x56499fc06870 <e29919> {c156} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2: VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2: VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2: VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2: VAR 0x56499fc06e70 <e29922> {c162} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2: VAR 0x56499fc06ff0 <e29923> {c163} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_write VAR
    1:2: VAR 0x56499fc07170 <e29924> {c164} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read VAR
    1:2: VAR 0x56499fc072f0 <e29925> {c165} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2: ASSIGNW 0x56499fc07470 <e29928> {c169} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc07530 <e29926> {c169} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56499fc07650 <e29927> {c169} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__data_address [LV] => VAR 0x56499fc06e70 <e29922> {c162} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2: ASSIGNW 0x56499fc07770 <e29931> {c170} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc07830 <e29929> {c170} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x56499fc04ef0 <e29902> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2: VARREF 0x56499fc07950 <e29930> {c170} @dt=0x56499f7b4bf0@(G/w32)  writedata [LV] => VAR 0x56499fb02380 <e33624> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x56499fc07a70 <e29934> {c171} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc07b30 <e29932> {c171} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x56499fc03ff0 <e29892> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2: VARREF 0x56499fc07c50 <e29933> {c171} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_write [LV] => VAR 0x56499fc06ff0 <e29923> {c163} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_write VAR
    1:2: ASSIGNW 0x56499fc07d70 <e29937> {c172} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc07e30 <e29935> {c172} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x56499fc07f50 <e29936> {c172} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read [LV] => VAR 0x56499fc07170 <e29924> {c164} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read VAR
    1:2: ASSIGNW 0x56499fc08070 <e29940> {c175} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc08130 <e29938> {c175} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x56499fc08250 <e29939> {c175} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instr_address [LV] => VAR 0x56499fc072f0 <e29925> {c165} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2: ASSIGNW 0x56499fc08370 <e30021> {c256} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: COND 0x56499fc08430 <e30019> {c256} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc084f0 <e30016> {c256} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_A_decode [RV] <- VAR 0x56499fc066f0 <e29918> {c155} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2:1:2: VARREF 0x56499fc08610 <e30017> {c256} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x56499fc08730 <e30018> {c256} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x56499fc08850 <e30020> {c256} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [LV] => VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2: ASSIGNW 0x56499fc08970 <e30027> {c257} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: COND 0x56499fc08a30 <e30025> {c257} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc08af0 <e30022> {c257} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_B_decode [RV] <- VAR 0x56499fc06870 <e29919> {c156} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2:1:2: VARREF 0x56499fc08c10 <e30023> {c257} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x56499fc08d30 <e30024> {c257} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x56499fc08e50 <e30026> {c257} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [LV] => VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: ASSIGNW 0x56499fc08f70 <e30033> {c258} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: COND 0x56499fc09030 <e30031> {c258} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc090f0 <e30028> {c258} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x56499fc09210 <e30029> {c258} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode [RV] <- VAR 0x56499fc000f0 <e29850> {c72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2:1:3: VARREF 0x56499fc09330 <e30030> {c258} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x56499fc09450 <e30032> {c258} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_decode [LV] => VAR 0x56499fc00870 <e29855> {c77} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2: ASSIGNW 0x56499fc09570 <e30039> {c259} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: COND 0x56499fc09630 <e30037> {c259} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc096f0 <e30034> {c259} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x56499fc09810 <e30035> {c259} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode [RV] <- VAR 0x56499fc00270 <e29851> {c73} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2:1:3: VARREF 0x56499fc09930 <e30036> {c259} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x56499fc09a50 <e30038> {c259} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_decode [LV] => VAR 0x56499fc009f0 <e29856> {c78} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2: ASSIGNW 0x56499fc09b70 <e30049> {c270} @dt=0x56499f78d110@(G/w1)
    1:2:1: AND 0x56499fc09c30 <e30047> {c270} @dt=0x56499f78d110@(G/w1)
    1:2:1:1: VARREF 0x56499fc09cf0 <e30045> {c270} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:1:2: VARREF 0x56499fc09e10 <e30046> {c270} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2: VARREF 0x56499fc09f30 <e30048> {c270} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [LV] => VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2: ASSIGNW 0x56499fc0a050 <e30076> {c271} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: CONCAT 0x56499fc0a110 <e34501> {c271} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: REPLICATE 0x56499fc0a1d0 <e30071> {c271} @dt=0x56499f7d2c20@(G/w16)
    1:2:1:1:1: SEL 0x56499fc0a290 <e30060> {c271} @dt=0x56499f78d110@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x56499fc0a360 <e28472> {c271} @dt=0x56499f7d2c20@(G/w16)  mips_cpu_bus__DOT__immediate [RV] <- VAR 0x56499fbff090 <e27727> {c67} @dt=0x56499f7d2c20@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2:1:1:1:2: CONST 0x56499fc0a480 <e28497> {c271} @dt=0x56499faea470@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x56499fc0a5f0 <e30059> {c271} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x56499fc0a760 <e30070> {c271} @dt=0x56499faf0450@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x56499fc0a8d0 <e28503> {c271} @dt=0x56499f7d2c20@(G/w16)  mips_cpu_bus__DOT__immediate [RV] <- VAR 0x56499fbff090 <e27727> {c67} @dt=0x56499f7d2c20@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2:2: VARREF 0x56499fc0a9f0 <e30075> {c271} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [LV] => VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: ASSIGNW 0x56499fc0ab10 <e30090> {c272} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: SHIFTL 0x56499fc0abd0 <e30088> {c272} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc0ac90 <e30077> {c272} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:1:2: CONST 0x56499fc0adb0 <e30087> {c272} @dt=0x56499faf0450@(G/sw32)  32'sh2
    1:2:2: VARREF 0x56499fc0af20 <e30089> {c272} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode [LV] => VAR 0x56499fc003f0 <e29852> {c74} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2: ASSIGNW 0x56499fc0b040 <e30181> {c372} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: CONCAT 0x56499fc0b100 <e34523> {c372} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: SEL 0x56499fc0b1c0 <e34517> {c372} @dt=0x56499f7b83d0@(G/w4) decl[31:0]]
    1:2:1:1:1: VARREF 0x56499fc0b290 <e30164> {c372} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:1:1:2: CONST 0x56499fc0b3b0 <e28652> {c372} @dt=0x56499fab2600@(G/sw5)  5'h1c
    1:2:1:1:3: CONST 0x56499fc0b520 <e30174> {c372} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:1:2: CONCAT 0x56499fc0b690 <e34518> {c372} @dt=0x56499f81b5a0@(G/w28)
    1:2:1:2:1: VARREF 0x56499fc0b750 <e34510> {c372} @dt=0x56499f7d4ad0@(G/w26)  mips_cpu_bus__DOT__j_offset [RV] <- VAR 0x56499fbff8c0 <e27781> {c69} @dt=0x56499f7d4ad0@(G/w26)  mips_cpu_bus__DOT__j_offset VAR
    1:2:1:2:2: CONST 0x56499fc0b870 <e34511> {c372} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2: VARREF 0x56499fc0b9e0 <e30180> {c372} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode [LV] => VAR 0x56499fc00ff0 <e29860> {c82} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2: ASSIGNW 0x56499fc0bb00 <e30217> {c410} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: COND 0x56499fc0bbc0 <e30215> {c410} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc0bc80 <e30212> {c410} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:1:2: VARREF 0x56499fc0bda0 <e30213> {c410} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:1:3: VARREF 0x56499fc0bec0 <e30214> {c410} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56499fc0bfe0 <e30216> {c410} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved [LV] => VAR 0x56499fc05070 <e29903> {c133} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2: ASSIGNW 0x56499fc0c100 <e30272> {c473} @dt=0x56499f78d110@(G/w1)
    1:2:1: NOT 0x56499fc0c1c0 <e34532> {c473} @dt=0x56499f78d110@(G/w1)
    1:2:1:1: VARREF 0x56499fc0c280 <e34530> {c473} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x56499fc05970 <e29909> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:2: VARREF 0x56499fc0c3a0 <e30271> {c473} @dt=0x56499f78d110@(G/w1)  active [LV] => VAR 0x56499fb00dc0 <e33588> {c9} @dt=0x56499f78d110@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2: ALWAYS 0x56499fc0c640 <e3606> {c477} [always_comb]
    1:2:2: ASSIGN 0x56499fc0c8f0 <e43924> {c482} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:1: COND 0x56499fd02ad0 <e43922> {c482} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:1:1: VARREF 0x56499fc0c7d0 <e43918> {c478} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:1:2: VARREF 0x56499fc0c9b0 <e43919> {c482} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x56499fc06e70 <e29922> {c162} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:1:3: VARREF 0x56499fc0ccb0 <e43920> {c479} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x56499fc072f0 <e29925> {c165} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:2:2: VARREF 0x56499fc0cad0 <e30280> {c482} @dt=0x56499f7b4bf0@(G/w32)  address [LV] => VAR 0x56499fb01500 <e33600> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2: ALWAYS 0x56499fc0cef0 <e3960> {c486} [always_ff]
    1:2:1: SENTREE 0x56499fc0cfb0 <e3618> {c486}
    1:2:1:1: SENITEM 0x56499fc0d070 <e43929> {c486} [BOTH]
    1:2:1:1:1: VARREF 0x56499fc0d130 <e28774> {c486} @dt=0x56499f78d110@(G/w1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1:1: SENITEM 0x56499fc0d430 <e3617> {c486} [POS]
    1:2:1:1:1: VARREF 0x56499fc0d4f0 <e30282> {c486} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x56499fc0d610 <e34701> {c487}
    1:2:2:1: VARREF 0x56499fc0d6e0 <e30283> {c487} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x56499fc0d800 <e34662> {c488} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: VARREF 0x56499fc0d8c0 <e28779> {c488} @dt=0x56499f78d110@(G/w1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:2:2: VARREF 0x56499fc0d9e0 <e30284> {c488} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:2: ASSIGNDLY 0x56499fc0db00 <e30288> {c489} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc0dbc0 <e30286> {c489} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc0dd30 <e30287> {c489} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:2: ASSIGNDLY 0x56499fc0de50 <e30291> {c490} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc0df10 <e30289> {c490} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc0e080 <e30290> {c490} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:2: ASSIGNDLY 0x56499fc0e1a0 <e30294> {c491} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc0e260 <e30292> {c491} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2: VARREF 0x56499fc0e3d0 <e30293> {c491} @dt=0x56499f78d110@(G/w1)  read [LV] => VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3: IF 0x56499fc0e4f0 <e34698> {c493}
    1:2:2:3:1: NOT 0x56499fc0e5c0 <e34558> {c493} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1:1: VARREF 0x56499fc0e680 <e34556> {c493} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2: ASSIGNDLY 0x56499fc0e7a0 <e34677> {c494} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:1: VARREF 0x56499fc0e860 <e28827> {c494} @dt=0x56499f78d110@(G/w1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:2: VARREF 0x56499fc0e980 <e30297> {c494} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:3:2: IF 0x56499fc0eaa0 <e3704> {c495}
    1:2:2:3:2:1: AND 0x56499fc0eb70 <e34576> {c495} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:1:1: VARREF 0x56499fc0ec30 <e34572> {c495} @dt=0x56499f78d110@(G/w1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:1:2: NOT 0x56499fc0ed50 <e34573> {c495} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:1:2:1: VARREF 0x56499fc0ee10 <e34564> {c495} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2:3:2:2: ASSIGNDLY 0x56499fc0ef30 <e34665> {c496} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:1: CONST 0x56499fc0eff0 <e30302> {c496} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:3:2:2:2: VARREF 0x56499fc0f160 <e30303> {c496} @dt=0x56499f78d110@(G/w1)  read [LV] => VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3:2:2: ASSIGNDLY 0x56499fc0f280 <e30307> {c497} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:1: CONST 0x56499fc0f340 <e30305> {c497} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:3:2:2:2: VARREF 0x56499fc0f4b0 <e30306> {c497} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2: IF 0x56499fc0f5d0 <e3797> {c499}
    1:2:2:3:2:1: AND 0x56499fc0f6a0 <e34586> {c499} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:1:1: VARREF 0x56499fc0f760 <e34582> {c499} @dt=0x56499f78d110@(G/w1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:1:2: VARREF 0x56499fc0f880 <e34583> {c499} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2:3:2:2: ASSIGNDLY 0x56499fc0f9a0 <e34674> {c500} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:2:2:1: CONST 0x56499fc0fa60 <e30319> {c500} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:3:2:2:2: VARREF 0x56499fc0fbd0 <e30320> {c500} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:3:2:2: IF 0x56499fc0fcf0 <e3794> {c501}
    1:2:2:3:2:2:1: VARREF 0x56499fc0fdc0 <e30322> {c501} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read [RV] <- VAR 0x56499fc07170 <e29924> {c164} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read VAR
    1:2:2:3:2:2:2: ASSIGNDLY 0x56499fc0fee0 <e34668> {c502} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:2:1: CONST 0x56499fc0ffa0 <e30323> {c502} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:3:2:2:2:2: VARREF 0x56499fc10110 <e30324> {c502} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2:2:2: ASSIGNDLY 0x56499fc10230 <e30328> {c503} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:2:1: CONST 0x56499fc102f0 <e30326> {c503} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:3:2:2:2:2: VARREF 0x56499fc10460 <e30327> {c503} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:2:3: IF 0x56499fc10580 <e3790> {c504}
    1:2:2:3:2:2:3:1: VARREF 0x56499fc10650 <e30329> {c504} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_write [RV] <- VAR 0x56499fc06ff0 <e29923> {c163} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_write VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x56499fc10770 <e34671> {c505} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x56499fc10830 <e30330> {c505} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:3:2:2:3:2:2: VARREF 0x56499fc109a0 <e30331> {c505} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x56499fc10ac0 <e30335> {c506} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x56499fc10b80 <e30333> {c506} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:3:2:2:3:2:2: VARREF 0x56499fc10cf0 <e30334> {c506} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x56499fc10e10 <e30338> {c507} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x56499fc10ed0 <e30336> {c507} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:3:2:2:3:2:2: VARREF 0x56499fc11040 <e30337> {c507} @dt=0x56499f78d110@(G/w1)  write [LV] => VAR 0x56499fb018a0 <e33606> {c14} @dt=0x56499f78d110@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x56499fc11160 <e30341> {c508} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x56499fc11220 <e30339> {c508} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:3:2:2:3:2:2: VARREF 0x56499fc11390 <e30340> {c508} @dt=0x56499f78d110@(G/w1)  read [LV] => VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3: IF 0x56499fc114b0 <e3956> {c512}
    1:2:2:3:1: AND 0x56499fc11580 <e34604> {c512} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1:1: VARREF 0x56499fc11640 <e34600> {c512} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:1:2: NOT 0x56499fc11760 <e34601> {c512} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1:2:1: VARREF 0x56499fc11820 <e34592> {c512} @dt=0x56499f78d110@(G/w1)  waitrequest [RV] <- VAR 0x56499fb01fe0 <e33618> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:2:3:2: IF 0x56499fc11940 <e34695> {c513}
    1:2:2:3:2:1: AND 0x56499fc11a10 <e34630> {c513} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:1:1: NOT 0x56499fc11ad0 <e34626> {c513} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:1:1:1: VARREF 0x56499fc11b90 <e34610> {c513} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:1:2: NOT 0x56499fc11cb0 <e34627> {c513} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:1:2:1: VARREF 0x56499fc11d70 <e34618> {c513} @dt=0x56499f78d110@(G/w1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:2: ASSIGNDLY 0x56499fc11e90 <e34689> {c514} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:2:2:1: VARREF 0x56499fc11f50 <e30350> {c514} @dt=0x56499f7b4bf0@(G/w32)  readdata [RV] <- VAR 0x56499fb02ac0 <e33636> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:2:3:2:2:2: VARREF 0x56499fc12070 <e30351> {c514} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:3:2:2: IF 0x56499fc12190 <e3895> {c515}
    1:2:2:3:2:2:1: VARREF 0x56499fc12260 <e30353> {c515} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read [RV] <- VAR 0x56499fc07170 <e29924> {c164} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read VAR
    1:2:2:3:2:2:2: ASSIGNDLY 0x56499fc12380 <e34680> {c516} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:2:1: CONST 0x56499fc12440 <e30354> {c516} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:3:2:2:2:2: VARREF 0x56499fc125b0 <e30355> {c516} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:2:3: IF 0x56499fc126d0 <e3891> {c517}
    1:2:2:3:2:2:3:1: VARREF 0x56499fc127a0 <e30357> {c517} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_write [RV] <- VAR 0x56499fc06ff0 <e29923> {c163} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_write VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x56499fc128c0 <e34683> {c518} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x56499fc12980 <e30358> {c518} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:3:2:2:3:2:2: VARREF 0x56499fc12af0 <e30359> {c518} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x56499fc12c10 <e30363> {c519} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x56499fc12cd0 <e30361> {c519} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:3:2:2:3:2:2: VARREF 0x56499fc12e40 <e30362> {c519} @dt=0x56499f78d110@(G/w1)  write [LV] => VAR 0x56499fb018a0 <e33606> {c14} @dt=0x56499f78d110@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x56499fc12f60 <e30366> {c520} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x56499fc13020 <e30364> {c520} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:3:2:2:3:2:2: VARREF 0x56499fc13190 <e30365> {c520} @dt=0x56499f78d110@(G/w1)  read [LV] => VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:3:3: ASSIGNDLY 0x56499fc132b0 <e34686> {c522} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:3:3:1: CONST 0x56499fc13370 <e30367> {c522} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:3:2:2:3:3:2: VARREF 0x56499fc134e0 <e30368> {c522} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2:2:3:3: ASSIGNDLY 0x56499fc13600 <e30371> {c523} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:3:3:1: VARREF 0x56499fc136c0 <e29041> {c523} @dt=0x56499f78d110@(G/w1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:2:3:3:2: VARREF 0x56499fc137e0 <e30370> {c523} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:3:2:3: IF 0x56499fc13900 <e3950> {c526}
    1:2:2:3:2:3:1: AND 0x56499fc139d0 <e34648> {c526} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:3:1:1: VARREF 0x56499fc13a90 <e34644> {c526} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:3:1:2: NOT 0x56499fc13bb0 <e34645> {c526} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:3:1:2:1: VARREF 0x56499fc13c70 <e34636> {c526} @dt=0x56499f78d110@(G/w1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:3:2: ASSIGNDLY 0x56499fc13d90 <e34692> {c527} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:2:3:2:1: VARREF 0x56499fc13e50 <e30375> {c527} @dt=0x56499f7b4bf0@(G/w32)  readdata [RV] <- VAR 0x56499fb02ac0 <e33636> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:2:3:2:3:2:2: VARREF 0x56499fc13f70 <e30376> {c527} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory [LV] => VAR 0x56499fc04d70 <e29901> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory VAR
    1:2:2:3:2:3:2: ASSIGNDLY 0x56499fc14090 <e30380> {c528} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:3:2:1: CONST 0x56499fc14150 <e30378> {c528} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:3:2:3:2:2: VARREF 0x56499fc142c0 <e30379> {c528} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2:3:2: ASSIGNDLY 0x56499fc143e0 <e30382> {c529} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:3:2:1: VARREF 0x56499fc144a0 <e29064> {c529} @dt=0x56499f78d110@(G/w1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:3:2:2: VARREF 0x56499fc145c0 <e30381> {c529} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:3:2:3:2: ASSIGNDLY 0x56499fc146e0 <e30385> {c530} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:3:2:1: CONST 0x56499fc147a0 <e30383> {c530} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:3:2:3:2:2: VARREF 0x56499fc14910 <e30384> {c530} @dt=0x56499f78d110@(G/w1)  read [LV] => VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3:2:3:2: ASSIGNDLY 0x56499fc14a30 <e30388> {c531} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:3:2:1: CONST 0x56499fc14af0 <e30386> {c531} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:3:2:3:2:2: VARREF 0x56499fc14c60 <e30387> {c531} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2: ASSIGNALIAS 0x56499fc14d80 <e35960> {l3} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc14e40 <e35957> {l3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x56499fc14f60 <e35958> {l3} @dt=0x56499f78d110@(G/w1)  register_file__DOT__clk [LV] => VAR 0x56499fc17dd0 <e36099> {l3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56499fc153d0 <e35976> {l5} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc15490 <e35973> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x56499fc155b0 <e35974> {l5} @dt=0x56499f78d110@(G/w1)  register_file__DOT__write_enable [LV] => VAR 0x56499fc180d0 <e32182> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__write_enable PORT
    1:2: ASSIGNALIAS 0x56499fc156d0 <e35985> {l5} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc15790 <e35982> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2: VARREF 0x56499fc158b0 <e35983> {l5} @dt=0x56499f78d110@(G/w1)  register_file__DOT__HI_write_enable [LV] => VAR 0x56499fc18250 <e32183> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__HI_write_enable PORT
    1:2: ASSIGNALIAS 0x56499fc159d0 <e35994> {l5} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc15a90 <e35991> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2: VARREF 0x56499fc15bb0 <e35992> {l5} @dt=0x56499f78d110@(G/w1)  register_file__DOT__LO_write_enable [LV] => VAR 0x56499fc183d0 <e32184> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__LO_write_enable PORT
    1:2: ASSIGNALIAS 0x56499fc15cd0 <e36003> {l6} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc15d90 <e36000> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_1 [RV] <- VAR 0x56499fbfc7a0 <e27452> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2:2: VARREF 0x56499fc15eb0 <e36001> {l6} @dt=0x56499f7ca7d0@(G/w5)  register_file__DOT__read_address_1 [LV] => VAR 0x56499fc18550 <e32185> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_1 PORT
    1:2: ASSIGNALIAS 0x56499fc15fd0 <e36012> {l6} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc16090 <e36009> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_2 [RV] <- VAR 0x56499fbfd800 <e29781> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2:2: VARREF 0x56499fc161b0 <e36010> {l6} @dt=0x56499f7ca7d0@(G/w5)  register_file__DOT__read_address_2 [LV] => VAR 0x56499fc186d0 <e32186> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_2 PORT
    1:2: ASSIGNALIAS 0x56499fc162d0 <e36021> {l6} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc16390 <e36018> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x56499fc164b0 <e36019> {l6} @dt=0x56499f7ca7d0@(G/w5)  register_file__DOT__write_address [LV] => VAR 0x56499fc18850 <e32187> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__write_address PORT
    1:2: ASSIGNALIAS 0x56499fc165d0 <e36030> {l7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc16690 <e36027> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2: VARREF 0x56499fc167b0 <e36028> {l7} @dt=0x56499f7b4bf0@(G/w32)  register_file__DOT__write_data [LV] => VAR 0x56499fc189d0 <e32188> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__write_data PORT
    1:2: ASSIGNALIAS 0x56499fc168d0 <e36039> {l7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc16990 <e36036> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x56499fc16ab0 <e36037> {l7} @dt=0x56499f7b4bf0@(G/w32)  register_file__DOT__HI_write_data [LV] => VAR 0x56499fc18b50 <e32189> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_write_data PORT
    1:2: ASSIGNALIAS 0x56499fc16bd0 <e36048> {l7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc16c90 <e36045> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x56499fc16db0 <e36046> {l7} @dt=0x56499f7b4bf0@(G/w32)  register_file__DOT__LO_write_data [LV] => VAR 0x56499fc18cd0 <e32190> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_write_data PORT
    1:2: ASSIGNALIAS 0x56499fc16ed0 <e36057> {l8} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc16f90 <e36054> {l8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x56499fc170b0 <e36055> {l8} @dt=0x56499f7b4bf0@(G/w32)  register_file__DOT__read_data_1 [LV] => VAR 0x56499fc18e50 <e32191> {l8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_1 PORT
    1:2: ASSIGNALIAS 0x56499fc171d0 <e36066> {l8} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc17290 <e36063> {l8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x56499fc173b0 <e36064> {l8} @dt=0x56499f7b4bf0@(G/w32)  register_file__DOT__read_data_2 [LV] => VAR 0x56499fc18fd0 <e32192> {l8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_2 PORT
    1:2: ASSIGNALIAS 0x56499fc174d0 <e36075> {l9} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc17590 <e36072> {l9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode [RV] <- VAR 0x56499fc000f0 <e29850> {c72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2:2: VARREF 0x56499fc176b0 <e36073> {l9} @dt=0x56499f7b4bf0@(G/w32)  register_file__DOT__read_data_LO [LV] => VAR 0x56499fc19150 <e32193> {l9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_LO PORT
    1:2: ASSIGNALIAS 0x56499fc177d0 <e36084> {l9} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc17890 <e36081> {l9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode [RV] <- VAR 0x56499fc00270 <e29851> {c73} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2:2: VARREF 0x56499fc179b0 <e36082> {l9} @dt=0x56499f7b4bf0@(G/w32)  register_file__DOT__read_data_HI [LV] => VAR 0x56499fc192d0 <e32194> {l9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_HI PORT
    1:2: ASSIGNALIAS 0x56499fc17ad0 <e36093> {l10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc17b90 <e36090> {l10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_v0 [RV] <- VAR 0x56499fbf8df0 <e27223> {c10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_v0 PORT
    1:2:2: VARREF 0x56499fc17cb0 <e36091> {l10} @dt=0x56499f7b4bf0@(G/w32)  register_file__DOT__read_register_2 [LV] => VAR 0x56499fc19450 <e32195> {l10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_register_2 PORT
    1:2: VAR 0x56499fc17dd0 <e36099> {l3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__clk PORT
    1:2: VAR 0x56499fc17f50 <e32181> {l4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__pipelined PORT
    1:2:3: CONST 0x56499fd02d10 <e43945> {c179} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2: VAR 0x56499fc180d0 <e32182> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__write_enable PORT
    1:2: VAR 0x56499fc18250 <e32183> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__HI_write_enable PORT
    1:2: VAR 0x56499fc183d0 <e32184> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__LO_write_enable PORT
    1:2: VAR 0x56499fc18550 <e32185> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_1 PORT
    1:2: VAR 0x56499fc186d0 <e32186> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_2 PORT
    1:2: VAR 0x56499fc18850 <e32187> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__write_address PORT
    1:2: VAR 0x56499fc189d0 <e32188> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__write_data PORT
    1:2: VAR 0x56499fc18b50 <e32189> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_write_data PORT
    1:2: VAR 0x56499fc18cd0 <e32190> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_write_data PORT
    1:2: VAR 0x56499fc18e50 <e32191> {l8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_1 PORT
    1:2: VAR 0x56499fc18fd0 <e32192> {l8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_2 PORT
    1:2: VAR 0x56499fc19150 <e32193> {l9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_LO PORT
    1:2: VAR 0x56499fc192d0 <e32194> {l9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_HI PORT
    1:2: VAR 0x56499fc19450 <e32195> {l10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_register_2 PORT
    1:2: VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x56499fc19750 <e32216> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x56499fc198d0 <e32217> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2: ASSIGNW 0x56499fc19a50 <e32221> {l19} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: ARRAYSEL 0x56499fc19b10 <e32219> {l19} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc19bd0 <e22146> {l19} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:1:2: VARREF 0x56499fc19cf0 <e32218> {l19} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_1 [RV] <- VAR 0x56499fbfc7a0 <e27452> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2:2: VARREF 0x56499fc19e10 <e32220> {l19} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [LV] => VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2: ASSIGNW 0x56499fc19f30 <e32225> {l20} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: ARRAYSEL 0x56499fc19ff0 <e32223> {l20} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc1a0b0 <e22170> {l20} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:1:2: VARREF 0x56499fc1a1d0 <e32222> {l20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_2 [RV] <- VAR 0x56499fbfd800 <e29781> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2:2: VARREF 0x56499fc1a2f0 <e32224> {l20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [LV] => VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: ASSIGNW 0x56499fc1a410 <e32228> {l21} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc1a4d0 <e32226> {l21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x56499fc198d0 <e32217> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:2: VARREF 0x56499fc1a5f0 <e32227> {l21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode [LV] => VAR 0x56499fc000f0 <e29850> {c72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2: ASSIGNW 0x56499fc1a710 <e32231> {l22} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc1a7d0 <e32229> {l22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x56499fc19750 <e32216> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:2: VARREF 0x56499fc1a8f0 <e32230> {l22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode [LV] => VAR 0x56499fc00270 <e29851> {c73} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2: ASSIGNW 0x56499fc1aa10 <e32234> {l23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: ARRAYSEL 0x56499fc1aad0 <e32232> {l23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc1ab90 <e22200> {l23} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:1:2: CONST 0x56499fc1acb0 <e22220> {l23} @dt=0x56499fab2600@(G/sw5)  5'h2
    1:2:2: VARREF 0x56499fc1ae20 <e32233> {l23} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [LV] => VAR 0x56499fb01160 <e33594> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fc1af40 <e32235> {l28} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ASSIGNW 0x56499fc1b0c0 <e32240> {l29} @dt=0x56499f78d110@(G/w1)
    1:2:1: NOT 0x56499fd02e80 <e43955> {l29} @dt=0x56499f78d110@(G/w1)
    1:2:1:1: VARREF 0x56499fc1b240 <e43953> {l29} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x56499fc1b4d0 <e32239> {l29} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk [LV] => VAR 0x56499fc1af40 <e32235> {l28} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ALWAYS 0x56499fc1b5f0 <e10855> {l30} [always_ff]
    1:2:1: SENTREE 0x56499fc1b6b0 <e10820> {l30}
    1:2:1:1: SENITEM 0x56499fc1b770 <e10818> {l30} [POS]
    1:2:1:1:1: VARREF 0x56499fc1b830 <e32241> {l30} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk [RV] <- VAR 0x56499fc1af40 <e32235> {l28} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk VAR
    1:2:2: IF 0x56499fc1b950 <e34866> {l31}
    1:2:2:1: VARREF 0x56499fc1ba20 <e32242> {l31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fc1bb40 <e32246> {l31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: VARREF 0x56499fc1bc00 <e32243> {l31} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2:2:2: ARRAYSEL 0x56499fc1bd20 <e32245> {l31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc1bde0 <e22245> {l31} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [LV] => VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:2:2:2:2: VARREF 0x56499fc1bf00 <e32244> {l31} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: IF 0x56499fc1c020 <e10843> {l32}
    1:2:2:1: VARREF 0x56499fc1c0f0 <e32247> {l32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fc1c210 <e34860> {l33} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: VARREF 0x56499fc1c2d0 <e32248> {l33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2: VARREF 0x56499fc1c3f0 <e32249> {l33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [LV] => VAR 0x56499fc19750 <e32216> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:2: IF 0x56499fc1c510 <e10853> {l35}
    1:2:2:1: VARREF 0x56499fc1c5e0 <e32251> {l35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fc1c700 <e34863> {l36} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: VARREF 0x56499fc1c7c0 <e32252> {l36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2: VARREF 0x56499fc1c8e0 <e32253> {l36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [LV] => VAR 0x56499fc198d0 <e32217> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2: ASSIGNALIAS 0x56499fc1ca00 <e36113> {k2} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc1cac0 <e36110> {k2} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x56499fc1cbe0 <e36111> {k2} @dt=0x56499f78d110@(G/w1)  pc__DOT__clk [LV] => VAR 0x56499fc1dc00 <e36160> {k2} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__pc__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56499fc1cd00 <e36122> {k3} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc1cdc0 <e36119> {k3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x56499fc1cee0 <e36120> {k3} @dt=0x56499f7b4bf0@(G/w32)  pc__DOT__address_input [LV] => VAR 0x56499fc1dd80 <e32140> {k3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_input PORT
    1:2: ASSIGNALIAS 0x56499fc1d000 <e36131> {k4} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc1d0c0 <e36128> {k4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x56499fc063f0 <e29916> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2: VARREF 0x56499fc1d1e0 <e36129> {k4} @dt=0x56499f78d110@(G/w1)  pc__DOT__enable [LV] => VAR 0x56499fc1df00 <e32141> {k4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__pc__DOT__enable PORT
    1:2: ASSIGNALIAS 0x56499fc1d300 <e36140> {k5} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc1d3c0 <e36137> {k5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x56499fbf8af0 <e29708> {c8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x56499fc1d4e0 <e36138> {k5} @dt=0x56499f78d110@(G/w1)  pc__DOT__reset [LV] => VAR 0x56499fc1e080 <e32142> {k5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__pc__DOT__reset PORT
    1:2: ASSIGNALIAS 0x56499fc1d600 <e36149> {k6} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc1d6c0 <e36146> {k6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2: VARREF 0x56499fc1d7e0 <e36147> {k6} @dt=0x56499f78d110@(G/w1)  pc__DOT__halt [LV] => VAR 0x56499fc1e200 <e32143> {k6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__pc__DOT__halt PORT
    1:2: ASSIGNALIAS 0x56499fc1d900 <e36158> {k7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc1d9c0 <e36155> {k7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x56499fc1dae0 <e36156> {k7} @dt=0x56499f7b4bf0@(G/w32)  pc__DOT__address_output [LV] => VAR 0x56499fc1e380 <e32144> {k7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_output PORT
    1:2: VAR 0x56499fc1dc00 <e36160> {k2} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__pc__DOT__clk PORT
    1:2: VAR 0x56499fc1dd80 <e32140> {k3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_input PORT
    1:2: VAR 0x56499fc1df00 <e32141> {k4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__pc__DOT__enable PORT
    1:2: VAR 0x56499fc1e080 <e32142> {k5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__pc__DOT__reset PORT
    1:2: VAR 0x56499fc1e200 <e32143> {k6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__pc__DOT__halt PORT
    1:2: VAR 0x56499fc1e380 <e32144> {k7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_output PORT
    1:2: ALWAYS 0x56499fc1e500 <e10474> {k11} [always_ff]
    1:2:1: SENTREE 0x56499fc1e5c0 <e10392> {k11}
    1:2:1:1: SENITEM 0x56499fc1e680 <e10386> {k11} [POS]
    1:2:1:1:1: VARREF 0x56499fc1e740 <e32145> {k11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x56499fc1e860 <e10391> {k11} [POS]
    1:2:1:1:1: VARREF 0x56499fc1e920 <e32146> {k11} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x56499fc1ea40 <e34857> {k12}
    1:2:2:1: VARREF 0x56499fc1eb10 <e32147> {k12} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x56499fc1ec30 <e34848> {k13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fc1ecf0 <e32148> {k13} @dt=0x56499f7b4bf0@(G/w32)  32'hbfc00000
    1:2:2:2:2: VARREF 0x56499fc1ee60 <e32149> {k13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [LV] => VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2:2: ASSIGNDLY 0x56499fc1ef80 <e32153> {k14} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc1f040 <e32151> {k14} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc1f1b0 <e32152> {k14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2: IF 0x56499fc1f2d0 <e10472> {k16}
    1:2:2:1: AND 0x56499fc1f3a0 <e33701> {k16} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1: AND 0x56499fc1f460 <e33697> {k16} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1: NOT 0x56499fc1f520 <e33679> {k16} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x56499fc1f5e0 <e33663> {k16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x56499fc063f0 <e29916> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2:1:1:2: NOT 0x56499fc1f700 <e33680> {k16} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56499fc1f7c0 <e33671> {k16} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:1:2: NOT 0x56499fc1f8e0 <e33698> {k16} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:2:1: VARREF 0x56499fc1f9a0 <e33689> {k16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2:2: ASSIGNDLY 0x56499fc1fac0 <e34854> {k17} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: VARREF 0x56499fc1fb80 <e32162> {k17} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:2:2:2: VARREF 0x56499fc1fca0 <e32163> {k17} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [LV] => VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2:2: IF 0x56499fc1fdc0 <e10469> {k18}
    1:2:2:2:1: EQ 0x56499fc1fe90 <e32176> {k18} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1:1: CONST 0x56499fc1ff50 <e33706> {k18} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:1:2: VARREF 0x56499fc200c0 <e33707> {k18} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:2:2:2: ASSIGNDLY 0x56499fc201e0 <e34851> {k19} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc202a0 <e32177> {k19} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc20410 <e32178> {k19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2: ASSIGNALIAS 0x56499fc20530 <e36174> {d3} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc205f0 <e36171> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x56499fc20710 <e36172> {d3} @dt=0x56499f7b4bf0@(G/w32)  plus_four_adder__DOT__a [LV] => VAR 0x56499fc20e80 <e36196> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__a PORT
    1:2: ASSIGNALIAS 0x56499fc20b80 <e36190> {d4} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc20c40 <e36187> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x56499fbf9ff0 <e29720> {c29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x56499fc20d60 <e36188> {d4} @dt=0x56499f7b4bf0@(G/w32)  plus_four_adder__DOT__z [LV] => VAR 0x56499fc21180 <e30391> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__z PORT
    1:2: VAR 0x56499fc20e80 <e36196> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__a PORT
    1:2: VAR 0x56499fc21000 <e30390> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__b PORT
    1:2:3: CONST 0x56499fd030c0 <e43970> {c207} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2: VAR 0x56499fc21180 <e30391> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__z PORT
    1:2: ASSIGNW 0x56499fc21300 <e30396> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: ADD 0x56499fc213c0 <e30394> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: CONST 0x56499fc215a0 <e43973> {c207} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:1:2: VARREF 0x56499fc21480 <e43974> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x56499fc21710 <e30395> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [LV] => VAR 0x56499fbf9ff0 <e29720> {c29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2: ASSIGNALIAS 0x56499fc21830 <e36210> {i6} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc218f0 <e36207> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2: VARREF 0x56499fc21a10 <e36208> {i6} @dt=0x56499f78d110@(G/w1)  program_counter_multiplexer__DOT__control [LV] => VAR 0x56499fc22720 <e32095> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: ASSIGNALIAS 0x56499fc21b30 <e36219> {i7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc21bf0 <e36216> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x56499fbf9ff0 <e29720> {c29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x56499fc21d10 <e36217> {i7} @dt=0x56499f7b4bf0@(G/w32)  program_counter_multiplexer__DOT__input_0 [LV] => VAR 0x56499fc228a0 <e32096> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56499fc21e30 <e36228> {i8} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc21ef0 <e36225> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [RV] <- VAR 0x56499fbfbaf0 <e29736> {c53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x56499fc22010 <e36226> {i8} @dt=0x56499f7b4bf0@(G/w32)  program_counter_multiplexer__DOT__input_1 [LV] => VAR 0x56499fc22a20 <e32097> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56499fc22130 <e36237> {i10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc221f0 <e36234> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [RV] <- VAR 0x56499fbfa170 <e29721> {c30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x56499fc22310 <e36235> {i10} @dt=0x56499f7b4bf0@(G/w32)  program_counter_multiplexer__DOT__resolved [LV] => VAR 0x56499fc22ba0 <e32098> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: VAR 0x56499fc22430 <e36239> {i3} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56499fc225b0 <e32093> {c211} @dt=0x56499faf0450@(G/sw32)  32'sh20
    1:2: VAR 0x56499fc22720 <e32095> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: VAR 0x56499fc228a0 <e32096> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: VAR 0x56499fc22a20 <e32097> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: VAR 0x56499fc22ba0 <e32098> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: ASSIGNW 0x56499fc22d20 <e32104> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: COND 0x56499fc22de0 <e32102> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc22ea0 <e32099> {i13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:1:2: VARREF 0x56499fc22fc0 <e32100> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [RV] <- VAR 0x56499fbfbaf0 <e29736> {c53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2:1:3: VARREF 0x56499fc230e0 <e32101> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x56499fbf9ff0 <e29720> {c29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x56499fc23200 <e32103> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [LV] => VAR 0x56499fbfa170 <e29721> {c30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2: ASSIGNALIAS 0x56499fc23320 <e36253> {i6} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc233e0 <e36250> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2: VARREF 0x56499fc23500 <e36251> {i6} @dt=0x56499f78d110@(G/w1)  program_counter_multiplexer_two__DOT__control [LV] => VAR 0x56499fc24210 <e32095> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__control PORT
    1:2: ASSIGNALIAS 0x56499fc23620 <e36262> {i7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc236e0 <e36259> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [RV] <- VAR 0x56499fbfa170 <e29721> {c30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x56499fc23800 <e36260> {i7} @dt=0x56499f7b4bf0@(G/w32)  program_counter_multiplexer_two__DOT__input_0 [LV] => VAR 0x56499fc24390 <e32096> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56499fc23920 <e36271> {i8} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc239e0 <e36268> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved [RV] <- VAR 0x56499fc05070 <e29903> {c133} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2:2: VARREF 0x56499fc23b00 <e36269> {i8} @dt=0x56499f7b4bf0@(G/w32)  program_counter_multiplexer_two__DOT__input_1 [LV] => VAR 0x56499fc24510 <e32097> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56499fc23c20 <e36280> {i10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc23ce0 <e36277> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x56499fc23e00 <e36278> {i10} @dt=0x56499f7b4bf0@(G/w32)  program_counter_multiplexer_two__DOT__resolved [LV] => VAR 0x56499fc24690 <e32098> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__resolved PORT
    1:2: VAR 0x56499fc23f20 <e36282> {i3} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56499fc240a0 <e32093> {c211} @dt=0x56499faf0450@(G/sw32)  32'sh20
    1:2: VAR 0x56499fc24210 <e32095> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__control PORT
    1:2: VAR 0x56499fc24390 <e32096> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_0 PORT
    1:2: VAR 0x56499fc24510 <e32097> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_1 PORT
    1:2: VAR 0x56499fc24690 <e32098> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__resolved PORT
    1:2: ASSIGNW 0x56499fc24810 <e32104> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: COND 0x56499fc248d0 <e32102> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc24990 <e32099> {i13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:1:2: VARREF 0x56499fc24ab0 <e32100> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved [RV] <- VAR 0x56499fc05070 <e29903> {c133} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2:1:3: VARREF 0x56499fc24bd0 <e32101> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [RV] <- VAR 0x56499fbfa170 <e29721> {c30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x56499fc24cf0 <e32103> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [LV] => VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: ASSIGNALIAS 0x56499fc24e10 <e36296> {o3} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc24ed0 <e36293> {o3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x56499fc24ff0 <e36294> {o3} @dt=0x56499f78d110@(G/w1)  fetch_decode_register__DOT__clk [LV] => VAR 0x56499fc26960 <e36372> {o3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56499fc25110 <e36305> {o4} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc251d0 <e36302> {o4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2: VARREF 0x56499fc252f0 <e36303> {o4} @dt=0x56499f78d110@(G/w1)  fetch_decode_register__DOT__enable [LV] => VAR 0x56499fc26ae0 <e32685> {o4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__enable PORT
    1:2: ASSIGNALIAS 0x56499fc25410 <e36314> {o5} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc254d0 <e36311> {o5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2: VARREF 0x56499fc255f0 <e36312> {o5} @dt=0x56499f78d110@(G/w1)  fetch_decode_register__DOT__clear [LV] => VAR 0x56499fc26c60 <e32686> {o5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x56499fc25710 <e36323> {o6} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc257d0 <e36320> {o6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x56499fbf8af0 <e29708> {c8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x56499fc258f0 <e36321> {o6} @dt=0x56499f78d110@(G/w1)  fetch_decode_register__DOT__reset [LV] => VAR 0x56499fc26de0 <e32687> {o6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x56499fc25a10 <e36332> {o8} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc25ad0 <e36329> {o8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2: VARREF 0x56499fc25bf0 <e36330> {o8} @dt=0x56499f78d110@(G/w1)  fetch_decode_register__DOT__HALT_fetch [LV] => VAR 0x56499fc26f60 <e32688> {o8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_fetch PORT
    1:2: ASSIGNALIAS 0x56499fc25d10 <e36341> {o9} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc25dd0 <e36338> {o9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2: VARREF 0x56499fc25ef0 <e36339> {o9} @dt=0x56499f78d110@(G/w1)  fetch_decode_register__DOT__HALT_decode [LV] => VAR 0x56499fc270e0 <e32689> {o9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_decode PORT
    1:2: ASSIGNALIAS 0x56499fc26360 <e36357> {o12} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc26420 <e36354> {o12} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x56499fbf9ff0 <e29720> {c29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x56499fc26540 <e36355> {o12} @dt=0x56499f7b4bf0@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_fetch [LV] => VAR 0x56499fc273e0 <e32691> {o12} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: ASSIGNALIAS 0x56499fc26660 <e36366> {o15} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc26720 <e36363> {o15} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x56499fc26840 <e36364> {o15} @dt=0x56499f7b4bf0@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_decode [LV] => VAR 0x56499fc276e0 <e32693> {o15} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: VAR 0x56499fc26960 <e36372> {o3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clk PORT
    1:2: VAR 0x56499fc26ae0 <e32685> {o4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__enable PORT
    1:2: VAR 0x56499fc26c60 <e32686> {o5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clear PORT
    1:2: VAR 0x56499fc26de0 <e32687> {o6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__reset PORT
    1:2: VAR 0x56499fc26f60 <e32688> {o8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_fetch PORT
    1:2: VAR 0x56499fc270e0 <e32689> {o9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_decode PORT
    1:2: VAR 0x56499fc27260 <e32690> {o11} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_fetch PORT
    1:2:3: CONST 0x56499fd033b0 <e43986> {c230} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2: VAR 0x56499fc273e0 <e32691> {o12} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: VAR 0x56499fc27560 <e32692> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2: VAR 0x56499fc276e0 <e32693> {o15} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: ALWAYS 0x56499fc27860 <e13203> {o19} [always_ff]
    1:2:1: SENTREE 0x56499fc27920 <e13075> {o19}
    1:2:1:1: SENITEM 0x56499fc279e0 <e13069> {o19} [POS]
    1:2:1:1:1: VARREF 0x56499fc27aa0 <e32694> {o19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x56499fc27bc0 <e13074> {o19} [POS]
    1:2:1:1:1: VARREF 0x56499fc27c80 <e32695> {o19} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x56499fc27da0 <e34899> {o20}
    1:2:2:1: VARREF 0x56499fc27e70 <e32696> {o20} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x56499fc27f90 <e34887> {o21} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fc28050 <e32706> {o21} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x56499fc281c0 <e32707> {o21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode [LV] => VAR 0x56499fc27560 <e32692> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2:2:2: ASSIGNDLY 0x56499fc282e0 <e32722> {o22} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fc283a0 <e33172> {o22} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56499fc28510 <e32721> {o22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:2: ASSIGNDLY 0x56499fc28630 <e32725> {o23} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc286f0 <e32723> {o23} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc28860 <e32724> {o23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2:3: IF 0x56499fc28980 <e13198> {o25}
    1:2:2:3:1: NOT 0x56499fc28a50 <e33647> {o25} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1:1: VARREF 0x56499fc28b10 <e33645> {o25} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2:3:2: IF 0x56499fc28c30 <e34896> {o26}
    1:2:2:3:2:1: VARREF 0x56499fc28d00 <e32728> {o26} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2:3:2:2: ASSIGNDLY 0x56499fc28e20 <e34890> {o27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:2:2:1: CONST 0x56499fc28ee0 <e32738> {o27} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:3:2:2:2: VARREF 0x56499fc29050 <e32739> {o27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode [LV] => VAR 0x56499fc27560 <e32692> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2:2:3:2:2: ASSIGNDLY 0x56499fc29170 <e32754> {o28} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:2:2:1: CONST 0x56499fc29230 <e33184> {o28} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:3:2:2:2: VARREF 0x56499fc293a0 <e32753> {o28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:3:2:2: ASSIGNDLY 0x56499fc294c0 <e32757> {o29} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:2:1: CONST 0x56499fc29580 <e32755> {o29} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:3:2:2:2: VARREF 0x56499fc296f0 <e32756> {o29} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2:3:2:3: ASSIGNDLY 0x56499fc29810 <e34893> {o31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:2:3:1: CONST 0x56499fc298d0 <e36368> {c230} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:3:2:3:2: VARREF 0x56499fc29a40 <e32759> {o31} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode [LV] => VAR 0x56499fc27560 <e32692> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2:2:3:2:3: ASSIGNDLY 0x56499fc29b60 <e32763> {o32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:2:3:1: VARREF 0x56499fc29c20 <e32761> {o32} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x56499fbf9ff0 <e29720> {c29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2:3:2:3:2: VARREF 0x56499fc29d40 <e32762> {o32} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:3:2:3: ASSIGNDLY 0x56499fc29e60 <e32766> {o33} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:2:3:1: VARREF 0x56499fc29f20 <e32764> {o33} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2:3:2:3:2: VARREF 0x56499fc2a040 <e32765> {o33} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2: ASSIGNALIAS 0x56499fc2a160 <e36386> {f3} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc2a220 <e36383> {f3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2: VARREF 0x56499fc2a340 <e36384> {f3} @dt=0x56499f7b4bf0@(G/w32)  control_unit__DOT__instruction [LV] => VAR 0x56499fc2c860 <e36496> {f3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__control_unit__DOT__instruction PORT
    1:2: ASSIGNALIAS 0x56499fc2a460 <e36395> {f5} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc2a520 <e36392> {f5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2: VARREF 0x56499fc2a640 <e36393> {f5} @dt=0x56499f78d110@(G/w1)  control_unit__DOT__register_write [LV] => VAR 0x56499fc2c9e0 <e30959> {f5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__register_write PORT
    1:2: ASSIGNALIAS 0x56499fc2a760 <e36404> {f6} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc2a820 <e36401> {f6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x56499fc2a940 <e36402> {f6} @dt=0x56499f78d110@(G/w1)  control_unit__DOT__memory_to_register [LV] => VAR 0x56499fc2cb60 <e30960> {f6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_to_register PORT
    1:2: ASSIGNALIAS 0x56499fc2aa60 <e36413> {f7} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc2ab20 <e36410> {f7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x56499fc2ac40 <e36411> {f7} @dt=0x56499f78d110@(G/w1)  control_unit__DOT__memory_write [LV] => VAR 0x56499fc2cce0 <e30961> {f7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_write PORT
    1:2: ASSIGNALIAS 0x56499fc2ad60 <e36422> {f8} @dt=0x56499f7c08b0@(G/w2)
    1:2:1: VARREF 0x56499fc2ae20 <e36419> {f8} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x56499fc2af40 <e36420> {f8} @dt=0x56499f7c08b0@(G/w2)  control_unit__DOT__ALU_src_B [LV] => VAR 0x56499fc2ce60 <e30962> {f8} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: ASSIGNALIAS 0x56499fc2b060 <e36431> {f9} @dt=0x56499f7c08b0@(G/w2)
    1:2:1: VARREF 0x56499fc2b120 <e36428> {f9} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x56499fc2b240 <e36429> {f9} @dt=0x56499f7c08b0@(G/w2)  control_unit__DOT__register_destination [LV] => VAR 0x56499fc2cfe0 <e30963> {f9} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__register_destination PORT
    1:2: ASSIGNALIAS 0x56499fc2b360 <e36440> {f10} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc2b420 <e36437> {f10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2: VARREF 0x56499fc2b540 <e36438> {f10} @dt=0x56499f78d110@(G/w1)  control_unit__DOT__branch [LV] => VAR 0x56499fc2d160 <e30964> {f10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__branch PORT
    1:2: ASSIGNALIAS 0x56499fc2b660 <e36449> {f11} @dt=0x56499f7c3350@(G/w6)
    1:2:1: VARREF 0x56499fc2b720 <e36446> {f11} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x56499fc2b840 <e36447> {f11} @dt=0x56499f7c3350@(G/w6)  control_unit__DOT__ALU_function [LV] => VAR 0x56499fc2d2e0 <e30965> {f11} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__ALU_function PORT
    1:2: ASSIGNALIAS 0x56499fc2b960 <e36458> {f12} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc2ba20 <e36455> {f12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2: VARREF 0x56499fc2bb40 <e36456> {f12} @dt=0x56499f78d110@(G/w1)  control_unit__DOT__program_counter_multiplexer_jump [LV] => VAR 0x56499fc2d460 <e30966> {f12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__program_counter_multiplexer_jump PORT
    1:2: ASSIGNALIAS 0x56499fc2bc60 <e36467> {f13} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc2bd20 <e36464> {f13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2: VARREF 0x56499fc2be40 <e36465> {f13} @dt=0x56499f78d110@(G/w1)  control_unit__DOT__j_instruction [LV] => VAR 0x56499fc2d5e0 <e30967> {f13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__j_instruction PORT
    1:2: ASSIGNALIAS 0x56499fc2bf60 <e36476> {f14} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc2c020 <e36473> {f14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2: VARREF 0x56499fc2c140 <e36474> {f14} @dt=0x56499f78d110@(G/w1)  control_unit__DOT__LO_register_write [LV] => VAR 0x56499fc2d760 <e30968> {f14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__LO_register_write PORT
    1:2: ASSIGNALIAS 0x56499fc2c260 <e36485> {f15} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc2c320 <e36482> {f15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2: VARREF 0x56499fc2c440 <e36483> {f15} @dt=0x56499f78d110@(G/w1)  control_unit__DOT__HI_register_write [LV] => VAR 0x56499fc2d8e0 <e30969> {f15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__HI_register_write PORT
    1:2: ASSIGNALIAS 0x56499fc2c560 <e36494> {f16} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc2c620 <e36491> {f16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2: VARREF 0x56499fc2c740 <e36492> {f16} @dt=0x56499f78d110@(G/w1)  control_unit__DOT__using_HI_LO [LV] => VAR 0x56499fc2da60 <e30970> {f16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__using_HI_LO PORT
    1:2: VAR 0x56499fc2c860 <e36496> {f3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__control_unit__DOT__instruction PORT
    1:2: VAR 0x56499fc2c9e0 <e30959> {f5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__register_write PORT
    1:2: VAR 0x56499fc2cb60 <e30960> {f6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_to_register PORT
    1:2: VAR 0x56499fc2cce0 <e30961> {f7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_write PORT
    1:2: VAR 0x56499fc2ce60 <e30962> {f8} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: VAR 0x56499fc2cfe0 <e30963> {f9} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__register_destination PORT
    1:2: VAR 0x56499fc2d160 <e30964> {f10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__branch PORT
    1:2: VAR 0x56499fc2d2e0 <e30965> {f11} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__ALU_function PORT
    1:2: VAR 0x56499fc2d460 <e30966> {f12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__program_counter_multiplexer_jump PORT
    1:2: VAR 0x56499fc2d5e0 <e30967> {f13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__j_instruction PORT
    1:2: VAR 0x56499fc2d760 <e30968> {f14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__LO_register_write PORT
    1:2: VAR 0x56499fc2d8e0 <e30969> {f15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__HI_register_write PORT
    1:2: VAR 0x56499fc2da60 <e30970> {f16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__using_HI_LO PORT
    1:2: VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2: VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2: ALWAYS 0x56499fc2e060 <e8669> {f23} [always_comb]
    1:2:2: ASSIGN 0x56499fc2e120 <e34782> {f24} @dt=0x56499f7c3350@(G/w6)
    1:2:2:1: SEL 0x56499fc2e1e0 <e30985> {f24} @dt=0x56499f7c3350@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x56499fc2e2b0 <e30974> {f24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x56499fc2e3d0 <e23372> {f24} @dt=0x56499fab2600@(G/sw5)  5'h1a
    1:2:2:1:3: CONST 0x56499fc2e540 <e30984> {f24} @dt=0x56499f7b4bf0@(G/w32)  32'h6
    1:2:2:2: VARREF 0x56499fc2e6b0 <e30986> {f24} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op [LV] => VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:2: ASSIGN 0x56499fc2e7d0 <e31001> {f25} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:1: SEL 0x56499fc2e890 <e30999> {f25} @dt=0x56499f7ca7d0@(G/w5) decl[31:0]]
    1:2:2:1:1: VARREF 0x56499fc2e960 <e30988> {f25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x56499fc2ea80 <e23419> {f25} @dt=0x56499fab2600@(G/sw5)  5'h10
    1:2:2:1:3: CONST 0x56499fc2ebf0 <e30998> {f25} @dt=0x56499f7b4bf0@(G/w32)  32'h5
    1:2:2:2: VARREF 0x56499fc2ed60 <e31000> {f25} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt [LV] => VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:2: ASSIGN 0x56499fc2ee80 <e31015> {f26} @dt=0x56499f7c3350@(G/w6)
    1:2:2:1: SEL 0x56499fc2ef40 <e31013> {f26} @dt=0x56499f7c3350@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x56499fc2f010 <e31002> {f26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x56499fc2f130 <e23466> {f26} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:2:1:3: CONST 0x56499fc2f2a0 <e31012> {f26} @dt=0x56499f7b4bf0@(G/w32)  32'h6
    1:2:2:2: VARREF 0x56499fc2f410 <e31014> {f26} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [LV] => VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2: CASE 0x56499fc2f530 <e8667> {f27}
    1:2:2:1: VARREF 0x56499fc2f600 <e31016> {f27} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:2:2: CASEITEM 0x56499fc2f720 <e6379> {f28}
    1:2:2:2:1: CONST 0x56499fc2f7e0 <e31017> {f28} @dt=0x56499f7c3350@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x56499fc2f950 <e34728> {f29} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc2fa10 <e31018> {f29} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc2fb80 <e31019> {f29} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc2fca0 <e31023> {f30} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc2fd60 <e31021> {f30} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc2fed0 <e31022> {f30} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc2fff0 <e31026> {f31} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc300b0 <e31024> {f31} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc30220 <e31025> {f31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc30340 <e31029> {f32} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc30400 <e31027> {f32} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc30570 <e31028> {f32} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc30690 <e31032> {f33} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc30750 <e31030> {f33} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x56499fc308c0 <e31031> {f33} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc309e0 <e31035> {f34} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc30aa0 <e31033> {f34} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc30c10 <e31034> {f34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc30d30 <e31056> {f35} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: OR 0x56499fc30df0 <e34258> {f35} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1: OR 0x56499fc30eb0 <e34254> {f35} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x56499fc30f70 <e34240> {f35} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1:1: OR 0x56499fc31030 <e34226> {f35} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1:1:1: EQ 0x56499fc310f0 <e34212> {f35} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1:1:1:1: CONST 0x56499fc311b0 <e34203> {f35} @dt=0x56499f7c3350@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:1:2: VARREF 0x56499fc31320 <e34204> {f35} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:1:2: EQ 0x56499fc31440 <e34213> {f35} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1:1:2:1: CONST 0x56499fc31500 <e34207> {f35} @dt=0x56499f7c3350@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:1:2:2: VARREF 0x56499fc31670 <e34208> {f35} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x56499fc31790 <e34227> {f35} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x56499fc31850 <e34221> {f35} @dt=0x56499f7c3350@(G/w6)  6'h1a
    1:2:2:2:2:1:1:1:2:2: VARREF 0x56499fc319c0 <e34222> {f35} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:2: EQ 0x56499fc31ae0 <e34241> {f35} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x56499fc31ba0 <e34235> {f35} @dt=0x56499f7c3350@(G/w6)  6'h1b
    1:2:2:2:2:1:1:2:2: VARREF 0x56499fc31d10 <e34236> {f35} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x56499fc31e30 <e34255> {f35} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x56499fc31ef0 <e34249> {f35} @dt=0x56499f7c3350@(G/w6)  6'h11
    1:2:2:2:2:1:2:2: VARREF 0x56499fc32060 <e34250> {f35} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x56499fc32180 <e31055> {f35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc322a0 <e31077> {f36} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: OR 0x56499fc32360 <e34318> {f36} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1: OR 0x56499fc32420 <e34314> {f36} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x56499fc324e0 <e34300> {f36} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1:1: OR 0x56499fc325a0 <e34286> {f36} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1:1:1: EQ 0x56499fc32660 <e34272> {f36} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1:1:1:1: CONST 0x56499fc32720 <e34263> {f36} @dt=0x56499f7c3350@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:1:2: VARREF 0x56499fc32890 <e34264> {f36} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:1:2: EQ 0x56499fc329b0 <e34273> {f36} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1:1:2:1: CONST 0x56499fc32a70 <e34267> {f36} @dt=0x56499f7c3350@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:1:2:2: VARREF 0x56499fc32be0 <e34268> {f36} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x56499fc32d00 <e34287> {f36} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x56499fc32dc0 <e34281> {f36} @dt=0x56499f7c3350@(G/w6)  6'h1a
    1:2:2:2:2:1:1:1:2:2: VARREF 0x56499fc32f30 <e34282> {f36} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:2: EQ 0x56499fc33050 <e34301> {f36} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x56499fc33110 <e34295> {f36} @dt=0x56499f7c3350@(G/w6)  6'h1b
    1:2:2:2:2:1:1:2:2: VARREF 0x56499fc33280 <e34296> {f36} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x56499fc333a0 <e34315> {f36} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x56499fc33460 <e34309> {f36} @dt=0x56499f7c3350@(G/w6)  6'h13
    1:2:2:2:2:1:2:2: VARREF 0x56499fc335d0 <e34310> {f36} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x56499fc336f0 <e31076> {f36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: CASE 0x56499fc33810 <e6305> {f37}
    1:2:2:2:2:1: VARREF 0x56499fc338e0 <e31078> {f37} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: CASEITEM 0x56499fc33a00 <e6239> {f38}
    1:2:2:2:2:2:1: CONST 0x56499fc33ac0 <e31079> {f38} @dt=0x56499f7c3350@(G/w6)  6'h11
    1:2:2:2:2:2:2: ASSIGN 0x56499fc33c30 <e34713> {f39} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x56499fc33cf0 <e31080> {f39} @dt=0x56499f7c3350@(G/w6)  6'h3f
    1:2:2:2:2:2:2:2: VARREF 0x56499fc33e60 <e31081> {f39} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x56499fc33f80 <e6258> {f41}
    1:2:2:2:2:2:1: CONST 0x56499fc34040 <e31083> {f41} @dt=0x56499f7c3350@(G/w6)  6'h13
    1:2:2:2:2:2:2: ASSIGN 0x56499fc341b0 <e34716> {f42} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x56499fc34270 <e31084> {f42} @dt=0x56499f7c3350@(G/w6)  6'h3e
    1:2:2:2:2:2:2:2: VARREF 0x56499fc343e0 <e31085> {f42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x56499fc34500 <e6277> {f44}
    1:2:2:2:2:2:1: CONST 0x56499fc345c0 <e31087> {f44} @dt=0x56499f7c3350@(G/w6)  6'h10
    1:2:2:2:2:2:2: ASSIGN 0x56499fc34730 <e34719> {f45} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x56499fc347f0 <e31088> {f45} @dt=0x56499f7c3350@(G/w6)  6'h3e
    1:2:2:2:2:2:2:2: VARREF 0x56499fc34960 <e31089> {f45} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x56499fc34a80 <e6296> {f47}
    1:2:2:2:2:2:1: CONST 0x56499fc34b40 <e31091> {f47} @dt=0x56499f7c3350@(G/w6)  6'h12
    1:2:2:2:2:2:2: ASSIGN 0x56499fc34cb0 <e34722> {f48} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x56499fc34d70 <e31092> {f48} @dt=0x56499f7c3350@(G/w6)  6'h3f
    1:2:2:2:2:2:2:2: VARREF 0x56499fc34ee0 <e31093> {f48} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x56499fc35000 <e6304> {f50}
    1:2:2:2:2:2:2: ASSIGN 0x56499fc350c0 <e34725> {f51} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:2:2:1: VARREF 0x56499fc35180 <e31095> {f51} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2:2:2: VARREF 0x56499fc352a0 <e31096> {f51} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc353c0 <e31106> {f54} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: OR 0x56499fc35480 <e34336> {f54} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1: EQ 0x56499fc35540 <e34332> {f54} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x56499fc35600 <e34323> {f54} @dt=0x56499f7c3350@(G/w6)  6'h8
    1:2:2:2:2:1:1:2: VARREF 0x56499fc35770 <e34324> {f54} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x56499fc35890 <e34333> {f54} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x56499fc35950 <e34327> {f54} @dt=0x56499f7c3350@(G/w6)  6'h9
    1:2:2:2:2:1:2:2: VARREF 0x56499fc35ac0 <e34328> {f54} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x56499fc35be0 <e31105> {f54} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc35d00 <e31109> {f55} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc35dc0 <e31107> {f55} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc35f30 <e31108> {f55} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc36050 <e31118> {f56} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: OR 0x56499fc36110 <e34354> {f56} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1: EQ 0x56499fc361d0 <e34350> {f56} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x56499fc36290 <e34341> {f56} @dt=0x56499f7c3350@(G/w6)  6'h10
    1:2:2:2:2:1:1:2: VARREF 0x56499fc36400 <e34342> {f56} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x56499fc36520 <e34351> {f56} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x56499fc365e0 <e34345> {f56} @dt=0x56499f7c3350@(G/w6)  6'h12
    1:2:2:2:2:1:2:2: VARREF 0x56499fc36750 <e34346> {f56} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x56499fc36870 <e31117> {f56} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc36990 <e6534> {f59}
    1:2:2:2:1: CONST 0x56499fc36a50 <e31119> {f59} @dt=0x56499f7c3350@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x56499fc36bc0 <e34731> {f60} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: OR 0x56499fc36c80 <e34372> {f60} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1: EQ 0x56499fc36d40 <e34368> {f60} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x56499fc36e00 <e34359> {f60} @dt=0x56499f7ca7d0@(G/w5)  5'h11
    1:2:2:2:2:1:1:2: VARREF 0x56499fc36f70 <e34360> {f60} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:2:2:2:1:2: EQ 0x56499fc37090 <e34369> {f60} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x56499fc37150 <e34363> {f60} @dt=0x56499f7ca7d0@(G/w5)  5'h10
    1:2:2:2:2:1:2:2: VARREF 0x56499fc372c0 <e34364> {f60} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:2:2:2:2: VARREF 0x56499fc373e0 <e31127> {f60} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc37500 <e31131> {f61} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc375c0 <e31129> {f61} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc37730 <e31130> {f61} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc37850 <e31134> {f62} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc37910 <e31132> {f62} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc37a80 <e31133> {f62} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc37ba0 <e31137> {f63} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc37c60 <e31135> {f63} @dt=0x56499f7c08b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x56499fc37dd0 <e31136> {f63} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc37ef0 <e31140> {f64} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc37fb0 <e31138> {f64} @dt=0x56499f7c08b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x56499fc38120 <e31139> {f64} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc38240 <e31143> {f65} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc38300 <e31141> {f65} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc38470 <e31142> {f65} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc38590 <e31146> {f66} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc38650 <e31144> {f66} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc387c0 <e31145> {f66} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc388e0 <e31149> {f67} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc389a0 <e31147> {f67} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc38ac0 <e31148> {f67} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc38be0 <e31152> {f68} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc38ca0 <e31150> {f68} @dt=0x56499f7c3350@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x56499fc38e10 <e31151> {f68} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc38f30 <e31155> {f69} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc38ff0 <e31153> {f69} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc39160 <e31154> {f69} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc39280 <e31158> {f70} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc39340 <e31156> {f70} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc394b0 <e31157> {f70} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc395d0 <e31161> {f71} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc39690 <e31159> {f71} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc39800 <e31160> {f71} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc39920 <e6669> {f75}
    1:2:2:2:1: CONST 0x56499fc399e0 <e31162> {f75} @dt=0x56499f7c3350@(G/w6)  6'h2
    1:2:2:2:2: ASSIGN 0x56499fc39b50 <e34734> {f76} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc39c10 <e31163> {f76} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc39d80 <e31164> {f76} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc39ea0 <e31168> {f77} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc39f60 <e31166> {f77} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc3a0d0 <e31167> {f77} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3a1f0 <e31171> {f78} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3a2b0 <e31169> {f78} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc3a420 <e31170> {f78} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3a540 <e31174> {f79} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc3a600 <e31172> {f79} @dt=0x56499f7c08b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x56499fc3a770 <e31173> {f79} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3a890 <e31177> {f80} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc3a950 <e31175> {f80} @dt=0x56499f7c08b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x56499fc3aac0 <e31176> {f80} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3abe0 <e31180> {f81} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3aca0 <e31178> {f81} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc3ae10 <e31179> {f81} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3af30 <e31183> {f82} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3aff0 <e31181> {f82} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc3b160 <e31182> {f82} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3b280 <e31186> {f83} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc3b340 <e31184> {f83} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc3b460 <e31185> {f83} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3b580 <e31189> {f84} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc3b640 <e31187> {f84} @dt=0x56499f7c3350@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x56499fc3b7b0 <e31188> {f84} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3b8d0 <e31192> {f85} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3b990 <e31190> {f85} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc3bb00 <e31191> {f85} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3bc20 <e31195> {f86} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3bce0 <e31193> {f86} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc3be50 <e31194> {f86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3bf70 <e31198> {f87} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3c030 <e31196> {f87} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc3c1a0 <e31197> {f87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc3c2c0 <e6804> {f89}
    1:2:2:2:1: CONST 0x56499fc3c380 <e31199> {f89} @dt=0x56499f7c3350@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x56499fc3c530 <e34737> {f90} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3c5f0 <e31200> {f90} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc3c7a0 <e31201> {f90} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3c8e0 <e31205> {f91} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3c9a0 <e31203> {f91} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc3cb50 <e31204> {f91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3cca0 <e31208> {f92} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3cd60 <e31206> {f92} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc3cf10 <e31207> {f92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3d050 <e31211> {f93} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc3d110 <e31209> {f93} @dt=0x56499f7c08b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x56499fc3d2c0 <e31210> {f93} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3d400 <e31214> {f94} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc3d4c0 <e31212> {f94} @dt=0x56499f7c08b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x56499fc3d670 <e31213> {f94} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3d7c0 <e31217> {f95} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3d880 <e31215> {f95} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc3da30 <e31216> {f95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3db50 <e31220> {f96} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3dc10 <e31218> {f96} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc3ddc0 <e31219> {f96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3df10 <e31223> {f97} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc3dfd0 <e31221> {f97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc3e120 <e31222> {f97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3e270 <e31226> {f98} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc3e330 <e31224> {f98} @dt=0x56499f7c3350@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x56499fc3e4e0 <e31225> {f98} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3e620 <e31229> {f99} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3e6e0 <e31227> {f99} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc3e890 <e31228> {f99} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3e9e0 <e31232> {f100} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3eaa0 <e31230> {f100} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc3ec50 <e31231> {f100} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3ed90 <e31235> {f101} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3ee50 <e31233> {f101} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc3f000 <e31234> {f101} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc3f140 <e6939> {f103}
    1:2:2:2:1: CONST 0x56499fc3f200 <e31236> {f103} @dt=0x56499f7c3350@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x56499fc3f3b0 <e34740> {f104} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3f470 <e31237> {f104} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc3f620 <e31238> {f104} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3f760 <e31242> {f105} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3f820 <e31240> {f105} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc3f9d0 <e31241> {f105} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3fb20 <e31245> {f106} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc3fbe0 <e31243> {f106} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc3fd90 <e31244> {f106} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc3fed0 <e31248> {f107} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc3ff90 <e31246> {f107} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc40140 <e31247> {f107} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc40280 <e31251> {f108} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc40340 <e31249> {f108} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc404f0 <e31250> {f108} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc40640 <e31254> {f109} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc40700 <e31252> {f109} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc408b0 <e31253> {f109} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc409d0 <e31257> {f110} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc40a90 <e31255> {f110} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc40c40 <e31256> {f110} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc40d90 <e31260> {f111} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc40e50 <e31258> {f111} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc40fa0 <e31259> {f111} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc410f0 <e31263> {f112} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc411b0 <e31261> {f112} @dt=0x56499f7c3350@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x56499fc41360 <e31262> {f112} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc414a0 <e31266> {f113} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc41560 <e31264> {f113} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc41710 <e31265> {f113} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc41860 <e31269> {f114} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc41920 <e31267> {f114} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc41ad0 <e31268> {f114} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc41c10 <e31272> {f115} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc41cd0 <e31270> {f115} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc41e80 <e31271> {f115} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc41fc0 <e7074> {f118}
    1:2:2:2:1: CONST 0x56499fc42080 <e31273> {f118} @dt=0x56499f7c3350@(G/w6)  6'h5
    1:2:2:2:2: ASSIGN 0x56499fc42230 <e34743> {f119} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc422f0 <e31274> {f119} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc424a0 <e31275> {f119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc425e0 <e31279> {f120} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc426a0 <e31277> {f120} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc42850 <e31278> {f120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc429a0 <e31282> {f121} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc42a60 <e31280> {f121} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc42c10 <e31281> {f121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc42d50 <e31285> {f122} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc42e10 <e31283> {f122} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc42fc0 <e31284> {f122} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc43100 <e31288> {f123} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc431c0 <e31286> {f123} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc43370 <e31287> {f123} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc434c0 <e31291> {f124} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc43580 <e31289> {f124} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc43730 <e31290> {f124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc43850 <e31294> {f125} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc43910 <e31292> {f125} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc43ac0 <e31293> {f125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc43c10 <e31297> {f126} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc43cd0 <e31295> {f126} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc43e20 <e31296> {f126} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc43f70 <e31300> {f127} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc44030 <e31298> {f127} @dt=0x56499f7c3350@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x56499fc441e0 <e31299> {f127} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc44320 <e31303> {f128} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc443e0 <e31301> {f128} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc44590 <e31302> {f128} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc446e0 <e31306> {f129} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc447a0 <e31304> {f129} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc44950 <e31305> {f129} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc44a90 <e31309> {f130} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc44b50 <e31307> {f130} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc44d00 <e31308> {f130} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc44e40 <e7209> {f134}
    1:2:2:2:1: CONST 0x56499fc44f00 <e31310> {f134} @dt=0x56499f7c3350@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x56499fc450b0 <e34746> {f135} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc45170 <e31311> {f135} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc45320 <e31312> {f135} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc45460 <e31316> {f136} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc45520 <e31314> {f136} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc456d0 <e31315> {f136} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc45820 <e31319> {f137} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc458e0 <e31317> {f137} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc45a90 <e31318> {f137} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc45bd0 <e31322> {f138} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc45c90 <e31320> {f138} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc45e40 <e31321> {f138} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc45f80 <e31325> {f139} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc46040 <e31323> {f139} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc461f0 <e31324> {f139} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc46340 <e31328> {f140} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc46400 <e31326> {f140} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc465b0 <e31327> {f140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc466d0 <e31331> {f141} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc46790 <e31329> {f141} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc46940 <e31330> {f141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc46a90 <e31334> {f142} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc46b50 <e31332> {f142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc46ca0 <e31333> {f142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc46df0 <e31337> {f143} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc46eb0 <e31335> {f143} @dt=0x56499f7c3350@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x56499fc47060 <e31336> {f143} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc471a0 <e31340> {f144} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc47260 <e31338> {f144} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc47410 <e31339> {f144} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc47560 <e31343> {f145} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc47620 <e31341> {f145} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc477d0 <e31342> {f145} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc47910 <e31346> {f146} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc479d0 <e31344> {f146} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc47b80 <e31345> {f146} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc47cc0 <e7344> {f148}
    1:2:2:2:1: CONST 0x56499fc47d80 <e31347> {f148} @dt=0x56499f7c3350@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x56499fc47f30 <e34749> {f149} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc47ff0 <e31348> {f149} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc481a0 <e31349> {f149} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc482e0 <e31353> {f150} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc483a0 <e31351> {f150} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc48550 <e31352> {f150} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc486a0 <e31356> {f151} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc48760 <e31354> {f151} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc48910 <e31355> {f151} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc48a50 <e31359> {f152} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc48b10 <e31357> {f152} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc48cc0 <e31358> {f152} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc48e00 <e31362> {f153} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc48ec0 <e31360> {f153} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc49070 <e31361> {f153} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc491c0 <e31365> {f154} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc49280 <e31363> {f154} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc49430 <e31364> {f154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc49550 <e31368> {f155} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc49610 <e31366> {f155} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc497c0 <e31367> {f155} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc49910 <e31371> {f156} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc499d0 <e31369> {f156} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc49b20 <e31370> {f156} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc49c70 <e31374> {f157} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc49d30 <e31372> {f157} @dt=0x56499f7c3350@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x56499fc49ee0 <e31373> {f157} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4a020 <e31377> {f158} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4a0e0 <e31375> {f158} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4a290 <e31376> {f158} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4a3e0 <e31380> {f159} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4a4a0 <e31378> {f159} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4a650 <e31379> {f159} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4a790 <e31383> {f160} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4a850 <e31381> {f160} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4aa00 <e31382> {f160} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc4ab40 <e7479> {f163}
    1:2:2:2:1: CONST 0x56499fc4ac00 <e31384> {f163} @dt=0x56499f7c3350@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x56499fc4adb0 <e34752> {f164} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4ae70 <e31385> {f164} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc4b020 <e31386> {f164} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4b160 <e31390> {f165} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4b220 <e31388> {f165} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4b3d0 <e31389> {f165} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4b520 <e31393> {f166} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4b5e0 <e31391> {f166} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4b790 <e31392> {f166} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4b8d0 <e31396> {f167} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc4b990 <e31394> {f167} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x56499fc4bb40 <e31395> {f167} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4bc80 <e31399> {f168} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc4bd40 <e31397> {f168} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc4bef0 <e31398> {f168} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4c040 <e31402> {f169} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4c100 <e31400> {f169} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4c2b0 <e31401> {f169} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4c3d0 <e31405> {f170} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4c490 <e31403> {f170} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4c640 <e31404> {f170} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4c790 <e31408> {f171} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc4c850 <e31406> {f171} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc4c9a0 <e31407> {f171} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4caf0 <e31411> {f172} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc4cbb0 <e31409> {f172} @dt=0x56499f7c3350@(G/w6)  6'h20
    1:2:2:2:2:2: VARREF 0x56499fc4cd60 <e31410> {f172} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4cea0 <e31414> {f173} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4cf60 <e31412> {f173} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4d110 <e31413> {f173} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4d260 <e31417> {f174} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4d320 <e31415> {f174} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4d4d0 <e31416> {f174} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4d610 <e31420> {f175} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4d6d0 <e31418> {f175} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4d880 <e31419> {f175} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc4d9c0 <e7614> {f178}
    1:2:2:2:1: CONST 0x56499fc4da80 <e31421> {f178} @dt=0x56499f7c3350@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x56499fc4dc30 <e34755> {f179} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4dcf0 <e31422> {f179} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc4dea0 <e31423> {f179} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4dfe0 <e31427> {f180} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4e0a0 <e31425> {f180} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4e250 <e31426> {f180} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4e3a0 <e31430> {f181} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4e460 <e31428> {f181} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4e610 <e31429> {f181} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4e750 <e31433> {f182} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc4e810 <e31431> {f182} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x56499fc4e9c0 <e31432> {f182} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4eb00 <e31436> {f183} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc4ebc0 <e31434> {f183} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc4ed70 <e31435> {f183} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4eec0 <e31439> {f184} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4ef80 <e31437> {f184} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4f130 <e31438> {f184} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4f250 <e31442> {f185} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4f310 <e31440> {f185} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4f4c0 <e31441> {f185} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4f610 <e31445> {f186} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc4f6d0 <e31443> {f186} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc4f820 <e31444> {f186} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4f970 <e31448> {f187} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc4fa30 <e31446> {f187} @dt=0x56499f7c3350@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x56499fc4fbe0 <e31447> {f187} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc4fd20 <e31451> {f188} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc4fde0 <e31449> {f188} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc4ff90 <e31450> {f188} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc500e0 <e31454> {f189} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc501a0 <e31452> {f189} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc50350 <e31453> {f189} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc50490 <e31457> {f190} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc50550 <e31455> {f190} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc50700 <e31456> {f190} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc50840 <e7749> {f193}
    1:2:2:2:1: CONST 0x56499fc50900 <e31458> {f193} @dt=0x56499f7c3350@(G/w6)  6'ha
    1:2:2:2:2: ASSIGN 0x56499fc50ab0 <e34758> {f194} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc50b70 <e31459> {f194} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc50d20 <e31460> {f194} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc50e60 <e31464> {f195} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc50f20 <e31462> {f195} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc510d0 <e31463> {f195} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc51220 <e31467> {f196} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc512e0 <e31465> {f196} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc51490 <e31466> {f196} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc515d0 <e31470> {f197} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc51690 <e31468> {f197} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x56499fc51840 <e31469> {f197} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc51980 <e31473> {f198} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc51a40 <e31471> {f198} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc51bf0 <e31472> {f198} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc51d40 <e31476> {f199} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc51e00 <e31474> {f199} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc51fb0 <e31475> {f199} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc520d0 <e31479> {f200} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc52190 <e31477> {f200} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc52340 <e31478> {f200} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc52490 <e31482> {f201} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc52550 <e31480> {f201} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc526a0 <e31481> {f201} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc527f0 <e31485> {f202} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc528b0 <e31483> {f202} @dt=0x56499f7c3350@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x56499fc52a60 <e31484> {f202} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc52ba0 <e31488> {f203} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc52c60 <e31486> {f203} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc52e10 <e31487> {f203} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc52f60 <e31491> {f204} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc53020 <e31489> {f204} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc531d0 <e31490> {f204} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc53310 <e31494> {f205} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc533d0 <e31492> {f205} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc53580 <e31493> {f205} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc536c0 <e7884> {f222}
    1:2:2:2:1: CONST 0x56499fc53780 <e31495> {f222} @dt=0x56499f7c3350@(G/w6)  6'hc
    1:2:2:2:2: ASSIGN 0x56499fc53930 <e34761> {f223} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc539f0 <e31496> {f223} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc53ba0 <e31497> {f223} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc53ce0 <e31501> {f224} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc53da0 <e31499> {f224} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc53f50 <e31500> {f224} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc540a0 <e31504> {f225} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc54160 <e31502> {f225} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc54310 <e31503> {f225} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc54450 <e31507> {f226} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc54510 <e31505> {f226} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x56499fc546c0 <e31506> {f226} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc54800 <e31510> {f227} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc548c0 <e31508> {f227} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc54a70 <e31509> {f227} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc54bc0 <e31513> {f228} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc54c80 <e31511> {f228} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc54e30 <e31512> {f228} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc54f50 <e31516> {f229} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc55010 <e31514> {f229} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc551c0 <e31515> {f229} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc55310 <e31519> {f230} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc553d0 <e31517> {f230} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc55520 <e31518> {f230} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc55670 <e31522> {f231} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc55730 <e31520> {f231} @dt=0x56499f7c3350@(G/w6)  6'h24
    1:2:2:2:2:2: VARREF 0x56499fc558e0 <e31521> {f231} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc55a20 <e31525> {f232} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc55ae0 <e31523> {f232} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc55c90 <e31524> {f232} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc55de0 <e31528> {f233} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc55ea0 <e31526> {f233} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc56050 <e31527> {f233} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc56190 <e31531> {f234} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc56250 <e31529> {f234} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc56400 <e31530> {f234} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc56540 <e8019> {f236}
    1:2:2:2:1: CONST 0x56499fc56600 <e31532> {f236} @dt=0x56499f7c3350@(G/w6)  6'hd
    1:2:2:2:2: ASSIGN 0x56499fc567b0 <e34764> {f237} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc56870 <e31533> {f237} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc56a20 <e31534> {f237} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc56b60 <e31538> {f238} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc56c20 <e31536> {f238} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc56dd0 <e31537> {f238} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc56f20 <e31541> {f239} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc56fe0 <e31539> {f239} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc57190 <e31540> {f239} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc572d0 <e31544> {f240} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc57390 <e31542> {f240} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x56499fc57540 <e31543> {f240} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc57680 <e31547> {f241} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc57740 <e31545> {f241} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc578f0 <e31546> {f241} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc57a40 <e31550> {f242} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc57b00 <e31548> {f242} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc57cb0 <e31549> {f242} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc57dd0 <e31553> {f243} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc57e90 <e31551> {f243} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc58040 <e31552> {f243} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc58190 <e31556> {f244} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc58250 <e31554> {f244} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc583a0 <e31555> {f244} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc584f0 <e31559> {f245} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc585b0 <e31557> {f245} @dt=0x56499f7c3350@(G/w6)  6'h25
    1:2:2:2:2:2: VARREF 0x56499fc58760 <e31558> {f245} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc588a0 <e31562> {f246} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc58960 <e31560> {f246} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc58b10 <e31561> {f246} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc58c60 <e31565> {f247} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc58d20 <e31563> {f247} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc58ed0 <e31564> {f247} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc59010 <e31568> {f248} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc590d0 <e31566> {f248} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc59280 <e31567> {f248} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc593c0 <e8154> {f250}
    1:2:2:2:1: CONST 0x56499fc59480 <e31569> {f250} @dt=0x56499f7c3350@(G/w6)  6'he
    1:2:2:2:2: ASSIGN 0x56499fc59630 <e34767> {f251} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc596f0 <e31570> {f251} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc598a0 <e31571> {f251} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc599e0 <e31575> {f252} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc59aa0 <e31573> {f252} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc59c50 <e31574> {f252} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc59da0 <e31578> {f253} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc59e60 <e31576> {f253} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5a010 <e31577> {f253} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5a150 <e31581> {f254} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc5a210 <e31579> {f254} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x56499fc5a3c0 <e31580> {f254} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5a500 <e31584> {f255} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc5a5c0 <e31582> {f255} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc5a770 <e31583> {f255} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5a8c0 <e31587> {f256} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5a980 <e31585> {f256} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5ab30 <e31586> {f256} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5ac50 <e31590> {f257} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5ad10 <e31588> {f257} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5aec0 <e31589> {f257} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5b010 <e31593> {f258} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc5b0d0 <e31591> {f258} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc5b220 <e31592> {f258} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5b370 <e31596> {f259} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc5b430 <e31594> {f259} @dt=0x56499f7c3350@(G/w6)  6'h26
    1:2:2:2:2:2: VARREF 0x56499fc5b5e0 <e31595> {f259} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5b720 <e31599> {f260} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5b7e0 <e31597> {f260} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5b990 <e31598> {f260} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5bae0 <e31602> {f261} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5bba0 <e31600> {f261} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5bd50 <e31601> {f261} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5be90 <e31605> {f262} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5bf50 <e31603> {f262} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5c100 <e31604> {f262} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc5c240 <e8289> {f264}
    1:2:2:2:1: CONST 0x56499fc5c300 <e31606> {f264} @dt=0x56499f7c3350@(G/w6)  6'hf
    1:2:2:2:2: ASSIGN 0x56499fc5c4b0 <e34770> {f265} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5c570 <e31607> {f265} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc5c720 <e31608> {f265} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5c860 <e31612> {f266} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5c920 <e31610> {f266} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5cad0 <e31611> {f266} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5cc20 <e31615> {f267} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5cce0 <e31613> {f267} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5ce90 <e31614> {f267} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5cfd0 <e31618> {f268} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc5d090 <e31616> {f268} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x56499fc5d240 <e31617> {f268} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5d380 <e31621> {f269} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc5d440 <e31619> {f269} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc5d5f0 <e31620> {f269} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5d740 <e31624> {f270} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5d800 <e31622> {f270} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5d9b0 <e31623> {f270} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5dad0 <e31627> {f271} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5db90 <e31625> {f271} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5dd40 <e31626> {f271} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5de90 <e31630> {f272} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc5df50 <e31628> {f272} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc5e0a0 <e31629> {f272} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5e1f0 <e31633> {f273} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc5e2b0 <e31631> {f273} @dt=0x56499f7c3350@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x56499fc5e460 <e31632> {f273} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5e5a0 <e31636> {f274} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5e660 <e31634> {f274} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5e810 <e31635> {f274} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5e960 <e31639> {f275} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5ea20 <e31637> {f275} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5ebd0 <e31638> {f275} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5ed10 <e31642> {f276} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5edd0 <e31640> {f276} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5ef80 <e31641> {f276} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc5f0c0 <e8402> {f283}
    1:2:2:2:1: CONST 0x56499fc5f180 <e31643> {f283} @dt=0x56499f7c3350@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x56499fc5f330 <e34773> {f284} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5f3f0 <e31644> {f284} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc5f5a0 <e31645> {f284} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5f6e0 <e31649> {f285} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5f7a0 <e31647> {f285} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc5f950 <e31648> {f285} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5faa0 <e31652> {f286} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc5fb60 <e31650> {f286} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc5fd10 <e31651> {f286} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc5fe50 <e31655> {f287} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc5ff10 <e31653> {f287} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x56499fc600c0 <e31654> {f287} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc60200 <e31658> {f288} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc602c0 <e31656> {f288} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc60470 <e31657> {f288} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc605c0 <e31661> {f289} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc60680 <e31659> {f289} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc60830 <e31660> {f289} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc60950 <e31664> {f290} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc60a10 <e31662> {f290} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc60bc0 <e31663> {f290} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc60d10 <e31667> {f291} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc60dd0 <e31665> {f291} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc60f20 <e31666> {f291} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc61070 <e31670> {f292} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc61130 <e31668> {f292} @dt=0x56499f7c3350@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x56499fc612e0 <e31669> {f292} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc61420 <e31673> {f293} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc614e0 <e31671> {f293} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc61690 <e31672> {f293} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x56499fc617e0 <e8537> {f301}
    1:2:2:2:1: CONST 0x56499fc618a0 <e31674> {f301} @dt=0x56499f7c3350@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x56499fc61a50 <e34776> {f302} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc61b10 <e31675> {f302} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc61cc0 <e31676> {f302} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc61e00 <e31680> {f303} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc61ec0 <e31678> {f303} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc62070 <e31679> {f303} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc621c0 <e31683> {f304} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc62280 <e31681> {f304} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56499fc62430 <e31682> {f304} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc62570 <e31686> {f305} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc62630 <e31684> {f305} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x56499fc627e0 <e31685> {f305} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc62920 <e31689> {f306} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc629e0 <e31687> {f306} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc62b90 <e31688> {f306} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc62ce0 <e31692> {f307} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc62da0 <e31690> {f307} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc62f50 <e31691> {f307} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc63070 <e31695> {f308} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc63130 <e31693> {f308} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc632e0 <e31694> {f308} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc63430 <e31698> {f309} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc634f0 <e31696> {f309} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc63640 <e31697> {f309} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc63790 <e31701> {f310} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc63850 <e31699> {f310} @dt=0x56499f7c3350@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x56499fc63a00 <e31700> {f310} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc63b40 <e31704> {f311} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc63c00 <e31702> {f311} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc63db0 <e31703> {f311} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc63f00 <e31707> {f312} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc63fc0 <e31705> {f312} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc64170 <e31706> {f312} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc642b0 <e31710> {f313} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc64370 <e31708> {f313} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc64520 <e31709> {f313} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x56499fc64660 <e8666> {f318}
    1:2:2:2:2: ASSIGN 0x56499fc64720 <e34779> {f319} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc647e0 <e35732> {f319} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc64990 <e31712> {f319} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc64ad0 <e31716> {f320} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc64b90 <e35742> {f320} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc64d40 <e31715> {f320} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc64e90 <e31719> {f321} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc64f50 <e35752> {f321} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc65100 <e31718> {f321} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc65240 <e31722> {f322} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc65300 <e35762> {f322} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc654b0 <e31721> {f322} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc655f0 <e31725> {f323} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:2:1: CONST 0x56499fc656b0 <e35772> {f323} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x56499fc65860 <e31724> {f323} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc659b0 <e31728> {f324} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc65a70 <e35782> {f324} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc65c20 <e31727> {f324} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc65d40 <e31731> {f325} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc65e00 <e35792> {f325} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc65fb0 <e31730> {f325} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc66100 <e31734> {f326} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: VARREF 0x56499fc661c0 <e31732> {f326} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x56499fc66310 <e31733> {f326} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc66460 <e31737> {f327} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:2:1: CONST 0x56499fc66520 <e35802> {f327} @dt=0x56499f7c3350@(G/w6)  6'h0
    1:2:2:2:2:2: VARREF 0x56499fc666d0 <e31736> {f327} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc66810 <e31740> {f328} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc668d0 <e35812> {f328} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc66a80 <e31739> {f328} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc66bd0 <e31743> {f329} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc66c90 <e35822> {f329} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc66e40 <e31742> {f329} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x56499fc66f80 <e31746> {f330} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc67040 <e35832> {f330} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc671f0 <e31745> {f330} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: ASSIGNALIAS 0x56499fc67330 <e36510> {g3} @dt=0x56499f7c3350@(G/w6)
    1:2:1: VARREF 0x56499fc673f0 <e36507> {g3} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__op [RV] <- VAR 0x56499fbfbf70 <e29739> {c57} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2:2: VARREF 0x56499fc67510 <e36508> {g3} @dt=0x56499f7c3350@(G/w6)  reg_output_comparator__DOT__op [LV] => VAR 0x56499fc68230 <e36548> {g3} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__reg_output_comparator__DOT__op PORT
    1:2: ASSIGNALIAS 0x56499fc67630 <e36519> {g4} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc676f0 <e36516> {g4} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2: VARREF 0x56499fc67810 <e36517> {g4} @dt=0x56499f7ca7d0@(G/w5)  reg_output_comparator__DOT__rt [LV] => VAR 0x56499fc683e0 <e31748> {g4} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__reg_output_comparator__DOT__rt PORT
    1:2: ASSIGNALIAS 0x56499fc67930 <e36528> {g5} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc679f0 <e36525> {g5} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2: VARREF 0x56499fc67b10 <e36526> {g5} @dt=0x56499f7b4bf0@(G/w32)  reg_output_comparator__DOT__a [LV] => VAR 0x56499fc68590 <e31749> {g5} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__a PORT
    1:2: ASSIGNALIAS 0x56499fc67c30 <e36537> {g6} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc67cf0 <e36534> {g6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:2: VARREF 0x56499fc67e10 <e36535> {g6} @dt=0x56499f7b4bf0@(G/w32)  reg_output_comparator__DOT__b [LV] => VAR 0x56499fc68740 <e31750> {g6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__b PORT
    1:2: ASSIGNALIAS 0x56499fc67f30 <e36546> {g7} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc67ff0 <e36543> {g7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2: VARREF 0x56499fc68110 <e36544> {g7} @dt=0x56499f78d110@(G/w1)  reg_output_comparator__DOT__c [LV] => VAR 0x56499fc688f0 <e31751> {g7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reg_output_comparator__DOT__c PORT
    1:2: VAR 0x56499fc68230 <e36548> {g3} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__reg_output_comparator__DOT__op PORT
    1:2: VAR 0x56499fc683e0 <e31748> {g4} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__reg_output_comparator__DOT__rt PORT
    1:2: VAR 0x56499fc68590 <e31749> {g5} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__a PORT
    1:2: VAR 0x56499fc68740 <e31750> {g6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__b PORT
    1:2: VAR 0x56499fc688f0 <e31751> {g7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reg_output_comparator__DOT__c PORT
    1:2: ALWAYS 0x56499fc68aa0 <e9018> {g9} [always_comb]
    1:2:2: CASE 0x56499fc68b60 <e34809> {g10}
    1:2:2:1: VARREF 0x56499fc68c30 <e31752> {g10} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__op [RV] <- VAR 0x56499fbfbf70 <e29739> {c57} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2:2:2: CASEITEM 0x56499fc68d50 <e8907> {g11}
    1:2:2:2:1: CONST 0x56499fc68e10 <e31753> {g11} @dt=0x56499f7c3350@(G/w6)  6'h1
    1:2:2:2:2: IF 0x56499fc68fc0 <e34791> {g12}
    1:2:2:2:2:1: OR 0x56499fc69090 <e34137> {g12} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1: EQ 0x56499fc69150 <e34133> {g12} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x56499fc69210 <e34124> {g12} @dt=0x56499f7ca7d0@(G/w5)  5'h1
    1:2:2:2:2:1:1:2: VARREF 0x56499fc693c0 <e34125> {g12} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:1:2: EQ 0x56499fc694e0 <e34134> {g12} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x56499fc695a0 <e34128> {g12} @dt=0x56499f7ca7d0@(G/w5)  5'h11
    1:2:2:2:2:1:2:2: VARREF 0x56499fc69750 <e34129> {g12} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:2: ASSIGN 0x56499fc69870 <e34785> {g13} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:2:1: LTES 0x56499fc69930 <e34150> {g13} @dt=0x56499fb05980@(G/nw1)
    1:2:2:2:2:2:1:1: CONST 0x56499fc699f0 <e34143> {g13} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2:2:1:2: VARREF 0x56499fc69ba0 <e34144> {g13} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:2:2: VARREF 0x56499fc69cc0 <e31773> {g13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2:2:3: IF 0x56499fc69de0 <e8903> {g15}
    1:2:2:2:2:3:1: OR 0x56499fc69eb0 <e34168> {g15} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:3:1:1: EQ 0x56499fc69f70 <e34164> {g15} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:3:1:1:1: CONST 0x56499fc6a030 <e34155> {g15} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:2:2:3:1:1:2: VARREF 0x56499fc6a1e0 <e34156> {g15} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:3:1:2: EQ 0x56499fc6a300 <e34165> {g15} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:3:1:2:1: CONST 0x56499fc6a3c0 <e34159> {g15} @dt=0x56499f7ca7d0@(G/w5)  5'h10
    1:2:2:2:2:3:1:2:2: VARREF 0x56499fc6a570 <e34160> {g15} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:3:2: ASSIGN 0x56499fc6a690 <e34788> {g16} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:3:2:1: GTS 0x56499fc6a750 <e34178> {g16} @dt=0x56499fb05980@(G/nw1)
    1:2:2:2:2:3:2:1:1: CONST 0x56499fc6a810 <e34174> {g16} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2:3:2:1:2: VARREF 0x56499fc6a9c0 <e34175> {g16} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:3:2:2: VARREF 0x56499fc6aae0 <e31794> {g16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x56499fc6ac00 <e8926> {g19}
    1:2:2:2:1: CONST 0x56499fc6acc0 <e31796> {g19} @dt=0x56499f7c3350@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x56499fc6ae70 <e34794> {g20} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: EQ 0x56499fc6af30 <e31799> {g20} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1: VARREF 0x56499fc6aff0 <e31797> {g20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:1:2: VARREF 0x56499fc6b110 <e31798> {g20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:2:2:2:2: VARREF 0x56499fc6b230 <e31800> {g20} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x56499fc6b350 <e8945> {g22}
    1:2:2:2:1: CONST 0x56499fc6b410 <e31802> {g22} @dt=0x56499f7c3350@(G/w6)  6'h5
    1:2:2:2:2: ASSIGN 0x56499fc6b5c0 <e34797> {g23} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: NEQ 0x56499fc6b680 <e31805> {g23} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1: VARREF 0x56499fc6b740 <e31803> {g23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:1:2: VARREF 0x56499fc6b860 <e31804> {g23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:2:2:2:2: VARREF 0x56499fc6b980 <e31806> {g23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x56499fc6baa0 <e8974> {g25}
    1:2:2:2:1: CONST 0x56499fc6bb60 <e31808> {g25} @dt=0x56499f7c3350@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x56499fc6bd10 <e34800> {g26} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: GTES 0x56499fc6bdd0 <e34188> {g26} @dt=0x56499fb05980@(G/nw1)
    1:2:2:2:2:1:1: CONST 0x56499fc6be90 <e34184> {g26} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: VARREF 0x56499fc6c040 <e34185> {g26} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:2: VARREF 0x56499fc6c160 <e31821> {g26} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x56499fc6c280 <e9003> {g28}
    1:2:2:2:1: CONST 0x56499fc6c340 <e31823> {g28} @dt=0x56499f7c3350@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x56499fc6c4f0 <e34803> {g29} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: LTS 0x56499fc6c5b0 <e34198> {g29} @dt=0x56499fb05980@(G/nw1)
    1:2:2:2:2:1:1: CONST 0x56499fc6c670 <e34194> {g29} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: VARREF 0x56499fc6c820 <e34195> {g29} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:2: VARREF 0x56499fc6c940 <e31836> {g29} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x56499fc6ca60 <e9016> {g31}
    1:2:2:2:2: ASSIGN 0x56499fc6cb20 <e34806> {g32} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1: CONST 0x56499fc6cbe0 <e31838> {g32} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56499fc6cd90 <e31839> {g32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2: ASSIGNALIAS 0x56499fc6ceb0 <e36562> {d3} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc6cf70 <e36559> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode [RV] <- VAR 0x56499fc003f0 <e29852> {c74} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2:2: VARREF 0x56499fc6d0b0 <e36560> {d3} @dt=0x56499f7b4bf0@(G/w32)  adder_decode__DOT__a [LV] => VAR 0x56499fc6d830 <e36582> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__a PORT
    1:2: ASSIGNALIAS 0x56499fc6d1d0 <e36571> {d3} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc6d290 <e36568> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x56499fc6d3e0 <e36569> {d3} @dt=0x56499f7b4bf0@(G/w32)  adder_decode__DOT__b [LV] => VAR 0x56499fc6d9d0 <e30390> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__b PORT
    1:2: ASSIGNALIAS 0x56499fc6d500 <e36580> {d4} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc6d5c0 <e36577> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [RV] <- VAR 0x56499fbfbaf0 <e29736> {c53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x56499fc6d710 <e36578> {d4} @dt=0x56499f7b4bf0@(G/w32)  adder_decode__DOT__z [LV] => VAR 0x56499fc6db70 <e30391> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__z PORT
    1:2: VAR 0x56499fc6d830 <e36582> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__a PORT
    1:2: VAR 0x56499fc6d9d0 <e30390> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__b PORT
    1:2: VAR 0x56499fc6db70 <e30391> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__z PORT
    1:2: ASSIGNW 0x56499fc6dd10 <e30396> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: ADD 0x56499fc6ddd0 <e30394> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fc6de90 <e30392> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode [RV] <- VAR 0x56499fc003f0 <e29852> {c74} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2:1:2: VARREF 0x56499fc6dfd0 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x56499fc6e120 <e30395> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [LV] => VAR 0x56499fbfbaf0 <e29736> {c53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2: ASSIGNALIAS 0x56499fc6e270 <e36596> {m3} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc6e330 <e36593> {m3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x56499fc6e450 <e36594> {m3} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__clk [LV] => VAR 0x56499fc76c30 <e36976> {m3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56499fc6e570 <e36605> {m4} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc6e630 <e36602> {m4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x56499fc6e770 <e36603> {m4} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__clear [LV] => VAR 0x56499fc76de0 <e32256> {m4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x56499fc6e890 <e36614> {m5} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc6e950 <e36611> {m5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x56499fbf8af0 <e29708> {c8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x56499fc6ea70 <e36612> {m5} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__reset [LV] => VAR 0x56499fc76f90 <e32257> {m5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x56499fc6eb90 <e36623> {m8} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc6ec50 <e36620> {m8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2: VARREF 0x56499fc6ed90 <e36621> {m8} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__register_write_decode [LV] => VAR 0x56499fc77140 <e32258> {m8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: ASSIGNALIAS 0x56499fc6eed0 <e36632> {m9} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc6ef90 <e36629> {m9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x56499fc6f0e0 <e36630> {m9} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__memory_to_register_decode [LV] => VAR 0x56499fc77320 <e32259> {m9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: ASSIGNALIAS 0x56499fc6f230 <e36641> {m10} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc6f2f0 <e36638> {m10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x56499fc6f430 <e36639> {m10} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__memory_write_decode [LV] => VAR 0x56499fc77510 <e32260> {m10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: ASSIGNALIAS 0x56499fc6f570 <e36650> {m11} @dt=0x56499f7c08b0@(G/w2)
    1:2:1: VARREF 0x56499fc6f630 <e36647> {m11} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x56499fc6f770 <e36648> {m11} @dt=0x56499f7c08b0@(G/w2)  decode_execute_register__DOT__ALU_src_B_decode [LV] => VAR 0x56499fc776f0 <e32261> {m11} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: ASSIGNALIAS 0x56499fc6f8b0 <e36659> {m12} @dt=0x56499f7c08b0@(G/w2)
    1:2:1: VARREF 0x56499fc6f970 <e36656> {m12} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x56499fc6fac0 <e36657> {m12} @dt=0x56499f7c08b0@(G/w2)  decode_execute_register__DOT__register_destination_decode [LV] => VAR 0x56499fc778d0 <e32262> {m12} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: ASSIGNALIAS 0x56499fc6fc10 <e36668> {m13} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc6fcd0 <e36665> {m13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2: VARREF 0x56499fc6fe20 <e36666> {m13} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__HI_register_write_decode [LV] => VAR 0x56499fc77a80 <e32263> {m13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_decode PORT
    1:2: ASSIGNALIAS 0x56499fc6ff70 <e36677> {m14} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc70030 <e36674> {m14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2: VARREF 0x56499fc70180 <e36675> {m14} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__LO_register_write_decode [LV] => VAR 0x56499fc77c70 <e32264> {m14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_decode PORT
    1:2: ASSIGNALIAS 0x56499fc702d0 <e36686> {m15} @dt=0x56499f7c3350@(G/w6)
    1:2:1: VARREF 0x56499fc70390 <e36683> {m15} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x56499fc704d0 <e36684> {m15} @dt=0x56499f7c3350@(G/w6)  decode_execute_register__DOT__ALU_function_decode [LV] => VAR 0x56499fc77e60 <e32265> {m15} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: ASSIGNALIAS 0x56499fc70610 <e36695> {m16} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc706d0 <e36692> {m16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2: VARREF 0x56499fc70820 <e36693> {m16} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fc78040 <e32266> {m16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_decode PORT
    1:2: ASSIGNALIAS 0x56499fc70970 <e36704> {m17} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc70a30 <e36701> {m17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2: VARREF 0x56499fc70b70 <e36702> {m17} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__j_instruction_decode [LV] => VAR 0x56499fc781f0 <e32267> {m17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_decode PORT
    1:2: ASSIGNALIAS 0x56499fc70cb0 <e36713> {m18} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc70d70 <e36710> {m18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2: VARREF 0x56499fc70eb0 <e36711> {m18} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__using_HI_LO_decode [LV] => VAR 0x56499fc783d0 <e32268> {m18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_decode PORT
    1:2: ASSIGNALIAS 0x56499fc70ff0 <e36722> {m19} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc710b0 <e36719> {m19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2: VARREF 0x56499fc711d0 <e36720> {m19} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__HALT_decode [LV] => VAR 0x56499fc785b0 <e32269> {m19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_decode PORT
    1:2: ASSIGNALIAS 0x56499fc712f0 <e36731> {m21} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc713b0 <e36728> {m21} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2: VARREF 0x56499fc714f0 <e36729> {m21} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__register_write_execute [LV] => VAR 0x56499fc78770 <e32270> {m21} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x56499fc71630 <e36740> {m22} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc716f0 <e36737> {m22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x56499fc71840 <e36738> {m22} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__memory_to_register_execute [LV] => VAR 0x56499fc78950 <e32271> {m22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x56499fc71990 <e36749> {m23} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc71a50 <e36746> {m23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x56499fc01470 <e29863> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x56499fc71b90 <e36747> {m23} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__memory_write_execute [LV] => VAR 0x56499fc78b50 <e32272> {m23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x56499fc71cd0 <e36758> {m24} @dt=0x56499f7c08b0@(G/w2)
    1:2:1: VARREF 0x56499fc71d90 <e36755> {m24} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x56499fc71ed0 <e36756> {m24} @dt=0x56499f7c08b0@(G/w2)  decode_execute_register__DOT__ALU_src_B_execute [LV] => VAR 0x56499fc78d30 <e32273> {m24} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: ASSIGNALIAS 0x56499fc72010 <e36767> {m25} @dt=0x56499f7c08b0@(G/w2)
    1:2:1: VARREF 0x56499fc720d0 <e36764> {m25} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x56499fc72220 <e36765> {m25} @dt=0x56499f7c08b0@(G/w2)  decode_execute_register__DOT__register_destination_execute [LV] => VAR 0x56499fc78f10 <e32274> {m25} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: ASSIGNALIAS 0x56499fc72370 <e36776> {m26} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc72430 <e36773> {m26} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x56499fc01a70 <e29867> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2: VARREF 0x56499fc72580 <e36774> {m26} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__HI_register_write_execute [LV] => VAR 0x56499fc79110 <e32275> {m26} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_execute PORT
    1:2: ASSIGNALIAS 0x56499fc726d0 <e36785> {m27} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc72790 <e36782> {m27} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x56499fc01bf0 <e29868> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2: VARREF 0x56499fc728e0 <e36783> {m27} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__LO_register_write_execute [LV] => VAR 0x56499fc79300 <e32276> {m27} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_execute PORT
    1:2: ASSIGNALIAS 0x56499fc72a30 <e36794> {m28} @dt=0x56499f7c3350@(G/w6)
    1:2:1: VARREF 0x56499fc72af0 <e36791> {m28} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x56499fc72c30 <e36792> {m28} @dt=0x56499f7c3350@(G/w6)  decode_execute_register__DOT__ALU_function_execute [LV] => VAR 0x56499fc794f0 <e32277> {m28} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: ASSIGNALIAS 0x56499fc72d70 <e36803> {m29} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc72e30 <e36800> {m29} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2: VARREF 0x56499fc72f90 <e36801> {m29} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x56499fc796d0 <e32278> {m29} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: ASSIGNALIAS 0x56499fc730f0 <e36812> {m30} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc731b0 <e36809> {m30} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x56499fc02070 <e29871> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2: VARREF 0x56499fc732f0 <e36810> {m30} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__j_instruction_execute [LV] => VAR 0x56499fc798e0 <e32279> {m30} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_execute PORT
    1:2: ASSIGNALIAS 0x56499fc73430 <e36821> {m31} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc734f0 <e36818> {m31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2: VARREF 0x56499fc73630 <e36819> {m31} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__using_HI_LO_execute [LV] => VAR 0x56499fc79ac0 <e32280> {m31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_execute PORT
    1:2: ASSIGNALIAS 0x56499fc73770 <e36830> {m32} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fc73830 <e36827> {m32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x56499fc02370 <e29873> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2: VARREF 0x56499fc73950 <e36828> {m32} @dt=0x56499f78d110@(G/w1)  decode_execute_register__DOT__HALT_execute [LV] => VAR 0x56499fc79ca0 <e32281> {m32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_execute PORT
    1:2: ASSIGNALIAS 0x56499fc73a70 <e36839> {m34} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc73b30 <e36836> {m34} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x56499fbfc920 <e29754> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2: VARREF 0x56499fc73c50 <e36837> {m34} @dt=0x56499f7ca7d0@(G/w5)  decode_execute_register__DOT__Rs_decode [LV] => VAR 0x56499fc79e60 <e32282> {m34} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x56499fc73d70 <e36848> {m35} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc73e30 <e36845> {m35} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2: VARREF 0x56499fc73f50 <e36846> {m35} @dt=0x56499f7ca7d0@(G/w5)  decode_execute_register__DOT__Rt_decode [LV] => VAR 0x56499fc7a010 <e32283> {m35} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x56499fc74070 <e36857> {m36} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc74130 <e36854> {m36} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_decode [RV] <- VAR 0x56499fbfe860 <e29811> {c65} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2:2: VARREF 0x56499fc74250 <e36855> {m36} @dt=0x56499f7ca7d0@(G/w5)  decode_execute_register__DOT__Rd_decode [LV] => VAR 0x56499fc7a1c0 <e32284> {m36} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: ASSIGNALIAS 0x56499fc74370 <e36866> {m37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc74430 <e36863> {m37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x56499fc74550 <e36864> {m37} @dt=0x56499f7b4bf0@(G/w32)  decode_execute_register__DOT__sign_imm_decode [LV] => VAR 0x56499fc7a370 <e32285> {m37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: ASSIGNALIAS 0x56499fc74670 <e36875> {m39} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc74730 <e36872> {m39} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2: VARREF 0x56499fc74850 <e36873> {m39} @dt=0x56499f7ca7d0@(G/w5)  decode_execute_register__DOT__Rs_execute [LV] => VAR 0x56499fc7a530 <e32286> {m39} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x56499fc74970 <e36884> {m40} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc74a30 <e36881> {m40} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2: VARREF 0x56499fc74b50 <e36882> {m40} @dt=0x56499f7ca7d0@(G/w5)  decode_execute_register__DOT__Rt_execute [LV] => VAR 0x56499fc7a6f0 <e32287> {m40} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x56499fc74c70 <e36893> {m41} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc74d30 <e36890> {m41} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2: VARREF 0x56499fc74e50 <e36891> {m41} @dt=0x56499f7ca7d0@(G/w5)  decode_execute_register__DOT__Rd_execute [LV] => VAR 0x56499fc7a8b0 <e32288> {m41} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: ASSIGNALIAS 0x56499fc74f70 <e36902> {m42} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc75030 <e36899> {m42} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x56499fc75170 <e36900> {m42} @dt=0x56499f7b4bf0@(G/w32)  decode_execute_register__DOT__sign_imm_execute [LV] => VAR 0x56499fc7aa70 <e32289> {m42} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: ASSIGNALIAS 0x56499fc752b0 <e36911> {m45} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc75370 <e36908> {m45} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_decode [RV] <- VAR 0x56499fc00870 <e29855> {c77} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2:2: VARREF 0x56499fc75490 <e36909> {m45} @dt=0x56499f7b4bf0@(G/w32)  decode_execute_register__DOT__src_A_decode [LV] => VAR 0x56499fc7ac50 <e32290> {m45} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_decode PORT
    1:2: ASSIGNALIAS 0x56499fc755b0 <e36920> {m46} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc75670 <e36917> {m46} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_decode [RV] <- VAR 0x56499fc009f0 <e29856> {c78} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2:2: VARREF 0x56499fc75790 <e36918> {m46} @dt=0x56499f7b4bf0@(G/w32)  decode_execute_register__DOT__src_B_decode [LV] => VAR 0x56499fc7ae10 <e32291> {m46} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_decode PORT
    1:2: ASSIGNALIAS 0x56499fc758b0 <e36929> {m47} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc75970 <e36926> {m47} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x56499fc75ac0 <e36927> {m47} @dt=0x56499f7b4bf0@(G/w32)  decode_execute_register__DOT__program_counter_plus_four_decode [LV] => VAR 0x56499fc7afd0 <e32292> {m47} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_decode PORT
    1:2: ASSIGNALIAS 0x56499fc75c10 <e36938> {m48} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc75cd0 <e36935> {m48} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode [RV] <- VAR 0x56499fc00ff0 <e29860> {c82} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2:2: VARREF 0x56499fc75e20 <e36936> {m48} @dt=0x56499f7b4bf0@(G/w32)  decode_execute_register__DOT__j_program_counter_decode [LV] => VAR 0x56499fc7b1d0 <e32293> {m48} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_decode PORT
    1:2: ASSIGNALIAS 0x56499fc75f70 <e36947> {m50} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc76030 <e36944> {m50} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2: VARREF 0x56499fc76150 <e36945> {m50} @dt=0x56499f7b4bf0@(G/w32)  decode_execute_register__DOT__src_A_execute [LV] => VAR 0x56499fc7b3c0 <e32294> {m50} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_execute PORT
    1:2: ASSIGNALIAS 0x56499fc76270 <e36956> {m51} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc76330 <e36953> {m51} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2: VARREF 0x56499fc76450 <e36954> {m51} @dt=0x56499f7b4bf0@(G/w32)  decode_execute_register__DOT__src_B_execute [LV] => VAR 0x56499fc7b580 <e32295> {m51} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_execute PORT
    1:2: ASSIGNALIAS 0x56499fc76570 <e36965> {m52} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc76630 <e36962> {m52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2: VARREF 0x56499fc76780 <e36963> {m52} @dt=0x56499f7b4bf0@(G/w32)  decode_execute_register__DOT__program_counter_plus_four_execute [LV] => VAR 0x56499fc7b740 <e32296> {m52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_execute PORT
    1:2: ASSIGNALIAS 0x56499fc768d0 <e36974> {m53} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc76990 <e36971> {m53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x56499fc039f0 <e29888> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2: VARREF 0x56499fc76ae0 <e36972> {m53} @dt=0x56499f7b4bf0@(G/w32)  decode_execute_register__DOT__j_program_counter_execute [LV] => VAR 0x56499fc7b940 <e32297> {m53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_execute PORT
    1:2: VAR 0x56499fc76c30 <e36976> {m3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clk PORT
    1:2: VAR 0x56499fc76de0 <e32256> {m4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clear PORT
    1:2: VAR 0x56499fc76f90 <e32257> {m5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__reset PORT
    1:2: VAR 0x56499fc77140 <e32258> {m8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: VAR 0x56499fc77320 <e32259> {m9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: VAR 0x56499fc77510 <e32260> {m10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: VAR 0x56499fc776f0 <e32261> {m11} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: VAR 0x56499fc778d0 <e32262> {m12} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: VAR 0x56499fc77a80 <e32263> {m13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_decode PORT
    1:2: VAR 0x56499fc77c70 <e32264> {m14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_decode PORT
    1:2: VAR 0x56499fc77e60 <e32265> {m15} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: VAR 0x56499fc78040 <e32266> {m16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_decode PORT
    1:2: VAR 0x56499fc781f0 <e32267> {m17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_decode PORT
    1:2: VAR 0x56499fc783d0 <e32268> {m18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_decode PORT
    1:2: VAR 0x56499fc785b0 <e32269> {m19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_decode PORT
    1:2: VAR 0x56499fc78770 <e32270> {m21} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: VAR 0x56499fc78950 <e32271> {m22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x56499fc78b50 <e32272> {m23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: VAR 0x56499fc78d30 <e32273> {m24} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: VAR 0x56499fc78f10 <e32274> {m25} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: VAR 0x56499fc79110 <e32275> {m26} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_execute PORT
    1:2: VAR 0x56499fc79300 <e32276> {m27} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_execute PORT
    1:2: VAR 0x56499fc794f0 <e32277> {m28} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: VAR 0x56499fc796d0 <e32278> {m29} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: VAR 0x56499fc798e0 <e32279> {m30} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_execute PORT
    1:2: VAR 0x56499fc79ac0 <e32280> {m31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_execute PORT
    1:2: VAR 0x56499fc79ca0 <e32281> {m32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_execute PORT
    1:2: VAR 0x56499fc79e60 <e32282> {m34} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: VAR 0x56499fc7a010 <e32283> {m35} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: VAR 0x56499fc7a1c0 <e32284> {m36} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: VAR 0x56499fc7a370 <e32285> {m37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: VAR 0x56499fc7a530 <e32286> {m39} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: VAR 0x56499fc7a6f0 <e32287> {m40} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: VAR 0x56499fc7a8b0 <e32288> {m41} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: VAR 0x56499fc7aa70 <e32289> {m42} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: VAR 0x56499fc7ac50 <e32290> {m45} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_decode PORT
    1:2: VAR 0x56499fc7ae10 <e32291> {m46} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_decode PORT
    1:2: VAR 0x56499fc7afd0 <e32292> {m47} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_decode PORT
    1:2: VAR 0x56499fc7b1d0 <e32293> {m48} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_decode PORT
    1:2: VAR 0x56499fc7b3c0 <e32294> {m50} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_execute PORT
    1:2: VAR 0x56499fc7b580 <e32295> {m51} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_execute PORT
    1:2: VAR 0x56499fc7b740 <e32296> {m52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_execute PORT
    1:2: VAR 0x56499fc7b940 <e32297> {m53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_execute PORT
    1:2: ALWAYS 0x56499fc7bb30 <e12149> {m58} [always_ff]
    1:2:1: SENTREE 0x56499fc7bbf0 <e11672> {m58}
    1:2:1:1: SENITEM 0x56499fc7bcb0 <e11666> {m58} [POS]
    1:2:1:1:1: VARREF 0x56499fc7bd70 <e32298> {m58} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x56499fc7be90 <e11671> {m58} [POS]
    1:2:1:1:1: VARREF 0x56499fc7bf50 <e32299> {m58} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x56499fc7c070 <e34875> {m59}
    1:2:2:1: OR 0x56499fc7c140 <e33657> {m59} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1: VARREF 0x56499fc7c200 <e33653> {m59} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:2:1:2: VARREF 0x56499fc7c340 <e33654> {m59} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x56499fc7c460 <e34869> {m60} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc7c520 <e32303> {m60} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc7c6d0 <e32304> {m60} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute [LV] => VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7c810 <e32308> {m61} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc7c8d0 <e32306> {m61} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc7ca80 <e32307> {m61} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [LV] => VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7cbd0 <e32311> {m62} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc7cc90 <e32309> {m62} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc7ce40 <e32310> {m62} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [LV] => VAR 0x56499fc01470 <e29863> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7cf80 <e32314> {m63} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:1: CONST 0x56499fc7d040 <e32312> {m63} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2: VARREF 0x56499fc7d1f0 <e32313> {m63} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [LV] => VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7d330 <e32317> {m64} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:2:1: CONST 0x56499fc7d3f0 <e32315> {m64} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2: VARREF 0x56499fc7d5a0 <e32316> {m64} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [LV] => VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7d6f0 <e32320> {m65} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc7d7b0 <e32318> {m65} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc7d960 <e32319> {m65} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [LV] => VAR 0x56499fc01a70 <e29867> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7dab0 <e32323> {m66} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc7db70 <e32321> {m66} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc7dd20 <e32322> {m66} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [LV] => VAR 0x56499fc01bf0 <e29868> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7de70 <e32337> {m67} @dt=0x56499f7c3350@(G/w6)
    1:2:2:2:1: CONST 0x56499fc7df30 <e33196> {m67} @dt=0x56499f7c3350@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x56499fc7e0e0 <e32336> {m67} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [LV] => VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7e220 <e32351> {m68} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:2:1: CONST 0x56499fc7e2e0 <e33208> {m68} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x56499fc7e490 <e32350> {m68} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [LV] => VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7e5b0 <e32365> {m69} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:2:1: CONST 0x56499fc7e670 <e33220> {m69} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x56499fc7e820 <e32364> {m69} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute [LV] => VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7e940 <e32379> {m70} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:2:1: CONST 0x56499fc7ea00 <e33232> {m70} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x56499fc7ebb0 <e32378> {m70} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute [LV] => VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7ecd0 <e32393> {m71} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fc7ed90 <e33244> {m71} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56499fc7ef40 <e32392> {m71} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [LV] => VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7f080 <e32396> {m72} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc7f140 <e32394> {m72} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc7f2f0 <e32395> {m72} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7f450 <e32399> {m73} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc7f510 <e32397> {m73} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc7f6c0 <e32398> {m73} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [LV] => VAR 0x56499fc02070 <e29871> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7f800 <e32402> {m74} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc7f8c0 <e32400> {m74} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc7fa70 <e32401> {m74} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [LV] => VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7fbb0 <e32416> {m76} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fc7fc70 <e33256> {m76} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56499fc7fe20 <e32415> {m76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [LV] => VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc7ff70 <e32430> {m77} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fc80030 <e33268> {m77} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56499fc801e0 <e32429> {m77} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [LV] => VAR 0x56499fc039f0 <e29888> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc80330 <e32444> {m78} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fc803f0 <e33280> {m78} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56499fc805a0 <e32443> {m78} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [LV] => VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc806c0 <e32458> {m79} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fc80780 <e33292> {m79} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56499fc80930 <e32457> {m79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [LV] => VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2:2: ASSIGNDLY 0x56499fc80a50 <e32461> {m81} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fc80b10 <e32459> {m81} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fc80cc0 <e32460> {m81} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute [LV] => VAR 0x56499fc02370 <e29873> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc80de0 <e34872> {m83} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fc80ea0 <e32462> {m83} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:3:2: VARREF 0x56499fc80fe0 <e32463> {m83} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute [LV] => VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc81120 <e32467> {m84} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fc811e0 <e32465> {m84} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:3:2: VARREF 0x56499fc81330 <e32466> {m84} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [LV] => VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc81480 <e32470> {m85} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fc81540 <e32468> {m85} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:3:2: VARREF 0x56499fc81680 <e32469> {m85} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [LV] => VAR 0x56499fc01470 <e29863> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc817c0 <e32473> {m86} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:3:1: VARREF 0x56499fc81880 <e32471> {m86} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:3:2: VARREF 0x56499fc819c0 <e32472> {m86} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [LV] => VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc81b00 <e32476> {m87} @dt=0x56499f7c08b0@(G/w2)
    1:2:2:3:1: VARREF 0x56499fc81bc0 <e32474> {m87} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:3:2: VARREF 0x56499fc81d10 <e32475> {m87} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [LV] => VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc81e60 <e32479> {m88} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fc81f20 <e32477> {m88} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:3:2: VARREF 0x56499fc82070 <e32478> {m88} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [LV] => VAR 0x56499fc01a70 <e29867> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc821c0 <e32482> {m89} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fc82280 <e32480> {m89} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:3:2: VARREF 0x56499fc823d0 <e32481> {m89} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [LV] => VAR 0x56499fc01bf0 <e29868> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc82520 <e32485> {m90} @dt=0x56499f7c3350@(G/w6)
    1:2:2:3:1: VARREF 0x56499fc825e0 <e32483> {m90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:3:2: VARREF 0x56499fc82720 <e32484> {m90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [LV] => VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc82860 <e32488> {m91} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:3:1: VARREF 0x56499fc82920 <e32486> {m91} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x56499fbfc920 <e29754> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:3:2: VARREF 0x56499fc82a40 <e32487> {m91} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute [LV] => VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc82b60 <e32491> {m92} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:3:1: VARREF 0x56499fc82c20 <e32489> {m92} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:3:2: VARREF 0x56499fc82d40 <e32490> {m92} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [LV] => VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc82e60 <e32494> {m93} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:3:1: VARREF 0x56499fc82f20 <e32492> {m93} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_decode [RV] <- VAR 0x56499fbfe860 <e29811> {c65} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2:2:3:2: VARREF 0x56499fc83040 <e32493> {m93} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute [LV] => VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc83160 <e32497> {m94} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fc83220 <e32495> {m94} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:2:3:2: VARREF 0x56499fc83340 <e32496> {m94} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [LV] => VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc83480 <e32500> {m95} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fc83540 <e32498> {m95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:3:2: VARREF 0x56499fc83690 <e32499> {m95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc837f0 <e32503> {m96} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fc838b0 <e32501> {m96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:3:2: VARREF 0x56499fc839f0 <e32502> {m96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [LV] => VAR 0x56499fc02070 <e29871> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc83b30 <e32506> {m97} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fc83bf0 <e32504> {m97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:3:2: VARREF 0x56499fc83d30 <e32505> {m97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [LV] => VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc83e70 <e32509> {m99} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fc83f30 <e32507> {m99} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:3:2: VARREF 0x56499fc84080 <e32508> {m99} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [LV] => VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc841d0 <e32512> {m100} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fc84290 <e32510> {m100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode [RV] <- VAR 0x56499fc00ff0 <e29860> {c82} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2:2:3:2: VARREF 0x56499fc843e0 <e32511> {m100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [LV] => VAR 0x56499fc039f0 <e29888> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc84530 <e32515> {m101} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fc845f0 <e32513> {m101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_decode [RV] <- VAR 0x56499fc00870 <e29855> {c77} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2:2:3:2: VARREF 0x56499fc84710 <e32514> {m101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [LV] => VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc84830 <e32518> {m102} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fc848f0 <e32516> {m102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_decode [RV] <- VAR 0x56499fc009f0 <e29856> {c78} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2:2:3:2: VARREF 0x56499fc84a10 <e32517> {m102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [LV] => VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2:3: ASSIGNDLY 0x56499fc84b30 <e32521> {m104} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fc84bf0 <e32519> {m104} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2:3:2: VARREF 0x56499fc84d10 <e32520> {m104} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute [LV] => VAR 0x56499fc02370 <e29873> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2: ASSIGNALIAS 0x56499fc851c0 <e36997> {d3} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc85280 <e36994> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2: VARREF 0x56499fc853d0 <e36995> {d3} @dt=0x56499f7b4bf0@(G/w32)  plus_four_adder_execute__DOT__b [LV] => VAR 0x56499fc859d0 <e30390> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__b PORT
    1:2: ASSIGNALIAS 0x56499fc854f0 <e37006> {d4} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc855b0 <e37003> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [RV] <- VAR 0x56499fc036f0 <e29886> {c112} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2:2: VARREF 0x56499fc85700 <e37004> {d4} @dt=0x56499f7b4bf0@(G/w32)  plus_four_adder_execute__DOT__z [LV] => VAR 0x56499fc85b80 <e30391> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__z PORT
    1:2: VAR 0x56499fc85820 <e37012> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__a PORT
    1:2:3: CONST 0x56499fd036a0 <e43998> {c328} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2: VAR 0x56499fc859d0 <e30390> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__b PORT
    1:2: VAR 0x56499fc85b80 <e30391> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__z PORT
    1:2: ASSIGNW 0x56499fc85d30 <e30396> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: ADD 0x56499fc85df0 <e30394> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: CONST 0x56499fc85eb0 <e37008> {c328} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:1:2: VARREF 0x56499fc86060 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2: VARREF 0x56499fc861b0 <e30395> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [LV] => VAR 0x56499fc036f0 <e29886> {c112} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2: ASSIGNALIAS 0x56499fc86300 <e37026> {j6} @dt=0x56499f7c08b0@(G/w2)
    1:2:1: VARREF 0x56499fc863c0 <e37023> {j6} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x56499fc86510 <e37024> {j6} @dt=0x56499f7c08b0@(G/w2)  write_register_execute_mux__DOT__control [LV] => VAR 0x56499fc879e0 <e32116> {j6} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x56499fc86630 <e37035> {j7} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc866f0 <e37032> {j7} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2: VARREF 0x56499fc86810 <e37033> {j7} @dt=0x56499f7ca7d0@(G/w5)  write_register_execute_mux__DOT__input_0 [LV] => VAR 0x56499fc87ba0 <e32117> {j7} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56499fc86930 <e37044> {j8} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc869f0 <e37041> {j8} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2: VARREF 0x56499fc86b10 <e37042> {j8} @dt=0x56499f7ca7d0@(G/w5)  write_register_execute_mux__DOT__input_1 [LV] => VAR 0x56499fc87d60 <e32118> {j8} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56499fc87350 <e37067> {j12} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fc87410 <e37064> {j12} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2: VARREF 0x56499fc87550 <e37065> {j12} @dt=0x56499f7ca7d0@(G/w5)  write_register_execute_mux__DOT__resolved [LV] => VAR 0x56499fc882a0 <e32121> {j12} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: VAR 0x56499fc87670 <e37077> {j3} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56499fc87830 <e32114> {c333} @dt=0x56499faf0450@(G/sw32)  32'sh5
    1:2: VAR 0x56499fc879e0 <e32116> {j6} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__control PORT
    1:2: VAR 0x56499fc87ba0 <e32117> {j7} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x56499fc87d60 <e32118> {j8} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x56499fc87f20 <e32119> {j9} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_2 PORT
    1:2:3: CONST 0x56499fd0de00 <e44010> {c337} @dt=0x56499f7ca7d0@(G/w5)  5'h1f
    1:2: VAR 0x56499fc880e0 <e32120> {j10} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_3 PORT
    1:2:3: CONST 0x56499fd0df70 <e44022> {c338} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2: VAR 0x56499fc882a0 <e32121> {j12} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: ALWAYS 0x56499fc88460 <e10291> {j15} [always_comb]
    1:2:2: CASE 0x56499fc88520 <e34845> {j16}
    1:2:2:1: VARREF 0x56499fc885f0 <e32122> {j16} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2:2: CASEITEM 0x56499fc88740 <e10249> {j17}
    1:2:2:2:1: CONST 0x56499fc88800 <e32123> {j17} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x56499fc889b0 <e32126> {j17} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:2:2:1: VARREF 0x56499fc88a70 <e32124> {j17} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc88b90 <e32125> {j17} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:2: CASEITEM 0x56499fc88cd0 <e10262> {j18}
    1:2:2:2:1: CONST 0x56499fc88d90 <e32127> {j18} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x56499fc88f40 <e32130> {j18} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:2:2:1: VARREF 0x56499fc89000 <e32128> {j18} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc89120 <e32129> {j18} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:2: CASEITEM 0x56499fc89260 <e10275> {j19}
    1:2:2:2:1: CONST 0x56499fc89320 <e32131> {j19} @dt=0x56499f7c08b0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x56499fc894d0 <e32134> {j19} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:2:2:1: CONST 0x56499fc89590 <e37069> {c337} @dt=0x56499f7ca7d0@(G/w5)  5'h1f
    1:2:2:2:2:2: VARREF 0x56499fc89740 <e32133> {j19} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:2: CASEITEM 0x56499fc89880 <e10288> {j20}
    1:2:2:2:1: CONST 0x56499fc89940 <e32135> {j20} @dt=0x56499f7c08b0@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x56499fc89af0 <e32138> {j20} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:2:2:1: CONST 0x56499fc89bb0 <e37073> {c338} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:2:2:2: VARREF 0x56499fc89d60 <e32137> {j20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2: ASSIGNALIAS 0x56499fc89ea0 <e37091> {q2} @dt=0x56499f7c08b0@(G/w2)
    1:2:1: VARREF 0x56499fc89f60 <e37088> {q2} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x56499fc8a0a0 <e37089> {q2} @dt=0x56499f7c08b0@(G/w2)  alu_input_mux__DOT__ALU_src_B_execute [LV] => VAR 0x56499fc8cf00 <e37219> {q2} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_src_B_execute PORT
    1:2: ASSIGNALIAS 0x56499fc8a1e0 <e37100> {q3} @dt=0x56499f80f070@(G/w3)
    1:2:1: VARREF 0x56499fc8a2a0 <e37097> {q3} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x56499fc8a3e0 <e37098> {q3} @dt=0x56499f80f070@(G/w3)  alu_input_mux__DOT__forward_one_execute [LV] => VAR 0x56499fc8d0d0 <e32889> {q3} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_one_execute PORT
    1:2: ASSIGNALIAS 0x56499fc8a520 <e37109> {q4} @dt=0x56499f80f070@(G/w3)
    1:2:1: VARREF 0x56499fc8a5e0 <e37106> {q4} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x56499fc8a720 <e37107> {q4} @dt=0x56499f80f070@(G/w3)  alu_input_mux__DOT__forward_two_execute [LV] => VAR 0x56499fc8d2a0 <e32890> {q4} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_two_execute PORT
    1:2: ASSIGNALIAS 0x56499fc8a860 <e37118> {q6} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8a920 <e37115> {q6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2: VARREF 0x56499fc8aa40 <e37116> {q6} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__read_data_1_reg [LV] => VAR 0x56499fc8d470 <e32891> {q6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_1_reg PORT
    1:2: ASSIGNALIAS 0x56499fc8ab60 <e37127> {q7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8ac20 <e37124> {q7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2: VARREF 0x56499fc8ad60 <e37125> {q7} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__result_writeback [LV] => VAR 0x56499fc8d620 <e32892> {q7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__result_writeback PORT
    1:2: ASSIGNALIAS 0x56499fc8aea0 <e37136> {q8} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8af60 <e37133> {q8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56499fc8b0a0 <e37134> {q8} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__ALU_output_memory [LV] => VAR 0x56499fc8d7f0 <e32893> {q8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x56499fc8b1e0 <e37145> {q9} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8b2a0 <e37142> {q9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x56499fc8b3e0 <e37143> {q9} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__LO_result_writeback [LV] => VAR 0x56499fc8d9c0 <e32894> {q9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__LO_result_writeback PORT
    1:2: ASSIGNALIAS 0x56499fc8b520 <e37154> {q10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8b5e0 <e37151> {q10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x56499fc8b720 <e37152> {q10} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__ALU_LO_output_memory [LV] => VAR 0x56499fc8db90 <e32895> {q10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x56499fc8b860 <e37163> {q11} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8b920 <e37160> {q11} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2: VARREF 0x56499fc8ba40 <e37161> {q11} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__read_data_2_reg [LV] => VAR 0x56499fc8dd70 <e32896> {q11} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_2_reg PORT
    1:2: ASSIGNALIAS 0x56499fc8bb60 <e37172> {q12} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8bc20 <e37169> {q12} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x56499fc8bd60 <e37170> {q12} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__ALU_HI_output_memory [LV] => VAR 0x56499fc8df20 <e32897> {q12} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x56499fc8bea0 <e37181> {q13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8bf60 <e37178> {q13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x56499fc8c0a0 <e37179> {q13} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__HI_result_writeback [LV] => VAR 0x56499fc8e100 <e32898> {q13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__HI_result_writeback PORT
    1:2: ASSIGNALIAS 0x56499fc8c1e0 <e37190> {q14} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8c2a0 <e37187> {q14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x56499fc8c3e0 <e37188> {q14} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__sign_imm_execute [LV] => VAR 0x56499fc8e2d0 <e32899> {q14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__sign_imm_execute PORT
    1:2: ASSIGNALIAS 0x56499fc8c520 <e37199> {q15} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8c5e0 <e37196> {q15} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [RV] <- VAR 0x56499fc036f0 <e29886> {c112} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2:2: VARREF 0x56499fc8c730 <e37197> {q15} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__program_counter_plus_eight_execute [LV] => VAR 0x56499fc8e4a0 <e32900> {q15} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__program_counter_plus_eight_execute PORT
    1:2: ASSIGNALIAS 0x56499fc8c880 <e37208> {q17} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8c940 <e37205> {q17} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x56499fc8ca80 <e37206> {q17} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__src_A_ALU_execute [LV] => VAR 0x56499fc8e690 <e32901> {q17} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_A_ALU_execute PORT
    1:2: ASSIGNALIAS 0x56499fc8cbc0 <e37217> {q18} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc8cc80 <e37214> {q18} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x56499fc8cdc0 <e37215> {q18} @dt=0x56499f7b4bf0@(G/w32)  alu_input_mux__DOT__src_B_ALU_execute [LV] => VAR 0x56499fc8e860 <e32902> {q18} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_B_ALU_execute PORT
    1:2: VAR 0x56499fc8cf00 <e37219> {q2} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_src_B_execute PORT
    1:2: VAR 0x56499fc8d0d0 <e32889> {q3} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_one_execute PORT
    1:2: VAR 0x56499fc8d2a0 <e32890> {q4} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_two_execute PORT
    1:2: VAR 0x56499fc8d470 <e32891> {q6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_1_reg PORT
    1:2: VAR 0x56499fc8d620 <e32892> {q7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__result_writeback PORT
    1:2: VAR 0x56499fc8d7f0 <e32893> {q8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_output_memory PORT
    1:2: VAR 0x56499fc8d9c0 <e32894> {q9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__LO_result_writeback PORT
    1:2: VAR 0x56499fc8db90 <e32895> {q10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x56499fc8dd70 <e32896> {q11} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_2_reg PORT
    1:2: VAR 0x56499fc8df20 <e32897> {q12} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x56499fc8e100 <e32898> {q13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__HI_result_writeback PORT
    1:2: VAR 0x56499fc8e2d0 <e32899> {q14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__sign_imm_execute PORT
    1:2: VAR 0x56499fc8e4a0 <e32900> {q15} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__program_counter_plus_eight_execute PORT
    1:2: VAR 0x56499fc8e690 <e32901> {q17} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_A_ALU_execute PORT
    1:2: VAR 0x56499fc8e860 <e32902> {q18} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_B_ALU_execute PORT
    1:2: VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2: ALWAYS 0x56499fc8ebe0 <e14433> {q22} [always_comb]
    1:2:2: CASE 0x56499fc8eca0 <e34911> {q23}
    1:2:2:1: VARREF 0x56499fc8ed70 <e32904> {q23} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2:2: CASEITEM 0x56499fc8eeb0 <e14233> {q24}
    1:2:2:2:1: CONST 0x56499fc8ef70 <e32905> {q24} @dt=0x56499f80f070@(G/w3)  3'h0
    1:2:2:2:2: ASSIGN 0x56499fc8f120 <e32908> {q24} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc8f1e0 <e32906> {q24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc8f300 <e32907> {q24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x56499fc8f440 <e14246> {q25}
    1:2:2:2:1: CONST 0x56499fc8f500 <e32909> {q25} @dt=0x56499f80f070@(G/w3)  3'h1
    1:2:2:2:2: ASSIGN 0x56499fc8f6b0 <e32912> {q25} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc8f770 <e32910> {q25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x56499fc8f8b0 <e32911> {q25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x56499fc8f9f0 <e14259> {q26}
    1:2:2:2:1: CONST 0x56499fc8fab0 <e32913> {q26} @dt=0x56499f80f070@(G/w3)  3'h2
    1:2:2:2:2: ASSIGN 0x56499fc8fc60 <e32916> {q26} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc8fd20 <e32914> {q26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x56499fc8fe60 <e32915> {q26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x56499fc8ffa0 <e14272> {q27}
    1:2:2:2:1: CONST 0x56499fc90060 <e32917> {q27} @dt=0x56499f80f070@(G/w3)  3'h3
    1:2:2:2:2: ASSIGN 0x56499fc90210 <e32920> {q27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc902d0 <e32918> {q27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x56499fc90410 <e32919> {q27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x56499fc90550 <e14285> {q28}
    1:2:2:2:1: CONST 0x56499fc90610 <e32921> {q28} @dt=0x56499f80f070@(G/w3)  3'h4
    1:2:2:2:2: ASSIGN 0x56499fc907c0 <e32924> {q28} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc90880 <e32922> {q28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:2:2:2: VARREF 0x56499fc909c0 <e32923> {q28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x56499fc90b00 <e14297> {q29}
    1:2:2:2:2: ASSIGN 0x56499fc90bc0 <e32936> {q29} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: CONST 0x56499fc90c80 <e32934> {q29} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x56499fc90e30 <e32935> {q29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: CASE 0x56499fc90f70 <e14377> {q31}
    1:2:2:1: VARREF 0x56499fc91040 <e32937> {q31} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2:2: CASEITEM 0x56499fc91180 <e14312> {q32}
    1:2:2:2:1: CONST 0x56499fc91240 <e32938> {q32} @dt=0x56499f80f070@(G/w3)  3'h0
    1:2:2:2:2: ASSIGN 0x56499fc913f0 <e32941> {q32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc914b0 <e32939> {q32} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc915d0 <e32940> {q32} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x56499fc91720 <e14325> {q33}
    1:2:2:2:1: CONST 0x56499fc917e0 <e32942> {q33} @dt=0x56499f80f070@(G/w3)  3'h1
    1:2:2:2:2: ASSIGN 0x56499fc91990 <e32945> {q33} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc91a50 <e32943> {q33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x56499fc91b90 <e32944> {q33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x56499fc91ce0 <e14338> {q34}
    1:2:2:2:1: CONST 0x56499fc91da0 <e32946> {q34} @dt=0x56499f80f070@(G/w3)  3'h2
    1:2:2:2:2: ASSIGN 0x56499fc91f50 <e32949> {q34} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc92010 <e32947> {q34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x56499fc92150 <e32948> {q34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x56499fc922a0 <e14351> {q35}
    1:2:2:2:1: CONST 0x56499fc92360 <e32950> {q35} @dt=0x56499f80f070@(G/w3)  3'h3
    1:2:2:2:2: ASSIGN 0x56499fc92510 <e32953> {q35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc925d0 <e32951> {q35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x56499fc92710 <e32952> {q35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x56499fc92860 <e14364> {q36}
    1:2:2:2:1: CONST 0x56499fc92920 <e32954> {q36} @dt=0x56499f80f070@(G/w3)  3'h4
    1:2:2:2:2: ASSIGN 0x56499fc92ad0 <e32957> {q36} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc92b90 <e32955> {q36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:2:2:2: VARREF 0x56499fc92cd0 <e32956> {q36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x56499fc92e20 <e14376> {q37}
    1:2:2:2:2: ASSIGN 0x56499fc92ee0 <e32969> {q37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: CONST 0x56499fc92fa0 <e32967> {q37} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x56499fc93150 <e32968> {q37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2: CASE 0x56499fc932a0 <e14431> {q39}
    1:2:2:1: VARREF 0x56499fc93370 <e32970> {q39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2:2: CASEITEM 0x56499fc934b0 <e14392> {q40}
    1:2:2:2:1: CONST 0x56499fc93570 <e32971> {q40} @dt=0x56499f7c08b0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x56499fc93720 <e32974> {q40} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc937e0 <e32972> {q40} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2:2:2: VARREF 0x56499fc93930 <e32973> {q40} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2: CASEITEM 0x56499fc93a70 <e14405> {q41}
    1:2:2:2:1: CONST 0x56499fc93b30 <e32975> {q41} @dt=0x56499f7c08b0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x56499fc93ce0 <e32978> {q41} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc93da0 <e32976> {q41} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc93ee0 <e32977> {q41} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2: CASEITEM 0x56499fc94020 <e14418> {q42}
    1:2:2:2:1: CONST 0x56499fc940e0 <e32979> {q42} @dt=0x56499f7c08b0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x56499fc94290 <e32982> {q42} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc94350 <e32980> {q42} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [RV] <- VAR 0x56499fc036f0 <e29886> {c112} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc944a0 <e32981> {q42} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2: CASEITEM 0x56499fc945e0 <e14430> {q43}
    1:2:2:2:2: ASSIGN 0x56499fc946a0 <e32994> {q43} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: CONST 0x56499fc94760 <e32992> {q43} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x56499fc94910 <e32993> {q43} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2: ASSIGNALIAS 0x56499fc94a50 <e37233> {e4} @dt=0x56499f7c3350@(G/w6)
    1:2:1: VARREF 0x56499fc94b10 <e37230> {e4} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x56499fc94c50 <e37231> {e4} @dt=0x56499f7c3350@(G/w6)  alu__DOT__ALU_operation [LV] => VAR 0x56499fc95d10 <e37280> {e4} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__alu__DOT__ALU_operation PORT
    1:2: ASSIGNALIAS 0x56499fc94d70 <e37242> {e5} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc94e30 <e37239> {e5} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x56499fc94f70 <e37240> {e5} @dt=0x56499f7b4bf0@(G/w32)  alu__DOT__input_1 [LV] => VAR 0x56499fc95eb0 <e30398> {e5} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56499fc95090 <e37251> {e6} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc95150 <e37248> {e6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x56499fc95290 <e37249> {e6} @dt=0x56499f7b4bf0@(G/w32)  alu__DOT__input_2 [LV] => VAR 0x56499fc96050 <e30399> {e6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x56499fc953b0 <e37260> {e8} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc95470 <e37257> {e8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x56499fc955b0 <e37258> {e8} @dt=0x56499f7b4bf0@(G/w32)  alu__DOT__ALU_output [LV] => VAR 0x56499fc961f0 <e30400> {e8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_output PORT
    1:2: ASSIGNALIAS 0x56499fc956d0 <e37269> {e9} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc95790 <e37266> {e9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x56499fc02df0 <e29880> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x56499fc958d0 <e37267> {e9} @dt=0x56499f7b4bf0@(G/w32)  alu__DOT__ALU_HI_output [LV] => VAR 0x56499fc96390 <e30401> {e9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_output PORT
    1:2: ASSIGNALIAS 0x56499fc959f0 <e37278> {e10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fc95ab0 <e37275> {e10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x56499fc02f70 <e29881> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x56499fc95bf0 <e37276> {e10} @dt=0x56499f7b4bf0@(G/w32)  alu__DOT__ALU_LO_output [LV] => VAR 0x56499fc96530 <e30402> {e10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x56499fc95d10 <e37280> {e4} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__alu__DOT__ALU_operation PORT
    1:2: VAR 0x56499fc95eb0 <e30398> {e5} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_1 PORT
    1:2: VAR 0x56499fc96050 <e30399> {e6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_2 PORT
    1:2: VAR 0x56499fc961f0 <e30400> {e8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_output PORT
    1:2: VAR 0x56499fc96390 <e30401> {e9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_output PORT
    1:2: VAR 0x56499fc96530 <e30402> {e10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x56499fc966d0 <e30403> {e14} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2: VAR 0x56499fc96870 <e26127> {e15} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: VAR 0x56499fc96a40 <e30404> {e16} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: VAR 0x56499fc96c10 <e30405> {e17} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 VAR
    1:2: VAR 0x56499fc96de0 <e30406> {e18} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 VAR
    1:2: VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x56499fc97180 <e30421> {e21} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: SEL 0x56499fc97240 <e30419> {e21} @dt=0x56499f7ca7d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fc97310 <e30408> {e21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:1:2: CONST 0x56499fc97450 <e26207> {e21} @dt=0x56499fab2600@(G/sw5)  5'h6
    1:2:1:3: CONST 0x56499fc97600 <e30418> {e21} @dt=0x56499f7b4bf0@(G/w32)  32'h5
    1:2:2: VARREF 0x56499fc977b0 <e30420> {e21} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [LV] => VAR 0x56499fc966d0 <e30403> {e14} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2: ASSIGNW 0x56499fc978f0 <e26213> {e22} @dt=0x56499f87c310@(G/w64)
    1:2:1: CONCAT 0x56499fc979b0 <e34384> {e22} @dt=0x56499f87c310@(G/w64)
    1:2:1:1: REPLICATE 0x56499fc97a70 <e30444> {e22} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1:1: SEL 0x56499fc97b30 <e30433> {e22} @dt=0x56499f78d110@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x56499fc97c00 <e30422> {e22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x56499fc97d40 <e26250> {e22} @dt=0x56499fab2600@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x56499fc97ef0 <e30432> {e22} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x56499fc980a0 <e30443> {e22} @dt=0x56499faf0450@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x56499fc98250 <e34377> {e22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x56499fc98390 <e26212> {e22} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 [LV] => VAR 0x56499fc96870 <e26127> {e15} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: ASSIGNW 0x56499fc984e0 <e30499> {e23} @dt=0x56499f87c310@(G/w64)
    1:2:1: CONCAT 0x56499fc985a0 <e34397> {e23} @dt=0x56499f87c310@(G/w64)
    1:2:1:1: REPLICATE 0x56499fc98660 <e30482> {e23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1:1: SEL 0x56499fc98720 <e30471> {e23} @dt=0x56499f78d110@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x56499fc987f0 <e30460> {e23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x56499fc98930 <e26345> {e23} @dt=0x56499fab2600@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x56499fc98ae0 <e30470> {e23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x56499fc98c90 <e30481> {e23} @dt=0x56499faf0450@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x56499fc98e40 <e34390> {e23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x56499fc98f80 <e30498> {e23} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 [LV] => VAR 0x56499fc96a40 <e30404> {e16} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: ASSIGNW 0x56499fc990d0 <e30517> {e24} @dt=0x56499f87c310@(G/w64)
    1:2:1: EXTEND 0x56499fc99190 <e34413> {e24} @dt=0x56499f87c310@(G/w64)
    1:2:1:1: VARREF 0x56499fc99250 <e34404> {e24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x56499fc99390 <e30516> {e24} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 [LV] => VAR 0x56499fc96c10 <e30405> {e17} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 VAR
    1:2: ASSIGNW 0x56499fc994e0 <e30535> {e25} @dt=0x56499f87c310@(G/w64)
    1:2:1: EXTEND 0x56499fc995a0 <e34429> {e25} @dt=0x56499f87c310@(G/w64)
    1:2:1:1: VARREF 0x56499fc99660 <e34420> {e25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x56499fc997a0 <e30534> {e25} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 [LV] => VAR 0x56499fc96de0 <e30406> {e18} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 VAR
    1:2: ALWAYS 0x56499fc998f0 <e5653> {e29} [always_comb]
    1:2:2: ASSIGN 0x56499fc999b0 <e34710> {e30} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:1: CONST 0x56499fc99a70 <e35470> {e30} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2: VARREF 0x56499fc99c20 <e30548> {e30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x56499fc99d60 <e30563> {e31} @dt=0x56499f87c310@(G/w64)
    1:2:2:1: CONST 0x56499fc99e20 <e35480> {e31} @dt=0x56499f87c310@(G/w64)  64'h0
    1:2:2:2: VARREF 0x56499fc99fd0 <e30562> {e31} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2: CASE 0x56499fc9a120 <e5607> {e32}
    1:2:2:1: VARREF 0x56499fc9a1f0 <e30564> {e32} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9a330 <e4654> {e33}
    1:2:2:2:1: CONST 0x56499fc9a3f0 <e30565> {e33} @dt=0x56499f7c3350@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x56499fc9a5a0 <e30570> {e33} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x56499fc9a660 <e30568> {e33} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56499fc9a720 <e30566> {e33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56499fc9a860 <e30567> {e33} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [RV] <- VAR 0x56499fc966d0 <e30403> {e14} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x56499fc9a9a0 <e30569> {e33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9aae0 <e4671> {e34}
    1:2:2:2:1: CONST 0x56499fc9aba0 <e30571> {e34} @dt=0x56499f7c3350@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x56499fc9ad50 <e30576> {e34} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56499fc9ae10 <e30574> {e34} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56499fc9aed0 <e30572> {e34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56499fc9b010 <e30573> {e34} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [RV] <- VAR 0x56499fc966d0 <e30403> {e14} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x56499fc9b150 <e30575> {e34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9b290 <e4688> {e35}
    1:2:2:2:1: CONST 0x56499fc9b350 <e30577> {e35} @dt=0x56499f7c3350@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x56499fc9b500 <e30582> {e35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56499fc9b5c0 <e30580> {e35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56499fc9b680 <e30578> {e35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56499fc9b7c0 <e30579> {e35} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [RV] <- VAR 0x56499fc966d0 <e30403> {e14} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x56499fc9b900 <e30581> {e35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9ba40 <e4721> {e36}
    1:2:2:2:1: CONST 0x56499fc9bb00 <e30583> {e36} @dt=0x56499f7c3350@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x56499fc9bcb0 <e30599> {e36} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x56499fc9bd70 <e30597> {e36} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56499fc9be30 <e30584> {e36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x56499fc9bf70 <e30596> {e36} @dt=0x56499f7ca7d0@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x56499fc9c040 <e30585> {e36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x56499fc9c180 <e26533> {e36} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x56499fc9c330 <e30595> {e36} @dt=0x56499f7b4bf0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x56499fc9c4e0 <e30598> {e36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9c620 <e4754> {e37}
    1:2:2:2:1: CONST 0x56499fc9c6e0 <e30600> {e37} @dt=0x56499f7c3350@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x56499fc9c890 <e30616> {e37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56499fc9c950 <e30614> {e37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56499fc9ca10 <e30601> {e37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x56499fc9cb50 <e30613> {e37} @dt=0x56499f7ca7d0@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x56499fc9cc20 <e30602> {e37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x56499fc9cd60 <e26584> {e37} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x56499fc9cf10 <e30612> {e37} @dt=0x56499f7b4bf0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x56499fc9d0c0 <e30615> {e37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9d200 <e4787> {e38}
    1:2:2:2:1: CONST 0x56499fc9d2c0 <e30617> {e38} @dt=0x56499f7c3350@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x56499fc9d470 <e30633> {e38} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56499fc9d530 <e30631> {e38} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56499fc9d5f0 <e30618> {e38} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x56499fc9d730 <e30630> {e38} @dt=0x56499f7ca7d0@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x56499fc9d800 <e30619> {e38} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x56499fc9d940 <e26635> {e38} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x56499fc9daf0 <e30629> {e38} @dt=0x56499f7b4bf0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x56499fc9dca0 <e30632> {e38} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9dde0 <e4800> {e39}
    1:2:2:2:1: CONST 0x56499fc9dea0 <e30634> {e39} @dt=0x56499f7c3350@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x56499fc9e050 <e30637> {e39} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc9e110 <e30635> {e39} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc9e250 <e30636> {e39} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9e390 <e4813> {e40}
    1:2:2:2:1: CONST 0x56499fc9e450 <e30638> {e40} @dt=0x56499f7c3350@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x56499fc9e600 <e30641> {e40} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc9e6c0 <e30639> {e40} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc9e800 <e30640> {e40} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9e940 <e4826> {e41}
    1:2:2:2:1: CONST 0x56499fc9ea00 <e30642> {e41} @dt=0x56499f7c3350@(G/w6)  6'h10
    1:2:2:2:2: ASSIGN 0x56499fc9ebb0 <e30645> {e41} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc9ec70 <e30643> {e41} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc9edb0 <e30644> {e41} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9eef0 <e4839> {e42}
    1:2:2:2:1: CONST 0x56499fc9efb0 <e30646> {e42} @dt=0x56499f7c3350@(G/w6)  6'h11
    1:2:2:2:2: ASSIGN 0x56499fc9f160 <e30649> {e42} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc9f220 <e30647> {e42} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc9f360 <e30648> {e42} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9f4a0 <e4852> {e43}
    1:2:2:2:1: CONST 0x56499fc9f560 <e30650> {e43} @dt=0x56499f7c3350@(G/w6)  6'h12
    1:2:2:2:2: ASSIGN 0x56499fc9f710 <e30653> {e43} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc9f7d0 <e30651> {e43} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc9f910 <e30652> {e43} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fc9fa50 <e4865> {e44}
    1:2:2:2:1: CONST 0x56499fc9fb10 <e30654> {e44} @dt=0x56499f7c3350@(G/w6)  6'h13
    1:2:2:2:2: ASSIGN 0x56499fc9fcc0 <e30657> {e44} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fc9fd80 <e30655> {e44} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fc9fec0 <e30656> {e44} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca0000 <e4886> {e45}
    1:2:2:2:1: CONST 0x56499fca00c0 <e30658> {e45} @dt=0x56499f7c3350@(G/w6)  6'h18
    1:2:2:2:2: ASSIGN 0x56499fca0270 <e30660> {e45} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1: MULS 0x56499fca0330 <e26698> {e45} @dt=0x56499fae09c0@(G/sw64)
    1:2:2:2:2:1:1: VARREF 0x56499fca03f0 <e29105> {e45} @dt=0x56499fae09c0@(G/sw64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 [RV] <- VAR 0x56499fc96870 <e26127> {e15} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x56499fca0540 <e29109> {e45} @dt=0x56499fae09c0@(G/sw64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 [RV] <- VAR 0x56499fc96a40 <e30404> {e16} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2:2:2:2:2: VARREF 0x56499fca0690 <e30659> {e45} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56499fca07e0 <e4903> {e46}
    1:2:2:2:1: CONST 0x56499fca08a0 <e30661> {e46} @dt=0x56499f7c3350@(G/w6)  6'h19
    1:2:2:2:2: ASSIGN 0x56499fca0a50 <e30666> {e46} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1: MUL 0x56499fca0b10 <e30664> {e46} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x56499fca0bd0 <e30662> {e46} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 [RV] <- VAR 0x56499fc96c10 <e30405> {e17} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x56499fca0d20 <e30663> {e46} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 [RV] <- VAR 0x56499fc96de0 <e30406> {e18} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 VAR
    1:2:2:2:2:2: VARREF 0x56499fca0e70 <e30665> {e46} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56499fca0fc0 <e5017> {e47}
    1:2:2:2:1: CONST 0x56499fca1080 <e30667> {e47} @dt=0x56499f7c3350@(G/w6)  6'h1a
    1:2:2:2:2: ASSIGN 0x56499fca1230 <e34704> {e48} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1: CONCAT 0x56499fca12f0 <e34435> {e48} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1:1: DIVS 0x56499fca13b0 <e30670> {e48} @dt=0x56499faf0450@(G/sw32)
    1:2:2:2:2:1:1:1: VARREF 0x56499fca1470 <e30668> {e48} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x56499fca15b0 <e30669> {e48} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x56499fca16f0 <e33352> {e48} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56499fca18a0 <e30686> {e48} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x56499fca19f0 <e30709> {e49} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1: ADD 0x56499fca1ab0 <e30707> {e49} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x56499fca1b70 <e30688> {e49} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x56499fca1cc0 <e34451> {e49} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1:2:1: MODDIVS 0x56499fca1d80 <e34442> {e49} @dt=0x56499faf0450@(G/sw32)
    1:2:2:2:2:1:2:1:1: VARREF 0x56499fca1e40 <e30701> {e49} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x56499fca1f80 <e30702> {e49} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca20c0 <e30708> {e49} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56499fca2210 <e5123> {e51}
    1:2:2:2:1: CONST 0x56499fca22d0 <e30710> {e51} @dt=0x56499f7c3350@(G/w6)  6'h1b
    1:2:2:2:2: ASSIGN 0x56499fca2480 <e34707> {e52} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1: CONCAT 0x56499fca2540 <e34457> {e52} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1:1: DIV 0x56499fca2600 <e30713> {e52} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x56499fca26c0 <e30711> {e52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x56499fca2800 <e30712> {e52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x56499fca2940 <e33376> {e52} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56499fca2af0 <e30729> {e52} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x56499fca2c40 <e30752> {e53} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1: ADD 0x56499fca2d00 <e30750> {e53} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x56499fca2dc0 <e30731> {e53} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x56499fca2f10 <e34473> {e53} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1:2:1: MODDIV 0x56499fca2fd0 <e34464> {e53} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:2:1:1: VARREF 0x56499fca3090 <e30744> {e53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x56499fca31d0 <e30745> {e53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca3310 <e30751> {e53} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56499fca3460 <e5144> {e55}
    1:2:2:2:1: CONST 0x56499fca3520 <e30753> {e55} @dt=0x56499f7c3350@(G/w6)  6'h20
    1:2:2:2:2: ASSIGN 0x56499fca36d0 <e30758> {e55} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: ADD 0x56499fca3790 <e30756> {e55} @dt=0x56499faf0450@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x56499fca3850 <e30754> {e55} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56499fca3990 <e30755> {e55} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca3ad0 <e30757> {e55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca3c10 <e5161> {e56}
    1:2:2:2:1: CONST 0x56499fca3cd0 <e30759> {e56} @dt=0x56499f7c3350@(G/w6)  6'h21
    1:2:2:2:2: ASSIGN 0x56499fca3e80 <e30764> {e56} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: ADD 0x56499fca3f40 <e30762> {e56} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56499fca4000 <e30760> {e56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56499fca4140 <e30761> {e56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca4280 <e30763> {e56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca43c0 <e5182> {e57}
    1:2:2:2:1: CONST 0x56499fca4480 <e30765> {e57} @dt=0x56499f7c3350@(G/w6)  6'h22
    1:2:2:2:2: ASSIGN 0x56499fca4630 <e30770> {e57} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: SUB 0x56499fca46f0 <e30768> {e57} @dt=0x56499faf0450@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x56499fca47b0 <e30766> {e57} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56499fca48f0 <e30767> {e57} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca4a30 <e30769> {e57} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca4b70 <e5199> {e58}
    1:2:2:2:1: CONST 0x56499fca4c30 <e30771> {e58} @dt=0x56499f7c3350@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x56499fca4de0 <e30776> {e58} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: SUB 0x56499fca4ea0 <e30774> {e58} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56499fca4f60 <e30772> {e58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56499fca50a0 <e30773> {e58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca51e0 <e30775> {e58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca5320 <e5216> {e59}
    1:2:2:2:1: CONST 0x56499fca53e0 <e30777> {e59} @dt=0x56499f7c3350@(G/w6)  6'h24
    1:2:2:2:2: ASSIGN 0x56499fca5590 <e30782> {e59} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: AND 0x56499fca5650 <e30780> {e59} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56499fca5710 <e30778> {e59} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56499fca5850 <e30779> {e59} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca5990 <e30781> {e59} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca5ad0 <e5233> {e60}
    1:2:2:2:1: CONST 0x56499fca5b90 <e30783> {e60} @dt=0x56499f7c3350@(G/w6)  6'h25
    1:2:2:2:2: ASSIGN 0x56499fca5d40 <e30788> {e60} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: OR 0x56499fca5e00 <e30786> {e60} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56499fca5ec0 <e30784> {e60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56499fca6000 <e30785> {e60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca6140 <e30787> {e60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca6280 <e5250> {e61}
    1:2:2:2:1: CONST 0x56499fca6340 <e30789> {e61} @dt=0x56499f7c3350@(G/w6)  6'h26
    1:2:2:2:2: ASSIGN 0x56499fca64f0 <e30794> {e61} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: XNOR 0x56499fca65b0 <e30792> {e61} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56499fca6670 <e30790> {e61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56499fca67b0 <e30791> {e61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca68f0 <e30793> {e61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca6a30 <e5269> {e62}
    1:2:2:2:1: CONST 0x56499fca6af0 <e30795> {e62} @dt=0x56499f7c3350@(G/w6)  6'h27
    1:2:2:2:2: ASSIGN 0x56499fca6ca0 <e30801> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: NOT 0x56499fca6d60 <e30799> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: OR 0x56499fca6e20 <e30798> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x56499fca6ee0 <e30796> {e62} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x56499fca7020 <e30797> {e62} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca7160 <e30800> {e62} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca72a0 <e5363> {e63}
    1:2:2:2:1: CONST 0x56499fca7360 <e30802> {e63} @dt=0x56499f7c3350@(G/w6)  6'h2a
    1:2:2:2:2: ASSIGN 0x56499fca7510 <e30835> {e63} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: COND 0x56499fca75d0 <e30833> {e63} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: LTS 0x56499fca7690 <e30805> {e63} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x56499fca7750 <e30803> {e63} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x56499fca7890 <e30804> {e63} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x56499fca79d0 <e33424> {e63} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x56499fca7b80 <e33436> {e63} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56499fca7d30 <e30834> {e63} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca7e70 <e5454> {e64}
    1:2:2:2:1: CONST 0x56499fca7f30 <e30836> {e64} @dt=0x56499f7c3350@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x56499fca80e0 <e30869> {e64} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: COND 0x56499fca81a0 <e30867> {e64} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1:1: LT 0x56499fca8260 <e30839> {e64} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x56499fca8320 <e30837> {e64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x56499fca8460 <e30838> {e64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x56499fca85a0 <e33472> {e64} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x56499fca8750 <e33484> {e64} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56499fca8900 <e30868> {e64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca8a40 <e5504> {e65}
    1:2:2:2:1: CONST 0x56499fca8b00 <e30870> {e65} @dt=0x56499f7c3350@(G/w6)  6'h3c
    1:2:2:2:2: ASSIGN 0x56499fca8cb0 <e30888> {e65} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1: EXTEND 0x56499fca8d70 <e34489> {e65} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x56499fca8e30 <e34480> {e65} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca8f70 <e30887> {e65} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56499fca90c0 <e5554> {e66}
    1:2:2:2:1: CONST 0x56499fca9180 <e30889> {e66} @dt=0x56499f7c3350@(G/w6)  6'h3d
    1:2:2:2:2: ASSIGN 0x56499fca9330 <e30907> {e66} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1: CONCAT 0x56499fca93f0 <e34495> {e66} @dt=0x56499f87c310@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x56499fca94b0 <e30890> {e66} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x56499fca95f0 <e33508> {e66} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56499fca97a0 <e30906> {e66} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56499fca98f0 <e5567> {e67}
    1:2:2:2:1: CONST 0x56499fca99b0 <e30908> {e67} @dt=0x56499f7c3350@(G/w6)  6'h3e
    1:2:2:2:2: ASSIGN 0x56499fca9b60 <e30911> {e67} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fca9c20 <e30909> {e67} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fca9d60 <e30910> {e67} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fca9ea0 <e5580> {e68}
    1:2:2:2:1: CONST 0x56499fca9f60 <e30912> {e68} @dt=0x56499f7c3350@(G/w6)  6'h3f
    1:2:2:2:2: ASSIGN 0x56499fcaa110 <e30915> {e68} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56499fcaa1d0 <e30913> {e68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56499fcaa310 <e30914> {e68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56499fcaa450 <e5606> {e69}
    1:2:2:2:2: ASSIGN 0x56499fcaa510 <e30929> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:2:1: CONST 0x56499fcaa5d0 <e35577> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56499fcaa780 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x56499fcaa8c0 <e30943> {e71} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:1: SEL 0x56499fcaa980 <e30941> {e71} @dt=0x56499f7b4bf0@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x56499fcaaa50 <e30930> {e71} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x56499fcaaba0 <e27126> {e71} @dt=0x56499fae47e0@(G/sw6)  6'h20
    1:2:2:1:3: CONST 0x56499fcaad50 <e30940> {e71} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:2:2: VARREF 0x56499fcaaf00 <e30942> {e71} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [LV] => VAR 0x56499fc02df0 <e29880> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2: ASSIGN 0x56499fcab040 <e30957> {e72} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:1: SEL 0x56499fcab100 <e30955> {e72} @dt=0x56499f7b4bf0@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x56499fcab1d0 <e30944> {e72} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x56499fcab320 <e27173> {e72} @dt=0x56499fae47e0@(G/sw6)  6'h0
    1:2:2:1:3: CONST 0x56499fcab4d0 <e30954> {e72} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:2:2: VARREF 0x56499fcab680 <e30956> {e72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [LV] => VAR 0x56499fc02f70 <e29881> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: ASSIGNALIAS 0x56499fcab7c0 <e37294> {n3} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcab880 <e37291> {n3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x56499fcab9a0 <e37292> {n3} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__clk [LV] => VAR 0x56499fcb19a0 <e37557> {n3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56499fcabac0 <e37303> {n4} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcabb80 <e37300> {n4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x56499fbf8af0 <e29708> {c8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x56499fcabca0 <e37301> {n4} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__reset [LV] => VAR 0x56499fcb1b50 <e32523> {n4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x56499fcabdc0 <e37312> {n7} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcabe80 <e37309> {n7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2: VARREF 0x56499fcabfc0 <e37310> {n7} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__register_write_execute [LV] => VAR 0x56499fcb1d00 <e32524> {n7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x56499fcac100 <e37321> {n8} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcac1c0 <e37318> {n8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x56499fcac310 <e37319> {n8} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__memory_to_register_execute [LV] => VAR 0x56499fcb1ee0 <e32525> {n8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x56499fcac460 <e37330> {n9} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcac520 <e37327> {n9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x56499fc01470 <e29863> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x56499fcac660 <e37328> {n9} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__memory_write_execute [LV] => VAR 0x56499fcb20e0 <e32526> {n9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x56499fcac7a0 <e37339> {n10} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcac860 <e37336> {n10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x56499fc01a70 <e29867> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2: VARREF 0x56499fcac9b0 <e37337> {n10} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__HI_register_write_execute [LV] => VAR 0x56499fcb22c0 <e32527> {n10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_execute PORT
    1:2: ASSIGNALIAS 0x56499fcacb00 <e37348> {n11} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcacbc0 <e37345> {n11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x56499fc01bf0 <e29868> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2: VARREF 0x56499fcacd10 <e37346> {n11} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__LO_register_write_execute [LV] => VAR 0x56499fcb24b0 <e32528> {n11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_execute PORT
    1:2: ASSIGNALIAS 0x56499fcace60 <e37357> {n12} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcacf20 <e37354> {n12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2: VARREF 0x56499fcad080 <e37355> {n12} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x56499fcb26a0 <e32529> {n12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: ASSIGNALIAS 0x56499fcad1e0 <e37366> {n13} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcad2a0 <e37363> {n13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x56499fc02070 <e29871> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2: VARREF 0x56499fcad3e0 <e37364> {n13} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__j_instruction_execute [LV] => VAR 0x56499fcb28b0 <e32530> {n13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_execute PORT
    1:2: ASSIGNALIAS 0x56499fcad520 <e37375> {n14} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcad5e0 <e37372> {n14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x56499fc02370 <e29873> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2: VARREF 0x56499fcad700 <e37373> {n14} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__HALT_execute [LV] => VAR 0x56499fcb2a90 <e32531> {n14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_execute PORT
    1:2: ASSIGNALIAS 0x56499fcad820 <e37384> {n16} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcad8e0 <e37381> {n16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2: VARREF 0x56499fcada20 <e37382> {n16} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__register_write_memory [LV] => VAR 0x56499fcb2c50 <e32532> {n16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x56499fcadb60 <e37393> {n17} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcadc20 <e37390> {n17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x56499fcadd70 <e37391> {n17} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__memory_to_register_memory [LV] => VAR 0x56499fcb2e30 <e32533> {n17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x56499fcadec0 <e37402> {n18} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcadf80 <e37399> {n18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x56499fc03ff0 <e29892> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2: VARREF 0x56499fcae0c0 <e37400> {n18} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__memory_write_memory [LV] => VAR 0x56499fcb3020 <e32534> {n18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: ASSIGNALIAS 0x56499fcae200 <e37411> {n19} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcae2c0 <e37408> {n19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2: VARREF 0x56499fcae410 <e37409> {n19} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__HI_register_write_memory [LV] => VAR 0x56499fcb3200 <e32535> {n19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_memory PORT
    1:2: ASSIGNALIAS 0x56499fcae560 <e37420> {n20} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcae620 <e37417> {n20} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2: VARREF 0x56499fcae770 <e37418> {n20} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__LO_register_write_memory [LV] => VAR 0x56499fcb33f0 <e32536> {n20} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_memory PORT
    1:2: ASSIGNALIAS 0x56499fcae8c0 <e37429> {n21} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcae980 <e37426> {n21} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2: VARREF 0x56499fcaead0 <e37427> {n21} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x56499fcb35e0 <e32537> {n21} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_memory PORT
    1:2: ASSIGNALIAS 0x56499fcaec20 <e37438> {n22} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcaece0 <e37435> {n22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:2: VARREF 0x56499fcaee20 <e37436> {n22} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__j_instruction_memory [LV] => VAR 0x56499fcb37e0 <e32538> {n22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_memory PORT
    1:2: ASSIGNALIAS 0x56499fcaef60 <e37447> {n23} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcaf020 <e37444> {n23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x56499fc04770 <e29897> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2: VARREF 0x56499fcaf140 <e37445> {n23} @dt=0x56499f78d110@(G/w1)  execute_memory_register__DOT__HALT_memory [LV] => VAR 0x56499fcb39c0 <e32539> {n23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_memory PORT
    1:2: ASSIGNALIAS 0x56499fcaf260 <e37456> {n26} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcaf320 <e37453> {n26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x56499fcaf460 <e37454> {n26} @dt=0x56499f7b4bf0@(G/w32)  execute_memory_register__DOT__ALU_output_execute [LV] => VAR 0x56499fcb3b80 <e32540> {n26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: ASSIGNALIAS 0x56499fcaf5a0 <e37465> {n27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcaf660 <e37462> {n27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x56499fc02df0 <e29880> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x56499fcaf7a0 <e37463> {n27} @dt=0x56499f7b4bf0@(G/w32)  execute_memory_register__DOT__ALU_HI_output_execute [LV] => VAR 0x56499fcb3d60 <e32541> {n27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: ASSIGNALIAS 0x56499fcaf8e0 <e37474> {n28} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcaf9a0 <e37471> {n28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x56499fc02f70 <e29881> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x56499fcafae0 <e37472> {n28} @dt=0x56499f7b4bf0@(G/w32)  execute_memory_register__DOT__ALU_LO_output_execute [LV] => VAR 0x56499fcb3f40 <e32542> {n28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: ASSIGNALIAS 0x56499fcafc20 <e37483> {n29} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcafce0 <e37480> {n29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x56499fc02af0 <e29878> {c104} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:2: VARREF 0x56499fcafe20 <e37481> {n29} @dt=0x56499f7b4bf0@(G/w32)  execute_memory_register__DOT__write_data_execute [LV] => VAR 0x56499fcb4120 <e32543> {n29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: ASSIGNALIAS 0x56499fcaff60 <e37492> {n30} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fcb0020 <e37489> {n30} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2: VARREF 0x56499fcb0160 <e37490> {n30} @dt=0x56499f7ca7d0@(G/w5)  execute_memory_register__DOT__write_register_execute [LV] => VAR 0x56499fcb4300 <e32544> {n30} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x56499fcb02a0 <e37501> {n31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcb0360 <e37498> {n31} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x56499fc039f0 <e29888> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2: VARREF 0x56499fcb04b0 <e37499> {n31} @dt=0x56499f7b4bf0@(G/w32)  execute_memory_register__DOT__j_program_counter_execute [LV] => VAR 0x56499fcb44e0 <e32545> {n31} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_execute PORT
    1:2: ASSIGNALIAS 0x56499fcb0600 <e37510> {n33} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcb06c0 <e37507> {n33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56499fcb0800 <e37508> {n33} @dt=0x56499f7b4bf0@(G/w32)  execute_memory_register__DOT__ALU_output_memory [LV] => VAR 0x56499fcb46d0 <e32546> {n33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x56499fcb0940 <e37519> {n34} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcb0a00 <e37516> {n34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x56499fcb0b40 <e37517> {n34} @dt=0x56499f7b4bf0@(G/w32)  execute_memory_register__DOT__ALU_HI_output_memory [LV] => VAR 0x56499fcb48b0 <e32547> {n34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x56499fcb0c80 <e37528> {n35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcb0d40 <e37525> {n35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x56499fcb0e80 <e37526> {n35} @dt=0x56499f7b4bf0@(G/w32)  execute_memory_register__DOT__ALU_LO_output_memory [LV] => VAR 0x56499fcb4a90 <e32548> {n35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x56499fcb0fc0 <e37537> {n36} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcb1080 <e37534> {n36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x56499fc04ef0 <e29902> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2: VARREF 0x56499fcb11c0 <e37535> {n36} @dt=0x56499f7b4bf0@(G/w32)  execute_memory_register__DOT__write_data_memory [LV] => VAR 0x56499fcb4c70 <e32549> {n36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: ASSIGNALIAS 0x56499fcb1300 <e37546> {n37} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fcb13c0 <e37543> {n37} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2: VARREF 0x56499fcb1500 <e37544> {n37} @dt=0x56499f7ca7d0@(G/w5)  execute_memory_register__DOT__write_register_memory [LV] => VAR 0x56499fcb4e50 <e32550> {n37} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x56499fcb1640 <e37555> {n38} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcb1700 <e37552> {n38} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:2: VARREF 0x56499fcb1850 <e37553> {n38} @dt=0x56499f7b4bf0@(G/w32)  execute_memory_register__DOT__j_program_counter_memory [LV] => VAR 0x56499fcb5030 <e32551> {n38} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_memory PORT
    1:2: VAR 0x56499fcb19a0 <e37557> {n3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__clk PORT
    1:2: VAR 0x56499fcb1b50 <e32523> {n4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__reset PORT
    1:2: VAR 0x56499fcb1d00 <e32524> {n7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: VAR 0x56499fcb1ee0 <e32525> {n8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x56499fcb20e0 <e32526> {n9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: VAR 0x56499fcb22c0 <e32527> {n10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_execute PORT
    1:2: VAR 0x56499fcb24b0 <e32528> {n11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_execute PORT
    1:2: VAR 0x56499fcb26a0 <e32529> {n12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: VAR 0x56499fcb28b0 <e32530> {n13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_execute PORT
    1:2: VAR 0x56499fcb2a90 <e32531> {n14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_execute PORT
    1:2: VAR 0x56499fcb2c50 <e32532> {n16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: VAR 0x56499fcb2e30 <e32533> {n17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x56499fcb3020 <e32534> {n18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: VAR 0x56499fcb3200 <e32535> {n19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_memory PORT
    1:2: VAR 0x56499fcb33f0 <e32536> {n20} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_memory PORT
    1:2: VAR 0x56499fcb35e0 <e32537> {n21} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_memory PORT
    1:2: VAR 0x56499fcb37e0 <e32538> {n22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_memory PORT
    1:2: VAR 0x56499fcb39c0 <e32539> {n23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_memory PORT
    1:2: VAR 0x56499fcb3b80 <e32540> {n26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: VAR 0x56499fcb3d60 <e32541> {n27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: VAR 0x56499fcb3f40 <e32542> {n28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: VAR 0x56499fcb4120 <e32543> {n29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: VAR 0x56499fcb4300 <e32544> {n30} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: VAR 0x56499fcb44e0 <e32545> {n31} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_execute PORT
    1:2: VAR 0x56499fcb46d0 <e32546> {n33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x56499fcb48b0 <e32547> {n34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x56499fcb4a90 <e32548> {n35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x56499fcb4c70 <e32549> {n36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: VAR 0x56499fcb4e50 <e32550> {n37} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: VAR 0x56499fcb5030 <e32551> {n38} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_memory PORT
    1:2: ALWAYS 0x56499fcb5220 <e12900> {n42} [always_ff]
    1:2:1: SENTREE 0x56499fcb52e0 <e12656> {n42}
    1:2:1:1: SENITEM 0x56499fcb53a0 <e12650> {n42} [POS]
    1:2:1:1:1: VARREF 0x56499fcb5460 <e32552> {n42} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x56499fcb5580 <e12655> {n42} [POS]
    1:2:1:1:1: VARREF 0x56499fcb5640 <e32553> {n42} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x56499fcb5760 <e34884> {n43}
    1:2:2:1: VARREF 0x56499fcb5830 <e32554> {n43} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x56499fcb5950 <e34878> {n44} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcb5a10 <e32555> {n44} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcb5bc0 <e32556> {n44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory [LV] => VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb5d00 <e32560> {n45} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcb5dc0 <e32558> {n45} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcb5f70 <e32559> {n45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [LV] => VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb60c0 <e32563> {n46} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcb6180 <e32561> {n46} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcb6330 <e32562> {n46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [LV] => VAR 0x56499fc03ff0 <e29892> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb6470 <e32566> {n47} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcb6530 <e32564> {n47} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcb66e0 <e32565> {n47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [LV] => VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb6830 <e32569> {n48} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcb68f0 <e32567> {n48} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcb6aa0 <e32568> {n48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [LV] => VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb6bf0 <e32572> {n49} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcb6cb0 <e32570> {n49} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcb6e60 <e32571> {n49} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb6fb0 <e32584> {n50} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fcb7070 <e32582> {n50} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x56499fcb7220 <e32583> {n50} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [LV] => VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb7360 <e32596> {n51} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fcb7420 <e32594> {n51} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x56499fcb75d0 <e32595> {n51} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [LV] => VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb7710 <e32608> {n52} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fcb77d0 <e32606> {n52} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x56499fcb7980 <e32607> {n52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [LV] => VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb7ac0 <e32620> {n53} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fcb7b80 <e32618> {n53} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x56499fcb7d30 <e32619> {n53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [LV] => VAR 0x56499fc04ef0 <e29902> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb7e70 <e32623> {n54} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:2:1: CONST 0x56499fcb7f30 <e32621> {n54} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x56499fcb80e0 <e32622> {n54} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [LV] => VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb8220 <e32626> {n55} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcb82e0 <e32624> {n55} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcb8490 <e32625> {n55} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [LV] => VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb85d0 <e32638> {n56} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fcb8690 <e32636> {n56} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x56499fcb8840 <e32637> {n56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [LV] => VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:2:2: ASSIGNDLY 0x56499fcb8990 <e32641> {n57} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcb8a50 <e32639> {n57} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcb8c00 <e32640> {n57} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory [LV] => VAR 0x56499fc04770 <e29897> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcb8d20 <e34881> {n60} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcb8de0 <e32642> {n60} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:3:2: VARREF 0x56499fcb8f20 <e32643> {n60} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory [LV] => VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcb9060 <e32647> {n61} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcb9120 <e32645> {n61} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:3:2: VARREF 0x56499fcb9270 <e32646> {n61} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [LV] => VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcb93c0 <e32650> {n62} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcb9480 <e32648> {n62} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x56499fc01470 <e29863> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2:3:2: VARREF 0x56499fcb95c0 <e32649> {n62} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [LV] => VAR 0x56499fc03ff0 <e29892> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcb9700 <e32653> {n63} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcb97c0 <e32651> {n63} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x56499fc01a70 <e29867> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2:3:2: VARREF 0x56499fcb9910 <e32652> {n63} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [LV] => VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcb9a60 <e32656> {n64} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcb9b20 <e32654> {n64} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x56499fc01bf0 <e29868> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2:3:2: VARREF 0x56499fcb9c70 <e32655> {n64} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [LV] => VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcb9dc0 <e32659> {n65} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcb9e80 <e32657> {n65} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:3:2: VARREF 0x56499fcb9fe0 <e32658> {n65} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcba130 <e32662> {n66} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcba1f0 <e32660> {n66} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x56499fc02070 <e29871> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2:3:2: VARREF 0x56499fcba330 <e32661> {n66} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [LV] => VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcba470 <e32665> {n67} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fcba530 <e32663> {n67} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:3:2: VARREF 0x56499fcba670 <e32664> {n67} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [LV] => VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcba7b0 <e32668> {n68} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fcba870 <e32666> {n68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x56499fc02df0 <e29880> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2:3:2: VARREF 0x56499fcba9b0 <e32667> {n68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [LV] => VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcbaaf0 <e32671> {n69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fcbabb0 <e32669> {n69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x56499fc02f70 <e29881> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:2:3:2: VARREF 0x56499fcbacf0 <e32670> {n69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [LV] => VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcbae30 <e32674> {n70} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fcbaef0 <e32672> {n70} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x56499fc02af0 <e29878> {c104} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:2:3:2: VARREF 0x56499fcbb030 <e32673> {n70} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [LV] => VAR 0x56499fc04ef0 <e29902> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcbb170 <e32677> {n71} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:3:1: VARREF 0x56499fcbb230 <e32675> {n71} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:3:2: VARREF 0x56499fcbb370 <e32676> {n71} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [LV] => VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcbb4b0 <e32680> {n72} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fcbb570 <e32678> {n72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x56499fc039f0 <e29888> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2:3:2: VARREF 0x56499fcbb6c0 <e32679> {n72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [LV] => VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:2:3: ASSIGNDLY 0x56499fcbb810 <e32683> {n73} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcbb8d0 <e32681> {n73} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x56499fc02370 <e29873> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2:3:2: VARREF 0x56499fcbb9f0 <e32682> {n73} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory [LV] => VAR 0x56499fc04770 <e29897> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2: ASSIGNALIAS 0x56499fcbbb10 <e37571> {p3} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbbbd0 <e37568> {p3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x56499fcbbcf0 <e37569> {p3} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__clk [LV] => VAR 0x56499fcc0290 <e37762> {p3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56499fcbbe10 <e37580> {p4} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbbed0 <e37577> {p4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x56499fbf8af0 <e29708> {c8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x56499fcbbff0 <e37578> {p4} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__reset [LV] => VAR 0x56499fcc0440 <e32768> {p4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x56499fcbc110 <e37589> {p7} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbc1d0 <e37586> {p7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2: VARREF 0x56499fcbc310 <e37587> {p7} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__register_write_memory [LV] => VAR 0x56499fcc05f0 <e32769> {p7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x56499fcbc450 <e37598> {p8} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbc510 <e37595> {p8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x56499fcbc660 <e37596> {p8} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__memory_to_register_memory [LV] => VAR 0x56499fcc07d0 <e32770> {p8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x56499fcbc7b0 <e37607> {p9} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbc870 <e37604> {p9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2: VARREF 0x56499fcbc9c0 <e37605> {p9} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__HI_register_write_memory [LV] => VAR 0x56499fcc09d0 <e32771> {p9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_memory PORT
    1:2: ASSIGNALIAS 0x56499fcbcb10 <e37616> {p10} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbcbd0 <e37613> {p10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2: VARREF 0x56499fcbcd20 <e37614> {p10} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__LO_register_write_memory [LV] => VAR 0x56499fcc0bd0 <e32772> {p10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_memory PORT
    1:2: ASSIGNALIAS 0x56499fcbce70 <e37625> {p11} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbcf30 <e37622> {p11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x56499fc04770 <e29897> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2: VARREF 0x56499fcbd050 <e37623> {p11} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__HALT_memory [LV] => VAR 0x56499fcc0dd0 <e32773> {p11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_memory PORT
    1:2: ASSIGNALIAS 0x56499fcbd170 <e37634> {p13} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbd230 <e37631> {p13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x56499fcbd380 <e37632> {p13} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__register_write_writeback [LV] => VAR 0x56499fcc0f90 <e32774> {p13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x56499fcbd4d0 <e37643> {p14} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbd590 <e37640> {p14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x56499fcbd6e0 <e37641> {p14} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__memory_to_register_writeback [LV] => VAR 0x56499fcc1190 <e32775> {p14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: ASSIGNALIAS 0x56499fcbd830 <e37652> {p15} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbd8f0 <e37649> {p15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2: VARREF 0x56499fcbda40 <e37650> {p15} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__HI_register_write_writeback [LV] => VAR 0x56499fcc1390 <e32776> {p15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x56499fcbdb90 <e37661> {p16} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbdc50 <e37658> {p16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2: VARREF 0x56499fcbdda0 <e37659> {p16} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__LO_register_write_writeback [LV] => VAR 0x56499fcc1590 <e32777> {p16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x56499fcbdef0 <e37670> {p17} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcbdfb0 <e37667> {p17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x56499fc05970 <e29909> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:2: VARREF 0x56499fcbe0d0 <e37668> {p17} @dt=0x56499f78d110@(G/w1)  memory_writeback_register__DOT__HALT_writeback [LV] => VAR 0x56499fcc1790 <e32778> {p17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_writeback PORT
    1:2: ASSIGNALIAS 0x56499fcbe1f0 <e37679> {p20} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcbe2b0 <e37676> {p20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56499fcbe3f0 <e37677> {p20} @dt=0x56499f7b4bf0@(G/w32)  memory_writeback_register__DOT__ALU_output_memory [LV] => VAR 0x56499fcc1950 <e32779> {p20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x56499fcbe530 <e37688> {p21} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fcbe5f0 <e37685> {p21} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2: VARREF 0x56499fcbe730 <e37686> {p21} @dt=0x56499f7ca7d0@(G/w5)  memory_writeback_register__DOT__write_register_memory [LV] => VAR 0x56499fcc1b30 <e32780> {p21} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x56499fcbe870 <e37697> {p22} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcbe930 <e37694> {p22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x56499fcbea70 <e37695> {p22} @dt=0x56499f7b4bf0@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_memory [LV] => VAR 0x56499fcc1d10 <e32781> {p22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x56499fcbebb0 <e37706> {p23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcbec70 <e37703> {p23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x56499fcbedb0 <e37704> {p23} @dt=0x56499f7b4bf0@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_memory [LV] => VAR 0x56499fcc1ef0 <e32782> {p23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x56499fcbeef0 <e37715> {p24} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcbefb0 <e37712> {p24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory [RV] <- VAR 0x56499fc04d70 <e29901> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory VAR
    1:2:2: VARREF 0x56499fcbf0f0 <e37713> {p24} @dt=0x56499f7b4bf0@(G/w32)  memory_writeback_register__DOT__read_data_memory [LV] => VAR 0x56499fcc20d0 <e32783> {p24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__read_data_memory PORT
    1:2: ASSIGNALIAS 0x56499fcbf230 <e37724> {p26} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcbf2f0 <e37721> {p26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x56499fcbf430 <e37722> {p26} @dt=0x56499f7b4bf0@(G/w32)  memory_writeback_register__DOT__ALU_output_writeback [LV] => VAR 0x56499fcc22b0 <e32784> {p26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: ASSIGNALIAS 0x56499fcbf570 <e37733> {p27} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fcbf630 <e37730> {p27} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x56499fcbf780 <e37731> {p27} @dt=0x56499f7ca7d0@(G/w5)  memory_writeback_register__DOT__write_register_writeback [LV] => VAR 0x56499fcc2490 <e32785> {p27} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x56499fcbf8d0 <e37742> {p28} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcbf990 <e37739> {p28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x56499fcbfad0 <e37740> {p28} @dt=0x56499f7b4bf0@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_writeback [LV] => VAR 0x56499fcc2690 <e32786> {p28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: ASSIGNALIAS 0x56499fcbfc10 <e37751> {p29} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcbfcd0 <e37748> {p29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x56499fcbfe10 <e37749> {p29} @dt=0x56499f7b4bf0@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_writeback [LV] => VAR 0x56499fcc2870 <e32787> {p29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: ASSIGNALIAS 0x56499fcbff50 <e37760> {p30} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcc0010 <e37757> {p30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2: VARREF 0x56499fcc0150 <e37758> {p30} @dt=0x56499f7b4bf0@(G/w32)  memory_writeback_register__DOT__read_data_writeback [LV] => VAR 0x56499fcc2a50 <e32788> {p30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__read_data_writeback PORT
    1:2: VAR 0x56499fcc0290 <e37762> {p3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__clk PORT
    1:2: VAR 0x56499fcc0440 <e32768> {p4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__reset PORT
    1:2: VAR 0x56499fcc05f0 <e32769> {p7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: VAR 0x56499fcc07d0 <e32770> {p8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x56499fcc09d0 <e32771> {p9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_memory PORT
    1:2: VAR 0x56499fcc0bd0 <e32772> {p10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_memory PORT
    1:2: VAR 0x56499fcc0dd0 <e32773> {p11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_memory PORT
    1:2: VAR 0x56499fcc0f90 <e32774> {p13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: VAR 0x56499fcc1190 <e32775> {p14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: VAR 0x56499fcc1390 <e32776> {p15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_writeback PORT
    1:2: VAR 0x56499fcc1590 <e32777> {p16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_writeback PORT
    1:2: VAR 0x56499fcc1790 <e32778> {p17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_writeback PORT
    1:2: VAR 0x56499fcc1950 <e32779> {p20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x56499fcc1b30 <e32780> {p21} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: VAR 0x56499fcc1d10 <e32781> {p22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x56499fcc1ef0 <e32782> {p23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x56499fcc20d0 <e32783> {p24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__read_data_memory PORT
    1:2: VAR 0x56499fcc22b0 <e32784> {p26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: VAR 0x56499fcc2490 <e32785> {p27} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: VAR 0x56499fcc2690 <e32786> {p28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: VAR 0x56499fcc2870 <e32787> {p29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: VAR 0x56499fcc2a50 <e32788> {p30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__read_data_writeback PORT
    1:2: ALWAYS 0x56499fcc2c30 <e13776> {p33} [always_ff]
    1:2:1: SENTREE 0x56499fcc2cf0 <e13600> {p33}
    1:2:1:1: SENITEM 0x56499fcc2db0 <e13594> {p33} [POS]
    1:2:1:1:1: VARREF 0x56499fcc2e70 <e32789> {p33} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x56499fcc2f90 <e13599> {p33} [POS]
    1:2:1:1:1: VARREF 0x56499fcc3050 <e32790> {p33} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x56499fcc3170 <e34908> {p34}
    1:2:2:1: VARREF 0x56499fcc3240 <e32791> {p34} @dt=0x56499f78d110@(G/w1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x56499fcc3360 <e34902> {p35} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcc3420 <e32792> {p35} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcc35d0 <e32793> {p35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [LV] => VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fcc3720 <e32797> {p36} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcc37e0 <e32795> {p36} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcc3990 <e32796> {p36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [LV] => VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fcc3ae0 <e32800> {p37} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcc3ba0 <e32798> {p37} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcc3d50 <e32799> {p37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [LV] => VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fcc3ea0 <e32803> {p38} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcc3f60 <e32801> {p38} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcc4110 <e32802> {p38} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [LV] => VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fcc4260 <e32815> {p39} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fcc4320 <e32813> {p39} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x56499fcc44d0 <e32814> {p39} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [LV] => VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fcc4610 <e32818> {p40} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:2:1: CONST 0x56499fcc46d0 <e32816> {p40} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x56499fcc4880 <e32817> {p40} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [LV] => VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fcc49d0 <e32830> {p41} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fcc4a90 <e32828> {p41} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x56499fcc4c40 <e32829> {p41} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [LV] => VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fcc4d80 <e32842> {p42} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fcc4e40 <e32840> {p42} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x56499fcc4ff0 <e32841> {p42} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [LV] => VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fcc5130 <e32854> {p43} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:2:1: CONST 0x56499fcc51f0 <e32852> {p43} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x56499fcc53a0 <e32853> {p43} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [LV] => VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56499fcc54e0 <e32857> {p44} @dt=0x56499f78d110@(G/w1)
    1:2:2:2:1: CONST 0x56499fcc55a0 <e32855> {p44} @dt=0x56499f78d110@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56499fcc5750 <e32856> {p44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [LV] => VAR 0x56499fc05970 <e29909> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:2:3: ASSIGNDLY 0x56499fcc5870 <e34905> {p47} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcc5930 <e32858> {p47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:3:2: VARREF 0x56499fcc5a70 <e32859> {p47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [LV] => VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:3: ASSIGNDLY 0x56499fcc5bc0 <e32863> {p48} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcc5c80 <e32861> {p48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:3:2: VARREF 0x56499fcc5dd0 <e32862> {p48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [LV] => VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2:3: ASSIGNDLY 0x56499fcc5f20 <e32866> {p50} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcc5fe0 <e32864> {p50} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:3:2: VARREF 0x56499fcc6130 <e32865> {p50} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [LV] => VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:3: ASSIGNDLY 0x56499fcc6280 <e32869> {p51} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcc6340 <e32867> {p51} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:3:2: VARREF 0x56499fcc6490 <e32868> {p51} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [LV] => VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:3: ASSIGNDLY 0x56499fcc65e0 <e32872> {p53} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fcc66a0 <e32870> {p53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:3:2: VARREF 0x56499fcc67e0 <e32871> {p53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [LV] => VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x56499fcc6920 <e32875> {p54} @dt=0x56499f7ca7d0@(G/w5)
    1:2:2:3:1: VARREF 0x56499fcc69e0 <e32873> {p54} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:3:2: VARREF 0x56499fcc6b20 <e32874> {p54} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [LV] => VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:3: ASSIGNDLY 0x56499fcc6c70 <e32878> {p55} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fcc6d30 <e32876> {p55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:3:2: VARREF 0x56499fcc6e70 <e32877> {p55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [LV] => VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x56499fcc6fb0 <e32881> {p56} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fcc7070 <e32879> {p56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:3:2: VARREF 0x56499fcc71b0 <e32880> {p56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [LV] => VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x56499fcc72f0 <e32884> {p57} @dt=0x56499f7b4bf0@(G/w32)
    1:2:2:3:1: VARREF 0x56499fcc73b0 <e32882> {p57} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory [RV] <- VAR 0x56499fc04d70 <e29901> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory VAR
    1:2:2:3:2: VARREF 0x56499fcc74f0 <e32883> {p57} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [LV] => VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3: ASSIGNDLY 0x56499fcc7630 <e32887> {p58} @dt=0x56499f78d110@(G/w1)
    1:2:2:3:1: VARREF 0x56499fcc76f0 <e32885> {p58} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x56499fc04770 <e29897> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2:3:2: VARREF 0x56499fcc7810 <e32886> {p58} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [LV] => VAR 0x56499fc05970 <e29909> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2: ASSIGNALIAS 0x56499fcc7930 <e37776> {i6} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcc79f0 <e37773> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x56499fcc7b40 <e37774> {i6} @dt=0x56499f78d110@(G/w1)  writeback_mux__DOT__control [LV] => VAR 0x56499fcc8920 <e32095> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__writeback_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x56499fcc7c60 <e37785> {i7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcc7d20 <e37782> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x56499fcc7e60 <e37783> {i7} @dt=0x56499f7b4bf0@(G/w32)  writeback_mux__DOT__input_0 [LV] => VAR 0x56499fcc8ad0 <e32096> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56499fcc7f80 <e37794> {i8} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcc8040 <e37791> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2: VARREF 0x56499fcc8180 <e37792> {i8} @dt=0x56499f7b4bf0@(G/w32)  writeback_mux__DOT__input_1 [LV] => VAR 0x56499fcc8c80 <e32097> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56499fcc82a0 <e37803> {i10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: VARREF 0x56499fcc8360 <e37800> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2: VARREF 0x56499fcc84a0 <e37801> {i10} @dt=0x56499f7b4bf0@(G/w32)  writeback_mux__DOT__resolved [LV] => VAR 0x56499fcc8e30 <e32098> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__resolved PORT
    1:2: VAR 0x56499fcc85c0 <e37805> {i3} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__writeback_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56499fcc8770 <e32093> {c211} @dt=0x56499faf0450@(G/sw32)  32'sh20
    1:2: VAR 0x56499fcc8920 <e32095> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__writeback_mux__DOT__control PORT
    1:2: VAR 0x56499fcc8ad0 <e32096> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_0 PORT
    1:2: VAR 0x56499fcc8c80 <e32097> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_1 PORT
    1:2: VAR 0x56499fcc8e30 <e32098> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x56499fcc8fe0 <e32104> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1: COND 0x56499fcc90a0 <e32102> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: VARREF 0x56499fcc9160 <e32099> {i13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:1:2: VARREF 0x56499fcc92b0 <e32100> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:1:3: VARREF 0x56499fcc93f0 <e32101> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x56499fcc9530 <e32103> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [LV] => VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2: ASSIGNALIAS 0x56499fcc9670 <e37819> {h2} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcc9730 <e37816> {h2} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2: VARREF 0x56499fcc9850 <e37817> {h2} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__branch_decode [LV] => VAR 0x56499fcceab0 <e38046> {h2} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: ASSIGNALIAS 0x56499fcc9970 <e37828> {h3} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fcc9a30 <e37825> {h3} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x56499fbfc920 <e29754> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2: VARREF 0x56499fcc9b50 <e37826> {h3} @dt=0x56499f7ca7d0@(G/w5)  hazard_unit__DOT__Rs_decode [LV] => VAR 0x56499fccec60 <e31842> {h3} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x56499fcc9c70 <e37837> {h4} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fcc9d30 <e37834> {h4} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2: VARREF 0x56499fcc9e50 <e37835> {h4} @dt=0x56499f7ca7d0@(G/w5)  hazard_unit__DOT__Rt_decode [LV] => VAR 0x56499fccee10 <e31843> {h4} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x56499fcc9f70 <e37846> {h5} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fcca030 <e37843> {h5} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2: VARREF 0x56499fcca150 <e37844> {h5} @dt=0x56499f7ca7d0@(G/w5)  hazard_unit__DOT__Rs_execute [LV] => VAR 0x56499fccefc0 <e31844> {h5} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x56499fcca270 <e37855> {h6} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fcca330 <e37852> {h6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2: VARREF 0x56499fcca450 <e37853> {h6} @dt=0x56499f7ca7d0@(G/w5)  hazard_unit__DOT__Rt_execute [LV] => VAR 0x56499fccf170 <e31845> {h6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x56499fcca570 <e37864> {h7} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fcca630 <e37861> {h7} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2: VARREF 0x56499fcca770 <e37862> {h7} @dt=0x56499f7ca7d0@(G/w5)  hazard_unit__DOT__write_register_execute [LV] => VAR 0x56499fccf320 <e31846> {h7} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x56499fcca8b0 <e37873> {h8} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcca970 <e37870> {h8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x56499fccaac0 <e37871> {h8} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__memory_to_register_execute [LV] => VAR 0x56499fccf500 <e31847> {h8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x56499fccac10 <e37882> {h9} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccacd0 <e37879> {h9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2: VARREF 0x56499fccae10 <e37880> {h9} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__register_write_execute [LV] => VAR 0x56499fccf6f0 <e31848> {h9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x56499fccaf50 <e37891> {h10} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fccb010 <e37888> {h10} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2: VARREF 0x56499fccb150 <e37889> {h10} @dt=0x56499f7ca7d0@(G/w5)  hazard_unit__DOT__write_register_memory [LV] => VAR 0x56499fccf8d0 <e31849> {h10} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x56499fccb290 <e37900> {h11} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccb350 <e37897> {h11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x56499fccb4a0 <e37898> {h11} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__memory_to_register_memory [LV] => VAR 0x56499fccfaa0 <e31850> {h11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x56499fccb5f0 <e37909> {h12} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccb6b0 <e37906> {h12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2: VARREF 0x56499fccb7f0 <e37907> {h12} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__register_write_memory [LV] => VAR 0x56499fccfc90 <e31851> {h12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x56499fccb930 <e37918> {h13} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1: VARREF 0x56499fccb9f0 <e37915> {h13} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x56499fccbb40 <e37916> {h13} @dt=0x56499f7ca7d0@(G/w5)  hazard_unit__DOT__write_register_writeback [LV] => VAR 0x56499fccfe60 <e31852> {h13} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x56499fccbc90 <e37927> {h14} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccbd50 <e37924> {h14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x56499fccbea0 <e37925> {h14} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__register_write_writeback [LV] => VAR 0x56499fcd0050 <e31853> {h14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x56499fccbff0 <e37936> {h15} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccc0b0 <e37933> {h15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2: VARREF 0x56499fccc210 <e37934> {h15} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x56499fcd0240 <e31854> {h15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: ASSIGNALIAS 0x56499fccc370 <e37945> {h16} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccc430 <e37942> {h16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2: VARREF 0x56499fccc580 <e37943> {h16} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__HI_register_write_memory [LV] => VAR 0x56499fcd0450 <e31855> {h16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_memory PORT
    1:2: ASSIGNALIAS 0x56499fccc6d0 <e37954> {h17} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccc790 <e37951> {h17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2: VARREF 0x56499fccc8e0 <e37952> {h17} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__LO_register_write_memory [LV] => VAR 0x56499fcd0640 <e31856> {h17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_memory PORT
    1:2: ASSIGNALIAS 0x56499fccca30 <e37963> {h18} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcccaf0 <e37960> {h18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2: VARREF 0x56499fcccc40 <e37961> {h18} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__LO_register_write_writeback [LV] => VAR 0x56499fcd0830 <e31857> {h18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x56499fcccd90 <e37972> {h19} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccce50 <e37969> {h19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2: VARREF 0x56499fcccfa0 <e37970> {h19} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__HI_register_write_writeback [LV] => VAR 0x56499fcd0a20 <e31858> {h19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x56499fccd0f0 <e37981> {h20} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccd1b0 <e37978> {h20} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2: VARREF 0x56499fccd2f0 <e37979> {h20} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__using_HI_LO_execute [LV] => VAR 0x56499fcd0c10 <e31859> {h20} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__using_HI_LO_execute PORT
    1:2: ASSIGNALIAS 0x56499fccd430 <e37990> {h22} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccd4f0 <e37987> {h22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x56499fc063f0 <e29916> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2: VARREF 0x56499fccd610 <e37988> {h22} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__stall_fetch [LV] => VAR 0x56499fcd0de0 <e31860> {h22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: ASSIGNALIAS 0x56499fccd730 <e37999> {h23} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccd7f0 <e37996> {h23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2: VARREF 0x56499fccd910 <e37997> {h23} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__stall_decode [LV] => VAR 0x56499fcd0f90 <e31861> {h23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: ASSIGNALIAS 0x56499fccda30 <e38008> {h24} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccdaf0 <e38005> {h24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_A_decode [RV] <- VAR 0x56499fc066f0 <e29918> {c155} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2:2: VARREF 0x56499fccdc30 <e38006> {h24} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__forward_register_file_output_A_decode [LV] => VAR 0x56499fcd1140 <e31862> {h24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_decode PORT
    1:2: ASSIGNALIAS 0x56499fccdd80 <e38017> {h25} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fccde40 <e38014> {h25} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_B_decode [RV] <- VAR 0x56499fc06870 <e29919> {c156} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2:2: VARREF 0x56499fccdf80 <e38015> {h25} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__forward_register_file_output_B_decode [LV] => VAR 0x56499fcd1330 <e31863> {h25} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_decode PORT
    1:2: ASSIGNALIAS 0x56499fcce0d0 <e38026> {h26} @dt=0x56499f78d110@(G/w1)
    1:2:1: VARREF 0x56499fcce190 <e38023> {h26} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x56499fcce2d0 <e38024> {h26} @dt=0x56499f78d110@(G/w1)  hazard_unit__DOT__flush_execute_register [LV] => VAR 0x56499fcd1520 <e31864> {h26} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: ASSIGNALIAS 0x56499fcce410 <e38035> {h27} @dt=0x56499f80f070@(G/w3)
    1:2:1: VARREF 0x56499fcce4d0 <e38032> {h27} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x56499fcce610 <e38033> {h27} @dt=0x56499f80f070@(G/w3)  hazard_unit__DOT__forward_register_file_output_A_execute [LV] => VAR 0x56499fcd1700 <e31865> {h27} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_execute PORT
    1:2: ASSIGNALIAS 0x56499fcce760 <e38044> {h28} @dt=0x56499f80f070@(G/w3)
    1:2:1: VARREF 0x56499fcce820 <e38041> {h28} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x56499fcce960 <e38042> {h28} @dt=0x56499f80f070@(G/w3)  hazard_unit__DOT__forward_register_file_output_B_execute [LV] => VAR 0x56499fcd1900 <e31866> {h28} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_execute PORT
    1:2: VAR 0x56499fcceab0 <e38046> {h2} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: VAR 0x56499fccec60 <e31842> {h3} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: VAR 0x56499fccee10 <e31843> {h4} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: VAR 0x56499fccefc0 <e31844> {h5} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: VAR 0x56499fccf170 <e31845> {h6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: VAR 0x56499fccf320 <e31846> {h7} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: VAR 0x56499fccf500 <e31847> {h8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: VAR 0x56499fccf6f0 <e31848> {h9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: VAR 0x56499fccf8d0 <e31849> {h10} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: VAR 0x56499fccfaa0 <e31850> {h11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: VAR 0x56499fccfc90 <e31851> {h12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: VAR 0x56499fccfe60 <e31852> {h13} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: VAR 0x56499fcd0050 <e31853> {h14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: VAR 0x56499fcd0240 <e31854> {h15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: VAR 0x56499fcd0450 <e31855> {h16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_memory PORT
    1:2: VAR 0x56499fcd0640 <e31856> {h17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_memory PORT
    1:2: VAR 0x56499fcd0830 <e31857> {h18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_writeback PORT
    1:2: VAR 0x56499fcd0a20 <e31858> {h19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_writeback PORT
    1:2: VAR 0x56499fcd0c10 <e31859> {h20} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__using_HI_LO_execute PORT
    1:2: VAR 0x56499fcd0de0 <e31860> {h22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: VAR 0x56499fcd0f90 <e31861> {h23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: VAR 0x56499fcd1140 <e31862> {h24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_decode PORT
    1:2: VAR 0x56499fcd1330 <e31863> {h25} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_decode PORT
    1:2: VAR 0x56499fcd1520 <e31864> {h26} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: VAR 0x56499fcd1700 <e31865> {h27} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_execute PORT
    1:2: VAR 0x56499fcd1900 <e31866> {h28} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_execute PORT
    1:2: VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2: ALWAYS 0x56499fcd1e60 <e9884> {h34} [always_comb]
    1:2:2: ASSIGN 0x56499fcd2960 <e44082> {h37} @dt=0x56499f80f070@(G/w3)
    1:2:2:1: COND 0x56499fcfeba0 <e44080> {h37} @dt=0x56499f80f070@(G/w3)
    1:2:2:1:1: AND 0x56499fcd1ff0 <e44076> {h36} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1: AND 0x56499fcd20b0 <e33740> {h36} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x56499fcd2170 <e33730> {h36} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x56499fcd2230 <e33724> {h36} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x56499fcd23e0 <e33716> {h36} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:1:1:1:2: EQ 0x56499fcd2500 <e33731> {h36} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x56499fcd25c0 <e31882> {h36} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:1:1:1:2:2: VARREF 0x56499fcd26e0 <e31883> {h36} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:1:2: VARREF 0x56499fcd2820 <e33741> {h36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:1:2: CONST 0x56499fcd2a20 <e44077> {h37} @dt=0x56499f80f070@(G/w3)  3'h2
    1:2:2:1:3: COND 0x56499fcff2e0 <e44078> {h39} @dt=0x56499f80f070@(G/w3)
    1:2:2:1:3:1: AND 0x56499fcd2de0 <e44060> {h38} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x56499fcd2ea0 <e33750> {h38} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:1:3:1:2: VARREF 0x56499fcd2fe0 <e33751> {h38} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:1:3:2: CONST 0x56499fcd31f0 <e44061> {h39} @dt=0x56499f80f070@(G/w3)  3'h4
    1:2:2:1:3:3: COND 0x56499fcfef40 <e44062> {h41} @dt=0x56499f80f070@(G/w3)
    1:2:2:1:3:3:1: AND 0x56499fcd35b0 <e44044> {h40} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:3:1:1: AND 0x56499fcd3670 <e33789> {h40} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:3:1:1:1: NEQ 0x56499fcd3730 <e33779> {h40} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:3:1:1:1:1: CONST 0x56499fcd37f0 <e33773> {h40} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:1:3:3:1:1:1:2: VARREF 0x56499fcd39a0 <e33765> {h40} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:1:3:3:1:1:2: EQ 0x56499fcd3ac0 <e33780> {h40} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x56499fcd3b80 <e31910> {h40} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:1:3:3:1:1:2:2: VARREF 0x56499fcd3ca0 <e31911> {h40} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:1:3:3:1:2: VARREF 0x56499fcd3df0 <e33790> {h40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:1:3:3:2: CONST 0x56499fcd4000 <e44045> {h41} @dt=0x56499f80f070@(G/w3)  3'h1
    1:2:2:1:3:3:3: COND 0x56499fd056c0 <e44046> {h43} @dt=0x56499f80f070@(G/w3)
    1:2:2:1:3:3:3:1: AND 0x56499fcd43c0 <e44028> {h42} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:3:3:1:1: VARREF 0x56499fcd4480 <e33799> {h42} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:1:3:3:3:1:2: VARREF 0x56499fcd45c0 <e33800> {h42} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:1:3:3:3:2: CONST 0x56499fcd47d0 <e44029> {h43} @dt=0x56499f80f070@(G/w3)  3'h3
    1:2:2:1:3:3:3:3: CONST 0x56499fcd4b80 <e44030> {h45} @dt=0x56499f80f070@(G/w3)  3'h0
    1:2:2:2: VARREF 0x56499fcd2bd0 <e31889> {h37} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2: ASSIGN 0x56499fcd58b0 <e44147> {h49} @dt=0x56499f80f070@(G/w3)
    1:2:2:1: COND 0x56499fcfe1a0 <e44144> {h49} @dt=0x56499f80f070@(G/w3)
    1:2:2:1:1: AND 0x56499fcd4f40 <e44140> {h48} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1: AND 0x56499fcd5000 <e33838> {h48} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x56499fcd50c0 <e33828> {h48} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x56499fcd5180 <e33822> {h48} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x56499fcd5330 <e33814> {h48} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:1:1:2: EQ 0x56499fcd5450 <e33829> {h48} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x56499fcd5510 <e31941> {h48} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:1:1:2:2: VARREF 0x56499fcd5630 <e31942> {h48} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:1:2: VARREF 0x56499fcd5770 <e33839> {h48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:1:2: CONST 0x56499fcd5970 <e44141> {h49} @dt=0x56499f80f070@(G/w3)  3'h2
    1:2:2:1:3: COND 0x56499fd074d0 <e44142> {h51} @dt=0x56499f80f070@(G/w3)
    1:2:2:1:3:1: AND 0x56499fcd5d30 <e44124> {h50} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x56499fcd5df0 <e33848> {h50} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:1:3:1:2: VARREF 0x56499fcd5f30 <e33849> {h50} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:1:3:2: CONST 0x56499fcd6140 <e44125> {h51} @dt=0x56499f80f070@(G/w3)  3'h4
    1:2:2:1:3:3: COND 0x56499fd03a50 <e44126> {h53} @dt=0x56499f80f070@(G/w3)
    1:2:2:1:3:3:1: AND 0x56499fcd6500 <e44108> {h52} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:3:1:1: AND 0x56499fcd65c0 <e33887> {h52} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:3:1:1:1: NEQ 0x56499fcd6680 <e33877> {h52} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:3:1:1:1:1: CONST 0x56499fcd6740 <e33871> {h52} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:1:3:3:1:1:1:2: VARREF 0x56499fcd68f0 <e33863> {h52} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:3:3:1:1:2: EQ 0x56499fcd6a10 <e33878> {h52} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x56499fcd6ad0 <e31969> {h52} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:3:3:1:1:2:2: VARREF 0x56499fcd6bf0 <e31970> {h52} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:1:3:3:1:2: VARREF 0x56499fcd6d40 <e33888> {h52} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:1:3:3:2: CONST 0x56499fcd6f50 <e44109> {h53} @dt=0x56499f80f070@(G/w3)  3'h1
    1:2:2:1:3:3:3: COND 0x56499fd00950 <e44110> {h55} @dt=0x56499f80f070@(G/w3)
    1:2:2:1:3:3:3:1: AND 0x56499fcd7310 <e44092> {h54} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:3:3:3:1:1: VARREF 0x56499fcd73d0 <e33897> {h54} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:1:3:3:3:1:2: VARREF 0x56499fcd7510 <e33898> {h54} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:1:3:3:3:2: CONST 0x56499fcd7720 <e44093> {h55} @dt=0x56499f80f070@(G/w3)  3'h3
    1:2:2:1:3:3:3:3: CONST 0x56499fcd7ad0 <e44094> {h57} @dt=0x56499f80f070@(G/w3)  3'h0
    1:2:2:2: VARREF 0x56499fcd5b20 <e31948> {h49} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2: ASSIGN 0x56499fcd7dc0 <e31997> {h62} @dt=0x56499f78d110@(G/w1)
    1:2:2:1: AND 0x56499fcd7e80 <e33921> {h62} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1: OR 0x56499fcd7f40 <e33917> {h62} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1: EQ 0x56499fcd8000 <e33907> {h62} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x56499fcd80c0 <e31987> {h62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x56499fbfc920 <e29754> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:1:2: VARREF 0x56499fcd81e0 <e31988> {h62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:1:2: EQ 0x56499fcd8300 <e33908> {h62} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56499fcd83c0 <e31990> {h62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x56499fcd84e0 <e31991> {h62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:2: VARREF 0x56499fcd8600 <e33918> {h62} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:2: VARREF 0x56499fcd8750 <e31996> {h62} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2: ASSIGN 0x56499fcd88a0 <e32018> {h67} @dt=0x56499f78d110@(G/w1)
    1:2:2:1: AND 0x56499fcd8960 <e33960> {h67} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1: AND 0x56499fcd8a20 <e33956> {h67} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1: NEQ 0x56499fcd8ae0 <e33946> {h67} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1:1: CONST 0x56499fcd8ba0 <e33940> {h67} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x56499fcd8d50 <e33932> {h67} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x56499fbfc920 <e29754> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:2: EQ 0x56499fcd8e70 <e33947> {h67} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56499fcd8f30 <e32011> {h67} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x56499fbfc920 <e29754> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: VARREF 0x56499fcd9050 <e32012> {h67} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x56499fcd9190 <e33957> {h67} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x56499fcd92d0 <e32017> {h67} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_A_decode [LV] => VAR 0x56499fc066f0 <e29918> {c155} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2:2: ASSIGN 0x56499fcd9410 <e32039> {h68} @dt=0x56499f78d110@(G/w1)
    1:2:2:1: AND 0x56499fcd94d0 <e33999> {h68} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1: AND 0x56499fcd9590 <e33995> {h68} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1: NEQ 0x56499fcd9650 <e33985> {h68} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1:1: CONST 0x56499fcd9710 <e33979> {h68} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x56499fcd98c0 <e33971> {h68} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:1:2: EQ 0x56499fcd99e0 <e33986> {h68} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56499fcd9aa0 <e32032> {h68} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x56499fcd9bc0 <e32033> {h68} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x56499fcd9d00 <e33996> {h68} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x56499fcd9e40 <e32038> {h68} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_B_decode [LV] => VAR 0x56499fc06870 <e29919> {c156} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2:2: ASSIGN 0x56499fcd9f80 <e32064> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1: OR 0x56499fcda040 <e34069> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1: AND 0x56499fcda100 <e34065> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1: AND 0x56499fcda1c0 <e34025> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x56499fcda280 <e34005> {h70} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:1:1:1:2: VARREF 0x56499fcda3a0 <e34006> {h70} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:1:1:2: OR 0x56499fcda4e0 <e34026> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:2:1: EQ 0x56499fcda5a0 <e34015> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x56499fcda660 <e32043> {h70} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:1:1:2:1:2: VARREF 0x56499fcda7a0 <e32044> {h70} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x56499fbfc920 <e29754> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: EQ 0x56499fcda8c0 <e34016> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:2:2:1: VARREF 0x56499fcda980 <e32046> {h70} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:1:1:2:2:2: VARREF 0x56499fcdaac0 <e32047> {h70} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:2: AND 0x56499fcdabe0 <e34066> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:2:1: AND 0x56499fcdaca0 <e34055> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x56499fcdad60 <e34035> {h70} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:1:2:1:2: VARREF 0x56499fcdae80 <e34036> {h70} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:1:2:2: OR 0x56499fcdafd0 <e34056> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:2:2:1: EQ 0x56499fcdb090 <e34045> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fcdb150 <e32054> {h70} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2:2:1:2: VARREF 0x56499fcdb290 <e32055> {h70} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x56499fbfc920 <e29754> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:2:2:2: EQ 0x56499fcdb3b0 <e34046> {h70} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:2:2:2:1: VARREF 0x56499fcdb470 <e32057> {h70} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2:2:2:2: VARREF 0x56499fcdb5b0 <e32058> {h70} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x56499fbfd980 <e29782> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2: VARREF 0x56499fcdb6d0 <e32063> {h70} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2: ASSIGN 0x56499fcdb820 <e32071> {h73} @dt=0x56499f78d110@(G/w1)
    1:2:2:1: OR 0x56499fcdb8e0 <e34089> {h73} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1: OR 0x56499fcdb9a0 <e34085> {h73} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1: VARREF 0x56499fcdba60 <e34075> {h73} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:1:2: VARREF 0x56499fcdbbb0 <e34076> {h73} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:1:2: VARREF 0x56499fcdbd00 <e34086> {h73} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:2: VARREF 0x56499fcdbe60 <e32070> {h73} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch [LV] => VAR 0x56499fc063f0 <e29916> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2: ASSIGN 0x56499fcdbf80 <e32078> {h74} @dt=0x56499f78d110@(G/w1)
    1:2:2:1: OR 0x56499fcdc040 <e34109> {h74} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1: OR 0x56499fcdc100 <e34105> {h74} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1:1: VARREF 0x56499fcdc1c0 <e34095> {h74} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:1:2: VARREF 0x56499fcdc310 <e34096> {h74} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:1:2: VARREF 0x56499fcdc460 <e34106> {h74} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:2: VARREF 0x56499fcdc5c0 <e32077> {h74} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode [LV] => VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2: ASSIGN 0x56499fcdc6e0 <e32083> {h75} @dt=0x56499f78d110@(G/w1)
    1:2:2:1: OR 0x56499fcdc7a0 <e34119> {h75} @dt=0x56499f78d110@(G/w1)
    1:2:2:1:1: VARREF 0x56499fcdc860 <e34115> {h75} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:2: VARREF 0x56499fcdc9b0 <e34116> {h75} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2: VARREF 0x56499fcdcb00 <e32082> {h75} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [LV] => VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2: INITIAL 0x56499fd02c50 <e43941> {l4}
    1:2:1: ASSIGN 0x56499fd02b90 <e43939> {l4} @dt=0x56499f78d110@(G/w1)
    1:2:1:1: CONST 0x56499fc15140 <e43937> {c179} @dt=0x56499f78d110@(G/w1)  1'h1
    1:2:1:2: VARREF 0x56499fc152b0 <e43938> {l4} @dt=0x56499f78d110@(G/w1)  register_file__DOT__pipelined [LV] => VAR 0x56499fc17f50 <e32181> {l4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__pipelined PORT
    1:2: INITIAL 0x56499fd03000 <e43966> {d3}
    1:2:1: ASSIGN 0x56499fd02f40 <e43964> {d3} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: CONST 0x56499fc208f0 <e43962> {c207} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:1:2: VARREF 0x56499fc20a60 <e43963> {d3} @dt=0x56499f7b4bf0@(G/w32)  plus_four_adder__DOT__b [LV] => VAR 0x56499fc21000 <e30390> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__b PORT
    1:2: INITIAL 0x56499fd032f0 <e43982> {o11}
    1:2:1: ASSIGN 0x56499fd03230 <e43980> {o11} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: CONST 0x56499fc260d0 <e43978> {c230} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:1:2: VARREF 0x56499fc26240 <e43979> {o11} @dt=0x56499f7b4bf0@(G/w32)  fetch_decode_register__DOT__instruction_fetch [LV] => VAR 0x56499fc27260 <e32690> {o11} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_fetch PORT
    1:2: INITIAL 0x56499fd035e0 <e43994> {d3}
    1:2:1: ASSIGN 0x56499fd03520 <e43992> {d3} @dt=0x56499f7b4bf0@(G/w32)
    1:2:1:1: CONST 0x56499fc84ef0 <e43990> {c328} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:1:2: VARREF 0x56499fc850a0 <e43991> {d3} @dt=0x56499f7b4bf0@(G/w32)  plus_four_adder_execute__DOT__a [LV] => VAR 0x56499fc85820 <e37012> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__a PORT
    1:2: INITIAL 0x56499fd038d0 <e44006> {j9}
    1:2:1: ASSIGN 0x56499fd03810 <e44004> {j9} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1:1: CONST 0x56499fc86cf0 <e44002> {c337} @dt=0x56499f7ca7d0@(G/w5)  5'h1f
    1:2:1:2: VARREF 0x56499fc86ea0 <e44003> {j9} @dt=0x56499f7ca7d0@(G/w5)  write_register_execute_mux__DOT__input_2 [LV] => VAR 0x56499fc87f20 <e32119> {j9} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_2 PORT
    1:2: INITIAL 0x56499fcf38c0 <e44018> {j10}
    1:2:1: ASSIGN 0x56499fd03990 <e44016> {j10} @dt=0x56499f7ca7d0@(G/w5)
    1:2:1:1: CONST 0x56499fc87080 <e44014> {c338} @dt=0x56499f7ca7d0@(G/w5)  5'h0
    1:2:1:2: VARREF 0x56499fc87230 <e44015> {j10} @dt=0x56499f7ca7d0@(G/w5)  write_register_execute_mux__DOT__input_3 [LV] => VAR 0x56499fc880e0 <e32120> {j10} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_3 PORT
    3: TYPETABLE 0x56499f7795f0 <e2> {a0}
		detailed  ->  BASICDTYPE 0x56499f78d110 <e27213> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56499fb05980 <e34147> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56499f7c08b0 <e27324> {c38} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x56499f80f070 <e28267> {c158} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x56499f7b83d0 <e27255> {c19} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x56499faea470 <e28488> {c271} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x56499f7ca7d0 <e27451> {c59} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56499fab2600 <e22211> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56499f7c3350 <e27346> {c42} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56499fae47e0 <e27117> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56499f7d2c20 <e27726> {c67} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x56499f7d4ad0 <e27780> {c69} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x56499f81b5a0 <e2488> {c207} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x56499f7b4bf0 <e27222> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499faf0450 <e29966> {c207} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f87c310 <e26126> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x56499fae09c0 <e26674> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499f81b5a0 <e2488> {c207} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: UNPACKARRAYDTYPE 0x56499f9991d0 <e22121> {l13} @dt=this@(w32)u[31:0] refdt=0x56499f7b4bf0(G/w32) [31:0]
    3:1:2: RANGE 0x56499f998bd0 <e10718> {l13}
    3:1:2:2: CONST 0x56499faf7680 <e32205> {l13} @dt=0x56499faf0450@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x56499faf78d0 <e32215> {l13} @dt=0x56499faf0450@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x56499fab2600 <e22211> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f87c310 <e26126> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499fae09c0 <e26674> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499fae47e0 <e27117> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f78d110 <e27213> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56499f7b4bf0 <e27222> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7b83d0 <e27255> {c19} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x56499f7c08b0 <e27324> {c38} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f7c3350 <e27346> {c42} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f7ca7d0 <e27451> {c59} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7d2c20 <e27726> {c67} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56499f7d4ad0 <e27780> {c69} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x56499f80f070 <e28267> {c158} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x56499faea470 <e28488> {c271} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x56499faf0450 <e29966> {c207} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fb05980 <e34147> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
