

================================================================
== Vitis HLS Report for 'mod_inverse'
================================================================
* Date:           Thu Dec 12 16:35:24 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      265|    33793|  2.650 us|  0.338 ms|  265|  33793|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_multi_stage_mul_x0_fu_91  |multi_stage_mul_x0  |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- MOD_INVERSE  |      264|    33792|       264|          -|          -|  1 ~ 128|        no|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    474|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1956|   1308|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    776|    -|
|Register         |        -|    -|     913|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2869|   2558|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_multi_stage_mul_x0_fu_91        |multi_stage_mul_x0              |        0|   0|  398|  370|    0|
    |udiv_128ns_128ns_128_132_seq_1_U9   |udiv_128ns_128ns_128_132_seq_1  |        0|   0|  779|  469|    0|
    |urem_128ns_128ns_128_132_seq_1_U10  |urem_128ns_128ns_128_132_seq_1  |        0|   0|  779|  469|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   0| 1956| 1308|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln142_fu_185_p2     |         +|   0|  0|  135|         128|         128|
    |i_6_fu_125_p2           |         +|   0|  0|   15|           8|           1|
    |x0_V_2_fu_203_p2        |         -|   0|  0|  136|         129|         129|
    |icmp_ln1039_fu_144_p2   |      icmp|   0|  0|   49|         127|           1|
    |icmp_ln126_fu_119_p2    |      icmp|   0|  0|   11|           8|           9|
    |select_ln142_fu_190_p3  |    select|   0|  0|  128|           1|         128|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  474|         401|         396|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |a_buf_0_fu_46  |    9|          2|  128|        256|
    |ap_NS_fsm      |  722|        135|    1|        135|
    |ap_return      |    9|          2|  128|        256|
    |i_fu_42        |    9|          2|    8|         16|
    |ret_V_5_fu_50  |    9|          2|  128|        256|
    |x0_V_3_reg_78  |    9|          2|  129|        258|
    |x1_V_reg_66    |    9|          2|  129|        258|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  776|        147|  651|       1435|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |a_buf_0_fu_46                              |  128|   0|  128|          0|
    |ap_CS_fsm                                  |  134|   0|  134|          0|
    |ap_return_preg                             |  128|   0|  128|          0|
    |grp_multi_stage_mul_x0_fu_91_ap_start_reg  |    1|   0|    1|          0|
    |i_fu_42                                    |    8|   0|    8|          0|
    |ret_V_5_fu_50                              |  128|   0|  128|          0|
    |ret_V_reg_250                              |  128|   0|  128|          0|
    |x0_V_3_reg_78                              |  129|   0|  129|          0|
    |x1_V_reg_66                                |  129|   0|  129|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  913|   0|  913|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_return  |  out|  128|  ap_ctrl_hs|   mod_inverse|  return value|
|a          |   in|  128|     ap_none|             a|        scalar|
|mod_r      |   in|  128|     ap_none|         mod_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

