
ProyectoFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a40  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c38  08009be0  08009be0  0000abe0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a818  0800a818  0000c204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a818  0800a818  0000b818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a820  0800a820  0000c204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a820  0800a820  0000b820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a824  0800a824  0000b824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  0800a828  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c204  2**0
                  CONTENTS
 10 .bss          00000308  20000204  20000204  0000c204  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000050c  2000050c  0000c204  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f3ed  00000000  00000000  0000c234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f30  00000000  00000000  0001b621  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dc0  00000000  00000000  0001d558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aff  00000000  00000000  0001e318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021a8e  00000000  00000000  0001ee17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010692  00000000  00000000  000408a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd01c  00000000  00000000  00050f37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011df53  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004d8c  00000000  00000000  0011df98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000091  00000000  00000000  00122d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000204 	.word	0x20000204
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009bc8 	.word	0x08009bc8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000208 	.word	0x20000208
 80001dc:	08009bc8 	.word	0x08009bc8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2uiz>:
 8000b88:	004a      	lsls	r2, r1, #1
 8000b8a:	d211      	bcs.n	8000bb0 <__aeabi_d2uiz+0x28>
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d211      	bcs.n	8000bb6 <__aeabi_d2uiz+0x2e>
 8000b92:	d50d      	bpl.n	8000bb0 <__aeabi_d2uiz+0x28>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d40e      	bmi.n	8000bbc <__aeabi_d2uiz+0x34>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_d2uiz+0x3a>
 8000bbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0000 	mov.w	r0, #0
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff4b 	bl	8000b0c <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fcc1 	bl	8000628 <__aeabi_dmul>
 8000ca6:	f7ff ff6f 	bl	8000b88 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc42 	bl	8000534 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fcb8 	bl	8000628 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff fafa 	bl	80002b8 <__aeabi_dsub>
 8000cc4:	f7ff ff60 	bl	8000b88 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <debug_printf>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


static void debug_printf(const char *fmt, ...)
{
 8000cd4:	b40f      	push	{r0, r1, r2, r3}
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b0b2      	sub	sp, #200	@ 0xc8
 8000cda:	af00      	add	r7, sp, #0
    char buf[192]; // un poco m√°s grande para logs con varios campos
    va_list args;
    va_start(args, fmt);
 8000cdc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ce0:	607b      	str	r3, [r7, #4]
    vsnprintf(buf, sizeof(buf), fmt, args);
 8000ce2:	f107 0008 	add.w	r0, r7, #8
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8000cec:	21c0      	movs	r1, #192	@ 0xc0
 8000cee:	f005 ff8d 	bl	8006c0c <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), 20);
 8000cf2:	f107 0308 	add.w	r3, r7, #8
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff fa7c 	bl	80001f4 <strlen>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	b29a      	uxth	r2, r3
 8000d00:	f107 0108 	add.w	r1, r7, #8
 8000d04:	2314      	movs	r3, #20
 8000d06:	4805      	ldr	r0, [pc, #20]	@ (8000d1c <debug_printf+0x48>)
 8000d08:	f005 f96c 	bl	8005fe4 <HAL_UART_Transmit>
}
 8000d0c:	bf00      	nop
 8000d0e:	37c8      	adds	r7, #200	@ 0xc8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000d16:	b004      	add	sp, #16
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	200002c8 	.word	0x200002c8

08000d20 <Console_PrintBanner>:

static void Console_PrintBanner(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  debug_printf("\r\n===============================\r\n");
 8000d24:	480b      	ldr	r0, [pc, #44]	@ (8000d54 <Console_PrintBanner+0x34>)
 8000d26:	f7ff ffd5 	bl	8000cd4 <debug_printf>
  debug_printf(" Bobinador v1 (UART @115200)\r\n");
 8000d2a:	480b      	ldr	r0, [pc, #44]	@ (8000d58 <Console_PrintBanner+0x38>)
 8000d2c:	f7ff ffd2 	bl	8000cd4 <debug_printf>
  debug_printf(" Comandos: HELP, CFG?, STAT?,\r\n");
 8000d30:	480a      	ldr	r0, [pc, #40]	@ (8000d5c <Console_PrintBanner+0x3c>)
 8000d32:	f7ff ffcf 	bl	8000cd4 <debug_printf>
  debug_printf("   WIRE x, TURNS x, RPM x, DUTY x,\r\n");
 8000d36:	480a      	ldr	r0, [pc, #40]	@ (8000d60 <Console_PrintBanner+0x40>)
 8000d38:	f7ff ffcc 	bl	8000cd4 <debug_printf>
  debug_printf("   RUN, STOP, HOME\r\n");
 8000d3c:	4809      	ldr	r0, [pc, #36]	@ (8000d64 <Console_PrintBanner+0x44>)
 8000d3e:	f7ff ffc9 	bl	8000cd4 <debug_printf>
  debug_printf(" Boton B1 o RUN: HOMING -> backoff -> bobinado\r\n");
 8000d42:	4809      	ldr	r0, [pc, #36]	@ (8000d68 <Console_PrintBanner+0x48>)
 8000d44:	f7ff ffc6 	bl	8000cd4 <debug_printf>
  debug_printf("===============================\r\n\r\n");
 8000d48:	4808      	ldr	r0, [pc, #32]	@ (8000d6c <Console_PrintBanner+0x4c>)
 8000d4a:	f7ff ffc3 	bl	8000cd4 <debug_printf>
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	08009be0 	.word	0x08009be0
 8000d58:	08009c04 	.word	0x08009c04
 8000d5c:	08009c24 	.word	0x08009c24
 8000d60:	08009c44 	.word	0x08009c44
 8000d64:	08009c6c 	.word	0x08009c6c
 8000d68:	08009c84 	.word	0x08009c84
 8000d6c:	08009cb8 	.word	0x08009cb8

08000d70 <StateName>:
  int32_t abs_scaled = (scaled < 0) ? -scaled : scaled;
  debug_printf("%s%ld.%0*d\r\n", label, scaled / scale, decimals, abs_scaled % scale);
}

static const char* StateName(MachineState_t s)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
  switch (s) {
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d00a      	beq.n	8000d96 <StateName+0x26>
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	dc0a      	bgt.n	8000d9a <StateName+0x2a>
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d002      	beq.n	8000d8e <StateName+0x1e>
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d002      	beq.n	8000d92 <StateName+0x22>
 8000d8c:	e005      	b.n	8000d9a <StateName+0x2a>
    case STATE_HOMING:  return "HOMING";
 8000d8e:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <StateName+0x38>)
 8000d90:	e004      	b.n	8000d9c <StateName+0x2c>
    case STATE_IDLE:    return "IDLE";
 8000d92:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <StateName+0x3c>)
 8000d94:	e002      	b.n	8000d9c <StateName+0x2c>
    case STATE_RUNNING: return "RUNNING";
 8000d96:	4b06      	ldr	r3, [pc, #24]	@ (8000db0 <StateName+0x40>)
 8000d98:	e000      	b.n	8000d9c <StateName+0x2c>
    default:            return "?";
 8000d9a:	4b06      	ldr	r3, [pc, #24]	@ (8000db4 <StateName+0x44>)
  }
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	08009cec 	.word	0x08009cec
 8000dac:	08009cf4 	.word	0x08009cf4
 8000db0:	08009cfc 	.word	0x08009cfc
 8000db4:	08009d04 	.word	0x08009d04

08000db8 <SetState>:
static void SetState(MachineState_t new_state, const char *reason)
{
 8000db8:	b590      	push	{r4, r7, lr}
 8000dba:	b085      	sub	sp, #20
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	6039      	str	r1, [r7, #0]
 8000dc2:	71fb      	strb	r3, [r7, #7]
  MachineState_t old = g_state;
 8000dc4:	4b18      	ldr	r3, [pc, #96]	@ (8000e28 <SetState+0x70>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	73fb      	strb	r3, [r7, #15]
  if (old == new_state) return;
 8000dca:	7bfa      	ldrb	r2, [r7, #15]
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d025      	beq.n	8000e1e <SetState+0x66>
  g_state = new_state;
 8000dd2:	4a15      	ldr	r2, [pc, #84]	@ (8000e28 <SetState+0x70>)
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	7013      	strb	r3, [r2, #0]
  if (reason) {
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d00f      	beq.n	8000dfe <SetState+0x46>
    debug_printf("[STATE] %s -> %s (%s)\r\n", StateName(old), StateName(new_state), reason);
 8000dde:	7bfb      	ldrb	r3, [r7, #15]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff ffc5 	bl	8000d70 <StateName>
 8000de6:	4604      	mov	r4, r0
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff ffc0 	bl	8000d70 <StateName>
 8000df0:	4602      	mov	r2, r0
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	4621      	mov	r1, r4
 8000df6:	480d      	ldr	r0, [pc, #52]	@ (8000e2c <SetState+0x74>)
 8000df8:	f7ff ff6c 	bl	8000cd4 <debug_printf>
 8000dfc:	e010      	b.n	8000e20 <SetState+0x68>
  } else {
    debug_printf("[STATE] %s -> %s\r\n", StateName(old), StateName(new_state));
 8000dfe:	7bfb      	ldrb	r3, [r7, #15]
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff ffb5 	bl	8000d70 <StateName>
 8000e06:	4604      	mov	r4, r0
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff ffb0 	bl	8000d70 <StateName>
 8000e10:	4603      	mov	r3, r0
 8000e12:	461a      	mov	r2, r3
 8000e14:	4621      	mov	r1, r4
 8000e16:	4806      	ldr	r0, [pc, #24]	@ (8000e30 <SetState+0x78>)
 8000e18:	f7ff ff5c 	bl	8000cd4 <debug_printf>
 8000e1c:	e000      	b.n	8000e20 <SetState+0x68>
  if (old == new_state) return;
 8000e1e:	bf00      	nop
  }
}
 8000e20:	3714      	adds	r7, #20
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd90      	pop	{r4, r7, pc}
 8000e26:	bf00      	nop
 8000e28:	2000036b 	.word	0x2000036b
 8000e2c:	08009d08 	.word	0x08009d08
 8000e30:	08009d20 	.word	0x08009d20

08000e34 <Console_Poll>:
#define CONSOLE_ECHO        1
static char   s_console_buf[CONSOLE_RX_BUF_LEN];
static uint8_t s_console_idx = 0;

static void Console_Poll(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
  uint8_t ch;
  if (HAL_UART_Receive(&huart2, &ch, 1, 0) == HAL_OK)
 8000e3a:	1df9      	adds	r1, r7, #7
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	2201      	movs	r2, #1
 8000e40:	4825      	ldr	r0, [pc, #148]	@ (8000ed8 <Console_Poll+0xa4>)
 8000e42:	f005 f958 	bl	80060f6 <HAL_UART_Receive>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d140      	bne.n	8000ece <Console_Poll+0x9a>
  {
    if (CONSOLE_ECHO)
    {
      if (ch == '\r' || ch == '\n') {
 8000e4c:	79fb      	ldrb	r3, [r7, #7]
 8000e4e:	2b0d      	cmp	r3, #13
 8000e50:	d002      	beq.n	8000e58 <Console_Poll+0x24>
 8000e52:	79fb      	ldrb	r3, [r7, #7]
 8000e54:	2b0a      	cmp	r3, #10
 8000e56:	d10e      	bne.n	8000e76 <Console_Poll+0x42>
        const char crlf[] = "\r\n";
 8000e58:	4a20      	ldr	r2, [pc, #128]	@ (8000edc <Console_Poll+0xa8>)
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	6812      	ldr	r2, [r2, #0]
 8000e5e:	4611      	mov	r1, r2
 8000e60:	8019      	strh	r1, [r3, #0]
 8000e62:	3302      	adds	r3, #2
 8000e64:	0c12      	lsrs	r2, r2, #16
 8000e66:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart2, (uint8_t*)crlf, 2, 10);
 8000e68:	1d39      	adds	r1, r7, #4
 8000e6a:	230a      	movs	r3, #10
 8000e6c:	2202      	movs	r2, #2
 8000e6e:	481a      	ldr	r0, [pc, #104]	@ (8000ed8 <Console_Poll+0xa4>)
 8000e70:	f005 f8b8 	bl	8005fe4 <HAL_UART_Transmit>
      if (ch == '\r' || ch == '\n') {
 8000e74:	e005      	b.n	8000e82 <Console_Poll+0x4e>
      } else {
        HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8000e76:	1df9      	adds	r1, r7, #7
 8000e78:	230a      	movs	r3, #10
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	4816      	ldr	r0, [pc, #88]	@ (8000ed8 <Console_Poll+0xa4>)
 8000e7e:	f005 f8b1 	bl	8005fe4 <HAL_UART_Transmit>
      }
    }

    if (ch == '\r' || ch == '\n')
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	2b0d      	cmp	r3, #13
 8000e86:	d002      	beq.n	8000e8e <Console_Poll+0x5a>
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	2b0a      	cmp	r3, #10
 8000e8c:	d110      	bne.n	8000eb0 <Console_Poll+0x7c>
    {
      if (s_console_idx > 0)
 8000e8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ee0 <Console_Poll+0xac>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d01b      	beq.n	8000ece <Console_Poll+0x9a>
      {
        s_console_buf[s_console_idx] = '\0';
 8000e96:	4b12      	ldr	r3, [pc, #72]	@ (8000ee0 <Console_Poll+0xac>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ee4 <Console_Poll+0xb0>)
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	5499      	strb	r1, [r3, r2]
        Console_ProcessLine(s_console_buf);
 8000ea2:	4810      	ldr	r0, [pc, #64]	@ (8000ee4 <Console_Poll+0xb0>)
 8000ea4:	f000 f86e 	bl	8000f84 <Console_ProcessLine>
        s_console_idx = 0;
 8000ea8:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee0 <Console_Poll+0xac>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	701a      	strb	r2, [r3, #0]
      if (s_console_idx > 0)
 8000eae:	e00e      	b.n	8000ece <Console_Poll+0x9a>
      }
    }
    else
    {
      if (s_console_idx < (CONSOLE_RX_BUF_LEN - 1))
 8000eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee0 <Console_Poll+0xac>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b3e      	cmp	r3, #62	@ 0x3e
 8000eb6:	d80a      	bhi.n	8000ece <Console_Poll+0x9a>
      {
        s_console_buf[s_console_idx++] = (char)ch;
 8000eb8:	4b09      	ldr	r3, [pc, #36]	@ (8000ee0 <Console_Poll+0xac>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	1c5a      	adds	r2, r3, #1
 8000ebe:	b2d1      	uxtb	r1, r2
 8000ec0:	4a07      	ldr	r2, [pc, #28]	@ (8000ee0 <Console_Poll+0xac>)
 8000ec2:	7011      	strb	r1, [r2, #0]
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	79f9      	ldrb	r1, [r7, #7]
 8000ec8:	4b06      	ldr	r3, [pc, #24]	@ (8000ee4 <Console_Poll+0xb0>)
 8000eca:	5499      	strb	r1, [r3, r2]
      }
    }
  }
}
 8000ecc:	e7ff      	b.n	8000ece <Console_Poll+0x9a>
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	200002c8 	.word	0x200002c8
 8000edc:	08009d34 	.word	0x08009d34
 8000ee0:	200003b0 	.word	0x200003b0
 8000ee4:	20000370 	.word	0x20000370

08000ee8 <Console_StrToUpper>:

static void Console_StrToUpper(char *s)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  while (*s)
 8000ef0:	e010      	b.n	8000f14 <Console_StrToUpper+0x2c>
  {
    if (*s >= 'a' && *s <= 'z') *s = (char)(*s - 'a' + 'A');
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	2b60      	cmp	r3, #96	@ 0x60
 8000ef8:	d909      	bls.n	8000f0e <Console_StrToUpper+0x26>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	2b7a      	cmp	r3, #122	@ 0x7a
 8000f00:	d805      	bhi.n	8000f0e <Console_StrToUpper+0x26>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	3b20      	subs	r3, #32
 8000f08:	b2da      	uxtb	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	701a      	strb	r2, [r3, #0]
    s++;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	3301      	adds	r3, #1
 8000f12:	607b      	str	r3, [r7, #4]
  while (*s)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d1ea      	bne.n	8000ef2 <Console_StrToUpper+0xa>
  }
}
 8000f1c:	bf00      	nop
 8000f1e:	bf00      	nop
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <Console_ParseFloat>:

static int Console_ParseFloat(const char *p, float *out)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b084      	sub	sp, #16
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
 8000f32:	6039      	str	r1, [r7, #0]
  while (*p == ' ' || *p == '\t' || *p == '=') p++;
 8000f34:	e002      	b.n	8000f3c <Console_ParseFloat+0x12>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b20      	cmp	r3, #32
 8000f42:	d0f8      	beq.n	8000f36 <Console_ParseFloat+0xc>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b09      	cmp	r3, #9
 8000f4a:	d0f4      	beq.n	8000f36 <Console_ParseFloat+0xc>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b3d      	cmp	r3, #61	@ 0x3d
 8000f52:	d0f0      	beq.n	8000f36 <Console_ParseFloat+0xc>
  char *endp = NULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	60bb      	str	r3, [r7, #8]
  float v = strtof(p, &endp);
 8000f58:	f107 0308 	add.w	r3, r7, #8
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	6878      	ldr	r0, [r7, #4]
 8000f60:	f006 fc66 	bl	8007830 <strtof>
 8000f64:	ed87 0a03 	vstr	s0, [r7, #12]
  if (endp == p) return 0;
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d101      	bne.n	8000f74 <Console_ParseFloat+0x4a>
 8000f70:	2300      	movs	r3, #0
 8000f72:	e003      	b.n	8000f7c <Console_ParseFloat+0x52>
  *out = v;
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	601a      	str	r2, [r3, #0]
  return 1;
 8000f7a:	2301      	movs	r3, #1
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <Console_ProcessLine>:

static void Console_ProcessLine(char *line)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b098      	sub	sp, #96	@ 0x60
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  // Hacemos una copia para comandos en may√∫sculas
  char cmd[CONSOLE_RX_BUF_LEN];
  strncpy(cmd, line, sizeof(cmd) - 1);
 8000f8c:	f107 031c 	add.w	r3, r7, #28
 8000f90:	223f      	movs	r2, #63	@ 0x3f
 8000f92:	6879      	ldr	r1, [r7, #4]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f006 fce7 	bl	8007968 <strncpy>
  cmd[sizeof(cmd) - 1] = '\0';
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  // Quitar espacios iniciales
  char *p = cmd;
 8000fa0:	f107 031c 	add.w	r3, r7, #28
 8000fa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  while (*p == ' ' || *p == '\t') p++;
 8000fa6:	e002      	b.n	8000fae <Console_ProcessLine+0x2a>
 8000fa8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000faa:	3301      	adds	r3, #1
 8000fac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000fae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	2b20      	cmp	r3, #32
 8000fb4:	d0f8      	beq.n	8000fa8 <Console_ProcessLine+0x24>
 8000fb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b09      	cmp	r3, #9
 8000fbc:	d0f4      	beq.n	8000fa8 <Console_ProcessLine+0x24>

  Console_StrToUpper(p);
 8000fbe:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8000fc0:	f7ff ff92 	bl	8000ee8 <Console_StrToUpper>

  if (strcmp(p, "HELP") == 0)
 8000fc4:	499a      	ldr	r1, [pc, #616]	@ (8001230 <Console_ProcessLine+0x2ac>)
 8000fc6:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8000fc8:	f7ff f90a 	bl	80001e0 <strcmp>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d102      	bne.n	8000fd8 <Console_ProcessLine+0x54>
  {
    Console_PrintHelp();
 8000fd2:	f000 f961 	bl	8001298 <Console_PrintHelp>
  }
  else
  {
    debug_printf("[CMD] Desconocido. Usa HELP\r\n");
  }
}
 8000fd6:	e126      	b.n	8001226 <Console_ProcessLine+0x2a2>
  else if (strcmp(p, "CFG?") == 0)
 8000fd8:	4996      	ldr	r1, [pc, #600]	@ (8001234 <Console_ProcessLine+0x2b0>)
 8000fda:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8000fdc:	f7ff f900 	bl	80001e0 <strcmp>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d102      	bne.n	8000fec <Console_ProcessLine+0x68>
    Console_PrintConfig();
 8000fe6:	f000 f997 	bl	8001318 <Console_PrintConfig>
}
 8000fea:	e11c      	b.n	8001226 <Console_ProcessLine+0x2a2>
  else if (strcmp(p, "INFO?") == 0)
 8000fec:	4992      	ldr	r1, [pc, #584]	@ (8001238 <Console_ProcessLine+0x2b4>)
 8000fee:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8000ff0:	f7ff f8f6 	bl	80001e0 <strcmp>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d102      	bne.n	8001000 <Console_ProcessLine+0x7c>
    Console_PrintInfo();
 8000ffa:	f000 fa31 	bl	8001460 <Console_PrintInfo>
}
 8000ffe:	e112      	b.n	8001226 <Console_ProcessLine+0x2a2>
  else if (strcmp(p, "STAT?") == 0)
 8001000:	498e      	ldr	r1, [pc, #568]	@ (800123c <Console_ProcessLine+0x2b8>)
 8001002:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001004:	f7ff f8ec 	bl	80001e0 <strcmp>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d102      	bne.n	8001014 <Console_ProcessLine+0x90>
    Console_PrintStatus();
 800100e:	f000 f9f5 	bl	80013fc <Console_PrintStatus>
}
 8001012:	e108      	b.n	8001226 <Console_ProcessLine+0x2a2>
  else if (strncmp(p, "WIRE", 4) == 0)
 8001014:	2204      	movs	r2, #4
 8001016:	498a      	ldr	r1, [pc, #552]	@ (8001240 <Console_ProcessLine+0x2bc>)
 8001018:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800101a:	f006 fc93 	bl	8007944 <strncmp>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d123      	bne.n	800106c <Console_ProcessLine+0xe8>
    if (Console_ParseFloat(p + 4, &v))
 8001024:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001026:	3304      	adds	r3, #4
 8001028:	f107 0218 	add.w	r2, r7, #24
 800102c:	4611      	mov	r1, r2
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff ff7b 	bl	8000f2a <Console_ParseFloat>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	f000 80f5 	beq.w	8001226 <Console_ProcessLine+0x2a2>
      if (v > 0.0f)
 800103c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001040:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001048:	dc00      	bgt.n	800104c <Console_ProcessLine+0xc8>
}
 800104a:	e0ec      	b.n	8001226 <Console_ProcessLine+0x2a2>
        cfg.wire_diameter_mm = v;
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	4a7d      	ldr	r2, [pc, #500]	@ (8001244 <Console_ProcessLine+0x2c0>)
 8001050:	60d3      	str	r3, [r2, #12]
        debug_printf("[CFG] wire_diameter_mm=%.3f\r\n", cfg.wire_diameter_mm);
 8001052:	4b7c      	ldr	r3, [pc, #496]	@ (8001244 <Console_ProcessLine+0x2c0>)
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff fa8e 	bl	8000578 <__aeabi_f2d>
 800105c:	4602      	mov	r2, r0
 800105e:	460b      	mov	r3, r1
 8001060:	4879      	ldr	r0, [pc, #484]	@ (8001248 <Console_ProcessLine+0x2c4>)
 8001062:	f7ff fe37 	bl	8000cd4 <debug_printf>
        Config_RecomputeDerived();
 8001066:	f000 fa71 	bl	800154c <Config_RecomputeDerived>
}
 800106a:	e0dc      	b.n	8001226 <Console_ProcessLine+0x2a2>
  else if (strncmp(p, "TURNS", 5) == 0)
 800106c:	2205      	movs	r2, #5
 800106e:	4977      	ldr	r1, [pc, #476]	@ (800124c <Console_ProcessLine+0x2c8>)
 8001070:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001072:	f006 fc67 	bl	8007944 <strncmp>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d125      	bne.n	80010c8 <Console_ProcessLine+0x144>
    if (Console_ParseFloat(p + 5, &v))
 800107c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800107e:	3305      	adds	r3, #5
 8001080:	f107 0214 	add.w	r2, r7, #20
 8001084:	4611      	mov	r1, r2
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff ff4f 	bl	8000f2a <Console_ParseFloat>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	f000 80c9 	beq.w	8001226 <Console_ProcessLine+0x2a2>
      if (v < 0.0f) v = 0.0f;
 8001094:	edd7 7a05 	vldr	s15, [r7, #20]
 8001098:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800109c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a0:	d502      	bpl.n	80010a8 <Console_ProcessLine+0x124>
 80010a2:	f04f 0300 	mov.w	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]
      cfg.target_turns_total = v;
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	4a66      	ldr	r2, [pc, #408]	@ (8001244 <Console_ProcessLine+0x2c0>)
 80010ac:	61d3      	str	r3, [r2, #28]
      debug_printf("[CFG] target_turns_total=%.1f\r\n", cfg.target_turns_total);
 80010ae:	4b65      	ldr	r3, [pc, #404]	@ (8001244 <Console_ProcessLine+0x2c0>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fa60 	bl	8000578 <__aeabi_f2d>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4864      	ldr	r0, [pc, #400]	@ (8001250 <Console_ProcessLine+0x2cc>)
 80010be:	f7ff fe09 	bl	8000cd4 <debug_printf>
      Config_RecomputeDerived();
 80010c2:	f000 fa43 	bl	800154c <Config_RecomputeDerived>
}
 80010c6:	e0ae      	b.n	8001226 <Console_ProcessLine+0x2a2>
  else if (strncmp(p, "RPM", 3) == 0)
 80010c8:	2203      	movs	r2, #3
 80010ca:	4962      	ldr	r1, [pc, #392]	@ (8001254 <Console_ProcessLine+0x2d0>)
 80010cc:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80010ce:	f006 fc39 	bl	8007944 <strncmp>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d123      	bne.n	8001120 <Console_ProcessLine+0x19c>
    if (Console_ParseFloat(p + 3, &v))
 80010d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80010da:	3303      	adds	r3, #3
 80010dc:	f107 0210 	add.w	r2, r7, #16
 80010e0:	4611      	mov	r1, r2
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ff21 	bl	8000f2a <Console_ParseFloat>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	f000 809b 	beq.w	8001226 <Console_ProcessLine+0x2a2>
      if (v < 0.0f) v = 0.0f;
 80010f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80010f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fc:	d502      	bpl.n	8001104 <Console_ProcessLine+0x180>
 80010fe:	f04f 0300 	mov.w	r3, #0
 8001102:	613b      	str	r3, [r7, #16]
      cfg.dc_target_rpm = v;
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	4a4f      	ldr	r2, [pc, #316]	@ (8001244 <Console_ProcessLine+0x2c0>)
 8001108:	6153      	str	r3, [r2, #20]
      debug_printf("[CFG] dc_target_rpm=%.1f\r\n", cfg.dc_target_rpm);
 800110a:	4b4e      	ldr	r3, [pc, #312]	@ (8001244 <Console_ProcessLine+0x2c0>)
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fa32 	bl	8000578 <__aeabi_f2d>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	484f      	ldr	r0, [pc, #316]	@ (8001258 <Console_ProcessLine+0x2d4>)
 800111a:	f7ff fddb 	bl	8000cd4 <debug_printf>
}
 800111e:	e082      	b.n	8001226 <Console_ProcessLine+0x2a2>
  else if (strncmp(p, "DUTY", 4) == 0)
 8001120:	2204      	movs	r2, #4
 8001122:	494e      	ldr	r1, [pc, #312]	@ (800125c <Console_ProcessLine+0x2d8>)
 8001124:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001126:	f006 fc0d 	bl	8007944 <strncmp>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d12e      	bne.n	800118e <Console_ProcessLine+0x20a>
    if (Console_ParseFloat(p + 4, &v))
 8001130:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001132:	3304      	adds	r3, #4
 8001134:	f107 020c 	add.w	r2, r7, #12
 8001138:	4611      	mov	r1, r2
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff fef5 	bl	8000f2a <Console_ParseFloat>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d06f      	beq.n	8001226 <Console_ProcessLine+0x2a2>
      if (v < 0.0f) v = 0.0f;
 8001146:	edd7 7a03 	vldr	s15, [r7, #12]
 800114a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800114e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001152:	d502      	bpl.n	800115a <Console_ProcessLine+0x1d6>
 8001154:	f04f 0300 	mov.w	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
      if (v > 1.0f) v = 1.0f;
 800115a:	edd7 7a03 	vldr	s15, [r7, #12]
 800115e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001162:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116a:	dd02      	ble.n	8001172 <Console_ProcessLine+0x1ee>
 800116c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001170:	60fb      	str	r3, [r7, #12]
      cfg.hbridge_duty_0_to_1 = v;
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	4a33      	ldr	r2, [pc, #204]	@ (8001244 <Console_ProcessLine+0x2c0>)
 8001176:	6193      	str	r3, [r2, #24]
      debug_printf("[CFG] hbridge_duty=%.2f\r\n", cfg.hbridge_duty_0_to_1);
 8001178:	4b32      	ldr	r3, [pc, #200]	@ (8001244 <Console_ProcessLine+0x2c0>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f9fb 	bl	8000578 <__aeabi_f2d>
 8001182:	4602      	mov	r2, r0
 8001184:	460b      	mov	r3, r1
 8001186:	4836      	ldr	r0, [pc, #216]	@ (8001260 <Console_ProcessLine+0x2dc>)
 8001188:	f7ff fda4 	bl	8000cd4 <debug_printf>
}
 800118c:	e04b      	b.n	8001226 <Console_ProcessLine+0x2a2>
  else if (strcmp(p, "RUN") == 0)
 800118e:	4935      	ldr	r1, [pc, #212]	@ (8001264 <Console_ProcessLine+0x2e0>)
 8001190:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001192:	f7ff f825 	bl	80001e0 <strcmp>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d106      	bne.n	80011aa <Console_ProcessLine+0x226>
    g_run_requested = 1;
 800119c:	4b32      	ldr	r3, [pc, #200]	@ (8001268 <Console_ProcessLine+0x2e4>)
 800119e:	2201      	movs	r2, #1
 80011a0:	701a      	strb	r2, [r3, #0]
    debug_printf("[CMD] RUN request\r\n");
 80011a2:	4832      	ldr	r0, [pc, #200]	@ (800126c <Console_ProcessLine+0x2e8>)
 80011a4:	f7ff fd96 	bl	8000cd4 <debug_printf>
}
 80011a8:	e03d      	b.n	8001226 <Console_ProcessLine+0x2a2>
  else if (strcmp(p, "STOP") == 0)
 80011aa:	4931      	ldr	r1, [pc, #196]	@ (8001270 <Console_ProcessLine+0x2ec>)
 80011ac:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80011ae:	f7ff f817 	bl	80001e0 <strcmp>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d11e      	bne.n	80011f6 <Console_ProcessLine+0x272>
    Steppers_SetStepFreq_Hz(0.0f);
 80011b8:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 8001274 <Console_ProcessLine+0x2f0>
 80011bc:	f000 fa9e 	bl	80016fc <Steppers_SetStepFreq_Hz>
    DC_Brake();
 80011c0:	f000 fcda 	bl	8001b78 <DC_Brake>
    g_run_requested = 0;
 80011c4:	4b28      	ldr	r3, [pc, #160]	@ (8001268 <Console_ProcessLine+0x2e4>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	701a      	strb	r2, [r3, #0]
    g_homed_done = HomeSensor_IsActive() ? 1 : g_homed_done;
 80011ca:	f000 fce3 	bl	8001b94 <HomeSensor_IsActive>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d102      	bne.n	80011da <Console_ProcessLine+0x256>
 80011d4:	4b28      	ldr	r3, [pc, #160]	@ (8001278 <Console_ProcessLine+0x2f4>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	e000      	b.n	80011dc <Console_ProcessLine+0x258>
 80011da:	2301      	movs	r3, #1
 80011dc:	4a26      	ldr	r2, [pc, #152]	@ (8001278 <Console_ProcessLine+0x2f4>)
 80011de:	7013      	strb	r3, [r2, #0]
    g_offset60_done = 0;
 80011e0:	4b26      	ldr	r3, [pc, #152]	@ (800127c <Console_ProcessLine+0x2f8>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]
    SetState(STATE_IDLE, "STOP");
 80011e6:	4922      	ldr	r1, [pc, #136]	@ (8001270 <Console_ProcessLine+0x2ec>)
 80011e8:	2001      	movs	r0, #1
 80011ea:	f7ff fde5 	bl	8000db8 <SetState>
    debug_printf("[CMD] STOP -> IDLE\r\n");
 80011ee:	4824      	ldr	r0, [pc, #144]	@ (8001280 <Console_ProcessLine+0x2fc>)
 80011f0:	f7ff fd70 	bl	8000cd4 <debug_printf>
}
 80011f4:	e017      	b.n	8001226 <Console_ProcessLine+0x2a2>
  else if (strcmp(p, "HOME") == 0)
 80011f6:	4923      	ldr	r1, [pc, #140]	@ (8001284 <Console_ProcessLine+0x300>)
 80011f8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80011fa:	f7fe fff1 	bl	80001e0 <strcmp>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d10d      	bne.n	8001220 <Console_ProcessLine+0x29c>
    s_backoff_done = 0;
 8001204:	4b20      	ldr	r3, [pc, #128]	@ (8001288 <Console_ProcessLine+0x304>)
 8001206:	2200      	movs	r2, #0
 8001208:	701a      	strb	r2, [r3, #0]
    g_homed_done = 0;
 800120a:	4b1b      	ldr	r3, [pc, #108]	@ (8001278 <Console_ProcessLine+0x2f4>)
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]
    SetState(STATE_HOMING, "cmd HOME");
 8001210:	491e      	ldr	r1, [pc, #120]	@ (800128c <Console_ProcessLine+0x308>)
 8001212:	2000      	movs	r0, #0
 8001214:	f7ff fdd0 	bl	8000db8 <SetState>
    debug_printf("[CMD] HOME -> STATE_HOMING\r\n");
 8001218:	481d      	ldr	r0, [pc, #116]	@ (8001290 <Console_ProcessLine+0x30c>)
 800121a:	f7ff fd5b 	bl	8000cd4 <debug_printf>
}
 800121e:	e002      	b.n	8001226 <Console_ProcessLine+0x2a2>
    debug_printf("[CMD] Desconocido. Usa HELP\r\n");
 8001220:	481c      	ldr	r0, [pc, #112]	@ (8001294 <Console_ProcessLine+0x310>)
 8001222:	f7ff fd57 	bl	8000cd4 <debug_printf>
}
 8001226:	bf00      	nop
 8001228:	3760      	adds	r7, #96	@ 0x60
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	08009d38 	.word	0x08009d38
 8001234:	08009d40 	.word	0x08009d40
 8001238:	08009d48 	.word	0x08009d48
 800123c:	08009d50 	.word	0x08009d50
 8001240:	08009d58 	.word	0x08009d58
 8001244:	20000000 	.word	0x20000000
 8001248:	08009d60 	.word	0x08009d60
 800124c:	08009d80 	.word	0x08009d80
 8001250:	08009d88 	.word	0x08009d88
 8001254:	08009da8 	.word	0x08009da8
 8001258:	08009dac 	.word	0x08009dac
 800125c:	08009dc8 	.word	0x08009dc8
 8001260:	08009dd0 	.word	0x08009dd0
 8001264:	08009dec 	.word	0x08009dec
 8001268:	20000369 	.word	0x20000369
 800126c:	08009df0 	.word	0x08009df0
 8001270:	08009e04 	.word	0x08009e04
 8001274:	00000000 	.word	0x00000000
 8001278:	20000368 	.word	0x20000368
 800127c:	2000036a 	.word	0x2000036a
 8001280:	08009e0c 	.word	0x08009e0c
 8001284:	08009e24 	.word	0x08009e24
 8001288:	2000035c 	.word	0x2000035c
 800128c:	08009e2c 	.word	0x08009e2c
 8001290:	08009e38 	.word	0x08009e38
 8001294:	08009e58 	.word	0x08009e58

08001298 <Console_PrintHelp>:

static void Console_PrintHelp(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  debug_printf("\r\nComandos UART:\r\n");
 800129c:	4812      	ldr	r0, [pc, #72]	@ (80012e8 <Console_PrintHelp+0x50>)
 800129e:	f7ff fd19 	bl	8000cd4 <debug_printf>
  debug_printf("  HELP          : esta ayuda\r\n");
 80012a2:	4812      	ldr	r0, [pc, #72]	@ (80012ec <Console_PrintHelp+0x54>)
 80012a4:	f7ff fd16 	bl	8000cd4 <debug_printf>
  debug_printf("  CFG?          : mostrar configuracion actual\r\n");
 80012a8:	4811      	ldr	r0, [pc, #68]	@ (80012f0 <Console_PrintHelp+0x58>)
 80012aa:	f7ff fd13 	bl	8000cd4 <debug_printf>
  debug_printf("  INFO?         : resumen derivado (vueltas capa, pasos/mm, fstep)\r\n");
 80012ae:	4811      	ldr	r0, [pc, #68]	@ (80012f4 <Console_PrintHelp+0x5c>)
 80012b0:	f7ff fd10 	bl	8000cd4 <debug_printf>
  debug_printf("  STAT?         : estado y posicion\r\n");
 80012b4:	4810      	ldr	r0, [pc, #64]	@ (80012f8 <Console_PrintHelp+0x60>)
 80012b6:	f7ff fd0d 	bl	8000cd4 <debug_printf>
  debug_printf("  WIRE x        : diametro hilo (mm)\r\n");
 80012ba:	4810      	ldr	r0, [pc, #64]	@ (80012fc <Console_PrintHelp+0x64>)
 80012bc:	f7ff fd0a 	bl	8000cd4 <debug_printf>
  debug_printf("  TURNS x       : vueltas objetivo totales (0=infinito)\r\n");
 80012c0:	480f      	ldr	r0, [pc, #60]	@ (8001300 <Console_PrintHelp+0x68>)
 80012c2:	f7ff fd07 	bl	8000cd4 <debug_printf>
  debug_printf("  RPM x         : rpm objetivo carrete\r\n");
 80012c6:	480f      	ldr	r0, [pc, #60]	@ (8001304 <Console_PrintHelp+0x6c>)
 80012c8:	f7ff fd04 	bl	8000cd4 <debug_printf>
  debug_printf("  DUTY x        : duty DC [0..1]\r\n");
 80012cc:	480e      	ldr	r0, [pc, #56]	@ (8001308 <Console_PrintHelp+0x70>)
 80012ce:	f7ff fd01 	bl	8000cd4 <debug_printf>
  debug_printf("  RUN           : iniciar bobinado (desde IDLE)\r\n");
 80012d2:	480e      	ldr	r0, [pc, #56]	@ (800130c <Console_PrintHelp+0x74>)
 80012d4:	f7ff fcfe 	bl	8000cd4 <debug_printf>
  debug_printf("  STOP          : frenar y pasar a IDLE\r\n");
 80012d8:	480d      	ldr	r0, [pc, #52]	@ (8001310 <Console_PrintHelp+0x78>)
 80012da:	f7ff fcfb 	bl	8000cd4 <debug_printf>
  debug_printf("  HOME          : volver a hacer homing\r\n\r\n");
 80012de:	480d      	ldr	r0, [pc, #52]	@ (8001314 <Console_PrintHelp+0x7c>)
 80012e0:	f7ff fcf8 	bl	8000cd4 <debug_printf>
}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	08009e78 	.word	0x08009e78
 80012ec:	08009e8c 	.word	0x08009e8c
 80012f0:	08009eac 	.word	0x08009eac
 80012f4:	08009ee0 	.word	0x08009ee0
 80012f8:	08009f28 	.word	0x08009f28
 80012fc:	08009f50 	.word	0x08009f50
 8001300:	08009f78 	.word	0x08009f78
 8001304:	08009fb4 	.word	0x08009fb4
 8001308:	08009fe0 	.word	0x08009fe0
 800130c:	0800a004 	.word	0x0800a004
 8001310:	0800a038 	.word	0x0800a038
 8001314:	0800a064 	.word	0x0800a064

08001318 <Console_PrintConfig>:

static void Console_PrintConfig(void)
{
 8001318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800131c:	b084      	sub	sp, #16
 800131e:	af04      	add	r7, sp, #16
  debug_printf("CFG: steps=%u micro=%u pitch=%.3fmm width=%.1fmm\r\n",
               cfg.steps_per_rev, cfg.microstepping,
 8001320:	4b31      	ldr	r3, [pc, #196]	@ (80013e8 <Console_PrintConfig+0xd0>)
 8001322:	881b      	ldrh	r3, [r3, #0]
  debug_printf("CFG: steps=%u micro=%u pitch=%.3fmm width=%.1fmm\r\n",
 8001324:	461e      	mov	r6, r3
               cfg.steps_per_rev, cfg.microstepping,
 8001326:	4b30      	ldr	r3, [pc, #192]	@ (80013e8 <Console_PrintConfig+0xd0>)
 8001328:	885b      	ldrh	r3, [r3, #2]
  debug_printf("CFG: steps=%u micro=%u pitch=%.3fmm width=%.1fmm\r\n",
 800132a:	4698      	mov	r8, r3
               cfg.leadscrew_pitch_mm, cfg.traverse_width_mm);
 800132c:	4b2e      	ldr	r3, [pc, #184]	@ (80013e8 <Console_PrintConfig+0xd0>)
 800132e:	685b      	ldr	r3, [r3, #4]
  debug_printf("CFG: steps=%u micro=%u pitch=%.3fmm width=%.1fmm\r\n",
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff f921 	bl	8000578 <__aeabi_f2d>
 8001336:	4604      	mov	r4, r0
 8001338:	460d      	mov	r5, r1
               cfg.leadscrew_pitch_mm, cfg.traverse_width_mm);
 800133a:	4b2b      	ldr	r3, [pc, #172]	@ (80013e8 <Console_PrintConfig+0xd0>)
 800133c:	689b      	ldr	r3, [r3, #8]
  debug_printf("CFG: steps=%u micro=%u pitch=%.3fmm width=%.1fmm\r\n",
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff f91a 	bl	8000578 <__aeabi_f2d>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800134c:	e9cd 4500 	strd	r4, r5, [sp]
 8001350:	4642      	mov	r2, r8
 8001352:	4631      	mov	r1, r6
 8001354:	4825      	ldr	r0, [pc, #148]	@ (80013ec <Console_PrintConfig+0xd4>)
 8001356:	f7ff fcbd 	bl	8000cd4 <debug_printf>
  debug_printf("CFG: wire=%.3fmm target_turns=%.1f\r\n",
               cfg.wire_diameter_mm, cfg.target_turns_total);
 800135a:	4b23      	ldr	r3, [pc, #140]	@ (80013e8 <Console_PrintConfig+0xd0>)
 800135c:	68db      	ldr	r3, [r3, #12]
  debug_printf("CFG: wire=%.3fmm target_turns=%.1f\r\n",
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff f90a 	bl	8000578 <__aeabi_f2d>
 8001364:	4604      	mov	r4, r0
 8001366:	460d      	mov	r5, r1
               cfg.wire_diameter_mm, cfg.target_turns_total);
 8001368:	4b1f      	ldr	r3, [pc, #124]	@ (80013e8 <Console_PrintConfig+0xd0>)
 800136a:	69db      	ldr	r3, [r3, #28]
  debug_printf("CFG: wire=%.3fmm target_turns=%.1f\r\n",
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff f903 	bl	8000578 <__aeabi_f2d>
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	e9cd 2300 	strd	r2, r3, [sp]
 800137a:	4622      	mov	r2, r4
 800137c:	462b      	mov	r3, r5
 800137e:	481c      	ldr	r0, [pc, #112]	@ (80013f0 <Console_PrintConfig+0xd8>)
 8001380:	f7ff fca8 	bl	8000cd4 <debug_printf>
  debug_printf("CFG: dc_rpm=%.1f duty=%.2f\r\n",
               cfg.dc_target_rpm, cfg.hbridge_duty_0_to_1);
 8001384:	4b18      	ldr	r3, [pc, #96]	@ (80013e8 <Console_PrintConfig+0xd0>)
 8001386:	695b      	ldr	r3, [r3, #20]
  debug_printf("CFG: dc_rpm=%.1f duty=%.2f\r\n",
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff f8f5 	bl	8000578 <__aeabi_f2d>
 800138e:	4604      	mov	r4, r0
 8001390:	460d      	mov	r5, r1
               cfg.dc_target_rpm, cfg.hbridge_duty_0_to_1);
 8001392:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <Console_PrintConfig+0xd0>)
 8001394:	699b      	ldr	r3, [r3, #24]
  debug_printf("CFG: dc_rpm=%.1f duty=%.2f\r\n",
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff f8ee 	bl	8000578 <__aeabi_f2d>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	e9cd 2300 	strd	r2, r3, [sp]
 80013a4:	4622      	mov	r2, r4
 80013a6:	462b      	mov	r3, r5
 80013a8:	4812      	ldr	r0, [pc, #72]	@ (80013f4 <Console_PrintConfig+0xdc>)
 80013aa:	f7ff fc93 	bl	8000cd4 <debug_printf>
  debug_printf("CFG: fstep[min,max]=[%.1f, %.1f]Hz passes_target=%lu\r\n",
               cfg.fstep_min_hz, cfg.fstep_max_hz,
 80013ae:	4b0e      	ldr	r3, [pc, #56]	@ (80013e8 <Console_PrintConfig+0xd0>)
 80013b0:	6a1b      	ldr	r3, [r3, #32]
  debug_printf("CFG: fstep[min,max]=[%.1f, %.1f]Hz passes_target=%lu\r\n",
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff f8e0 	bl	8000578 <__aeabi_f2d>
 80013b8:	4604      	mov	r4, r0
 80013ba:	460d      	mov	r5, r1
               cfg.fstep_min_hz, cfg.fstep_max_hz,
 80013bc:	4b0a      	ldr	r3, [pc, #40]	@ (80013e8 <Console_PrintConfig+0xd0>)
 80013be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  debug_printf("CFG: fstep[min,max]=[%.1f, %.1f]Hz passes_target=%lu\r\n",
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff f8d9 	bl	8000578 <__aeabi_f2d>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
               (unsigned long)cfg.traverse_passes_target);
 80013ca:	4907      	ldr	r1, [pc, #28]	@ (80013e8 <Console_PrintConfig+0xd0>)
 80013cc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
  debug_printf("CFG: fstep[min,max]=[%.1f, %.1f]Hz passes_target=%lu\r\n",
 80013ce:	9102      	str	r1, [sp, #8]
 80013d0:	e9cd 2300 	strd	r2, r3, [sp]
 80013d4:	4622      	mov	r2, r4
 80013d6:	462b      	mov	r3, r5
 80013d8:	4807      	ldr	r0, [pc, #28]	@ (80013f8 <Console_PrintConfig+0xe0>)
 80013da:	f7ff fc7b 	bl	8000cd4 <debug_printf>
}
 80013de:	bf00      	nop
 80013e0:	46bd      	mov	sp, r7
 80013e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80013e6:	bf00      	nop
 80013e8:	20000000 	.word	0x20000000
 80013ec:	0800a090 	.word	0x0800a090
 80013f0:	0800a0c4 	.word	0x0800a0c4
 80013f4:	0800a0ec 	.word	0x0800a0ec
 80013f8:	0800a10c 	.word	0x0800a10c

080013fc <Console_PrintStatus>:

static void Console_PrintStatus(void)
{
 80013fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001400:	b085      	sub	sp, #20
 8001402:	af04      	add	r7, sp, #16
  debug_printf("STAT: state=%s pos=%ld dir=%u passes=%lu/%lu HOME=%u\r\n",
 8001404:	4b10      	ldr	r3, [pc, #64]	@ (8001448 <Console_PrintStatus+0x4c>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fcb0 	bl	8000d70 <StateName>
 8001410:	4680      	mov	r8, r0
 8001412:	4b0e      	ldr	r3, [pc, #56]	@ (800144c <Console_PrintStatus+0x50>)
 8001414:	681e      	ldr	r6, [r3, #0]
 8001416:	4b0e      	ldr	r3, [pc, #56]	@ (8001450 <Console_PrintStatus+0x54>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	4699      	mov	r9, r3
 800141c:	4b0d      	ldr	r3, [pc, #52]	@ (8001454 <Console_PrintStatus+0x58>)
 800141e:	681c      	ldr	r4, [r3, #0]
               StateName(g_state), g_pos_steps, g_run_dir,
               (unsigned long)g_traverse_passes_done,
               (unsigned long)cfg.traverse_passes_target,
 8001420:	4b0d      	ldr	r3, [pc, #52]	@ (8001458 <Console_PrintStatus+0x5c>)
 8001422:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
               HomeSensor_IsActive());
 8001424:	f000 fbb6 	bl	8001b94 <HomeSensor_IsActive>
 8001428:	4603      	mov	r3, r0
  debug_printf("STAT: state=%s pos=%ld dir=%u passes=%lu/%lu HOME=%u\r\n",
 800142a:	9302      	str	r3, [sp, #8]
 800142c:	9501      	str	r5, [sp, #4]
 800142e:	9400      	str	r4, [sp, #0]
 8001430:	464b      	mov	r3, r9
 8001432:	4632      	mov	r2, r6
 8001434:	4641      	mov	r1, r8
 8001436:	4809      	ldr	r0, [pc, #36]	@ (800145c <Console_PrintStatus+0x60>)
 8001438:	f7ff fc4c 	bl	8000cd4 <debug_printf>
}
 800143c:	bf00      	nop
 800143e:	3704      	adds	r7, #4
 8001440:	46bd      	mov	sp, r7
 8001442:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001446:	bf00      	nop
 8001448:	2000036b 	.word	0x2000036b
 800144c:	20000350 	.word	0x20000350
 8001450:	2000002c 	.word	0x2000002c
 8001454:	20000360 	.word	0x20000360
 8001458:	20000000 	.word	0x20000000
 800145c:	0800a144 	.word	0x0800a144

08001460 <Console_PrintInfo>:

static void Console_PrintInfo(void)
{
 8001460:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001464:	b088      	sub	sp, #32
 8001466:	af04      	add	r7, sp, #16
  float k_spmm = steps_per_mm(&cfg);
 8001468:	4824      	ldr	r0, [pc, #144]	@ (80014fc <Console_PrintInfo+0x9c>)
 800146a:	f000 f84f 	bl	800150c <steps_per_mm>
 800146e:	ed87 0a03 	vstr	s0, [r7, #12]
  float turns_per_layer = (cfg.wire_diameter_mm > 0.0f) ? (cfg.traverse_width_mm / cfg.wire_diameter_mm) : 0.0f;
 8001472:	4b22      	ldr	r3, [pc, #136]	@ (80014fc <Console_PrintInfo+0x9c>)
 8001474:	edd3 7a03 	vldr	s15, [r3, #12]
 8001478:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800147c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001480:	dd08      	ble.n	8001494 <Console_PrintInfo+0x34>
 8001482:	4b1e      	ldr	r3, [pc, #120]	@ (80014fc <Console_PrintInfo+0x9c>)
 8001484:	edd3 6a02 	vldr	s13, [r3, #8]
 8001488:	4b1c      	ldr	r3, [pc, #112]	@ (80014fc <Console_PrintInfo+0x9c>)
 800148a:	ed93 7a03 	vldr	s14, [r3, #12]
 800148e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001492:	e001      	b.n	8001498 <Console_PrintInfo+0x38>
 8001494:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8001500 <Console_PrintInfo+0xa0>
 8001498:	edc7 7a02 	vstr	s15, [r7, #8]
  float fstep = Compute_Stepper_Freq_From_DC(&cfg);
 800149c:	4817      	ldr	r0, [pc, #92]	@ (80014fc <Console_PrintInfo+0x9c>)
 800149e:	f000 fb89 	bl	8001bb4 <Compute_Stepper_Freq_From_DC>
 80014a2:	ed87 0a01 	vstr	s0, [r7, #4]
  debug_printf("INFO: steps/mm=%.1f turns/layer=%.1f target_turns=%.1f\r\n",
 80014a6:	68f8      	ldr	r0, [r7, #12]
 80014a8:	f7ff f866 	bl	8000578 <__aeabi_f2d>
 80014ac:	4680      	mov	r8, r0
 80014ae:	4689      	mov	r9, r1
 80014b0:	68b8      	ldr	r0, [r7, #8]
 80014b2:	f7ff f861 	bl	8000578 <__aeabi_f2d>
 80014b6:	4604      	mov	r4, r0
 80014b8:	460d      	mov	r5, r1
               k_spmm, turns_per_layer, cfg.target_turns_total);
 80014ba:	4b10      	ldr	r3, [pc, #64]	@ (80014fc <Console_PrintInfo+0x9c>)
 80014bc:	69db      	ldr	r3, [r3, #28]
  debug_printf("INFO: steps/mm=%.1f turns/layer=%.1f target_turns=%.1f\r\n",
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff f85a 	bl	8000578 <__aeabi_f2d>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80014cc:	e9cd 4500 	strd	r4, r5, [sp]
 80014d0:	4642      	mov	r2, r8
 80014d2:	464b      	mov	r3, r9
 80014d4:	480b      	ldr	r0, [pc, #44]	@ (8001504 <Console_PrintInfo+0xa4>)
 80014d6:	f7ff fbfd 	bl	8000cd4 <debug_printf>
  debug_printf("INFO: passes_target=%lu (0=inf) fstep_calc=%.1f Hz\r\n",
               (unsigned long)cfg.traverse_passes_target, fstep);
 80014da:	4b08      	ldr	r3, [pc, #32]	@ (80014fc <Console_PrintInfo+0x9c>)
 80014dc:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
  debug_printf("INFO: passes_target=%lu (0=inf) fstep_calc=%.1f Hz\r\n",
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f7ff f84a 	bl	8000578 <__aeabi_f2d>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4621      	mov	r1, r4
 80014ea:	4807      	ldr	r0, [pc, #28]	@ (8001508 <Console_PrintInfo+0xa8>)
 80014ec:	f7ff fbf2 	bl	8000cd4 <debug_printf>
}
 80014f0:	bf00      	nop
 80014f2:	3710      	adds	r7, #16
 80014f4:	46bd      	mov	sp, r7
 80014f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80014fa:	bf00      	nop
 80014fc:	20000000 	.word	0x20000000
 8001500:	00000000 	.word	0x00000000
 8001504:	0800a17c 	.word	0x0800a17c
 8001508:	0800a1b8 	.word	0x0800a1b8

0800150c <steps_per_mm>:



static inline float steps_per_mm(const BobbinConfig *c) {
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  return ((float)c->steps_per_rev * (float)c->microstepping) / c->leadscrew_pitch_mm;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	881b      	ldrh	r3, [r3, #0]
 8001518:	ee07 3a90 	vmov	s15, r3
 800151c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	885b      	ldrh	r3, [r3, #2]
 8001524:	ee07 3a90 	vmov	s15, r3
 8001528:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800152c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	edd3 7a01 	vldr	s15, [r3, #4]
 8001536:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800153a:	eef0 7a66 	vmov.f32	s15, s13
}
 800153e:	eeb0 0a67 	vmov.f32	s0, s15
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <Config_RecomputeDerived>:

// Recalcula valores derivados de cfg (pasadas objetivo y m√°rgenes de l√≠mite)
static void Config_RecomputeDerived(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
  float k_steps_per_mm = steps_per_mm(&cfg);
 8001552:	4833      	ldr	r0, [pc, #204]	@ (8001620 <Config_RecomputeDerived+0xd4>)
 8001554:	f7ff ffda 	bl	800150c <steps_per_mm>
 8001558:	ed87 0a02 	vstr	s0, [r7, #8]
  g_limit_clear_steps = (int32_t)lroundf(LIMIT_CLEAR_MM * k_steps_per_mm);
 800155c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001560:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001564:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001568:	eeb0 0a67 	vmov.f32	s0, s15
 800156c:	f008 fabc 	bl	8009ae8 <lroundf>
 8001570:	4603      	mov	r3, r0
 8001572:	4a2c      	ldr	r2, [pc, #176]	@ (8001624 <Config_RecomputeDerived+0xd8>)
 8001574:	6013      	str	r3, [r2, #0]
  if (g_limit_clear_steps < 1) g_limit_clear_steps = 1;
 8001576:	4b2b      	ldr	r3, [pc, #172]	@ (8001624 <Config_RecomputeDerived+0xd8>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	dc02      	bgt.n	8001584 <Config_RecomputeDerived+0x38>
 800157e:	4b29      	ldr	r3, [pc, #164]	@ (8001624 <Config_RecomputeDerived+0xd8>)
 8001580:	2201      	movs	r2, #1
 8001582:	601a      	str	r2, [r3, #0]

  if (cfg.target_turns_total > 0.0f &&
 8001584:	4b26      	ldr	r3, [pc, #152]	@ (8001620 <Config_RecomputeDerived+0xd4>)
 8001586:	edd3 7a07 	vldr	s15, [r3, #28]
 800158a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800158e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001592:	dd3d      	ble.n	8001610 <Config_RecomputeDerived+0xc4>
      cfg.traverse_width_mm > 0.0f &&
 8001594:	4b22      	ldr	r3, [pc, #136]	@ (8001620 <Config_RecomputeDerived+0xd4>)
 8001596:	edd3 7a02 	vldr	s15, [r3, #8]
  if (cfg.target_turns_total > 0.0f &&
 800159a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800159e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a2:	dd35      	ble.n	8001610 <Config_RecomputeDerived+0xc4>
      cfg.wire_diameter_mm > 0.0f)
 80015a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001620 <Config_RecomputeDerived+0xd4>)
 80015a6:	edd3 7a03 	vldr	s15, [r3, #12]
      cfg.traverse_width_mm > 0.0f &&
 80015aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b2:	dd2d      	ble.n	8001610 <Config_RecomputeDerived+0xc4>
  {
    float turns_per_layer = cfg.traverse_width_mm / cfg.wire_diameter_mm; // vueltas por capa
 80015b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001620 <Config_RecomputeDerived+0xd4>)
 80015b6:	edd3 6a02 	vldr	s13, [r3, #8]
 80015ba:	4b19      	ldr	r3, [pc, #100]	@ (8001620 <Config_RecomputeDerived+0xd4>)
 80015bc:	ed93 7a03 	vldr	s14, [r3, #12]
 80015c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015c4:	edc7 7a01 	vstr	s15, [r7, #4]
    float layers = cfg.target_turns_total / turns_per_layer;             // capas necesarias
 80015c8:	4b15      	ldr	r3, [pc, #84]	@ (8001620 <Config_RecomputeDerived+0xd4>)
 80015ca:	edd3 6a07 	vldr	s13, [r3, #28]
 80015ce:	ed97 7a01 	vldr	s14, [r7, #4]
 80015d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015d6:	edc7 7a00 	vstr	s15, [r7]
    float passes_f = layers * 2.0f;                                      // 2 extremos por capa
 80015da:	edd7 7a00 	vldr	s15, [r7]
 80015de:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015e2:	edc7 7a03 	vstr	s15, [r7, #12]
    if (passes_f < 1.0f) passes_f = 1.0f;
 80015e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80015ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80015ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f6:	d502      	bpl.n	80015fe <Config_RecomputeDerived+0xb2>
 80015f8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80015fc:	60fb      	str	r3, [r7, #12]
    cfg.traverse_passes_target = (uint32_t)lroundf(passes_f);
 80015fe:	ed97 0a03 	vldr	s0, [r7, #12]
 8001602:	f008 fa71 	bl	8009ae8 <lroundf>
 8001606:	4603      	mov	r3, r0
 8001608:	461a      	mov	r2, r3
 800160a:	4b05      	ldr	r3, [pc, #20]	@ (8001620 <Config_RecomputeDerived+0xd4>)
 800160c:	629a      	str	r2, [r3, #40]	@ 0x28
  {
 800160e:	e003      	b.n	8001618 <Config_RecomputeDerived+0xcc>
  }
  else
  {
    cfg.traverse_passes_target = 0; // rebote infinito si no hay objetivo de vueltas
 8001610:	4b03      	ldr	r3, [pc, #12]	@ (8001620 <Config_RecomputeDerived+0xd4>)
 8001612:	2200      	movs	r2, #0
 8001614:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 8001616:	bf00      	nop
 8001618:	bf00      	nop
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	20000000 	.word	0x20000000
 8001624:	20000364 	.word	0x20000364

08001628 <Timer_Get_Input_Clock>:


static uint32_t Timer_Get_Input_Clock(TIM_HandleTypeDef *htim)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08a      	sub	sp, #40	@ 0x28
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef clk;
  uint32_t flash;
  HAL_RCC_GetClockConfig(&clk, &flash);
 8001630:	f107 0208 	add.w	r2, r7, #8
 8001634:	f107 030c 	add.w	r3, r7, #12
 8001638:	4611      	mov	r1, r2
 800163a:	4618      	mov	r0, r3
 800163c:	f003 f8f2 	bl	8004824 <HAL_RCC_GetClockConfig>

  uint32_t pclk, mul = 1;
 8001640:	2301      	movs	r3, #1
 8001642:	623b      	str	r3, [r7, #32]
  if (htim->Instance == TIM1) {
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a0d      	ldr	r2, [pc, #52]	@ (8001680 <Timer_Get_Input_Clock+0x58>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d108      	bne.n	8001660 <Timer_Get_Input_Clock+0x38>
    pclk = HAL_RCC_GetPCLK2Freq();
 800164e:	f003 f8c7 	bl	80047e0 <HAL_RCC_GetPCLK2Freq>
 8001652:	6278      	str	r0, [r7, #36]	@ 0x24
    if (clk.APB2CLKDivider != RCC_HCLK_DIV1) mul = 2;
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d00a      	beq.n	8001670 <Timer_Get_Input_Clock+0x48>
 800165a:	2302      	movs	r3, #2
 800165c:	623b      	str	r3, [r7, #32]
 800165e:	e007      	b.n	8001670 <Timer_Get_Input_Clock+0x48>
  } else {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001660:	f003 f89c 	bl	800479c <HAL_RCC_GetPCLK1Freq>
 8001664:	6278      	str	r0, [r7, #36]	@ 0x24
    if (clk.APB1CLKDivider != RCC_HCLK_DIV1) mul = 2;
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <Timer_Get_Input_Clock+0x48>
 800166c:	2302      	movs	r3, #2
 800166e:	623b      	str	r3, [r7, #32]
  }
  return pclk * mul;
 8001670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001672:	6a3a      	ldr	r2, [r7, #32]
 8001674:	fb02 f303 	mul.w	r3, r2, r3
}
 8001678:	4618      	mov	r0, r3
 800167a:	3728      	adds	r7, #40	@ 0x28
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40012c00 	.word	0x40012c00

08001684 <Steppers_Enable>:

/*********** DM542 (STEP/DIR) ***********/
static void Steppers_Enable(bool en_low_active)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	71fb      	strb	r3, [r7, #7]
  if (en_low_active) HAL_GPIO_WritePin(DM542_EN_Port, DM542_EN_Pin, GPIO_PIN_RESET);
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d006      	beq.n	80016a2 <Steppers_Enable+0x1e>
 8001694:	2200      	movs	r2, #0
 8001696:	2110      	movs	r1, #16
 8001698:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800169c:	f001 fe74 	bl	8003388 <HAL_GPIO_WritePin>
  else               HAL_GPIO_WritePin(DM542_EN_Port, DM542_EN_Pin, GPIO_PIN_SET);
}
 80016a0:	e005      	b.n	80016ae <Steppers_Enable+0x2a>
  else               HAL_GPIO_WritePin(DM542_EN_Port, DM542_EN_Pin, GPIO_PIN_SET);
 80016a2:	2201      	movs	r2, #1
 80016a4:	2110      	movs	r1, #16
 80016a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016aa:	f001 fe6d 	bl	8003388 <HAL_GPIO_WritePin>
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <Steppers_SetDir>:

static void Steppers_SetDir(uint8_t dir)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
  g_step_dir = (dir ? 1 : 0);
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	bf14      	ite	ne
 80016c8:	2301      	movne	r3, #1
 80016ca:	2300      	moveq	r3, #0
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	461a      	mov	r2, r3
 80016d0:	4b09      	ldr	r3, [pc, #36]	@ (80016f8 <Steppers_SetDir+0x40>)
 80016d2:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(DM542_DIR_Port, DM542_DIR_Pin, g_step_dir ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80016d4:	4b08      	ldr	r3, [pc, #32]	@ (80016f8 <Steppers_SetDir+0x40>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	2b00      	cmp	r3, #0
 80016dc:	bf14      	ite	ne
 80016de:	2301      	movne	r3, #1
 80016e0:	2300      	moveq	r3, #0
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	461a      	mov	r2, r3
 80016e6:	2102      	movs	r1, #2
 80016e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016ec:	f001 fe4c 	bl	8003388 <HAL_GPIO_WritePin>
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000228 	.word	0x20000228

080016fc <Steppers_SetStepFreq_Hz>:

// PWM STEP a frecuencia deseada, garantizando pulso >= ~3us
static HAL_StatusTypeDef Steppers_SetStepFreq_Hz(float f_hz)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08e      	sub	sp, #56	@ 0x38
 8001700:	af00      	add	r7, sp, #0
 8001702:	ed87 0a01 	vstr	s0, [r7, #4]
  if (f_hz <= 0.0f) {
 8001706:	edd7 7a01 	vldr	s15, [r7, #4]
 800170a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800170e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001712:	d809      	bhi.n	8001728 <Steppers_SetStepFreq_Hz+0x2c>
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8001714:	2100      	movs	r1, #0
 8001716:	48ad      	ldr	r0, [pc, #692]	@ (80019cc <Steppers_SetStepFreq_Hz+0x2d0>)
 8001718:	f003 fc36 	bl	8004f88 <HAL_TIM_PWM_Stop>
    g_step_freq_hz = 0.0f;
 800171c:	4bac      	ldr	r3, [pc, #688]	@ (80019d0 <Steppers_SetStepFreq_Hz+0x2d4>)
 800171e:	f04f 0200 	mov.w	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 8001724:	2300      	movs	r3, #0
 8001726:	e14c      	b.n	80019c2 <Steppers_SetStepFreq_Hz+0x2c6>
  }

  if (f_hz < cfg.fstep_min_hz) f_hz = cfg.fstep_min_hz;
 8001728:	4baa      	ldr	r3, [pc, #680]	@ (80019d4 <Steppers_SetStepFreq_Hz+0x2d8>)
 800172a:	edd3 7a08 	vldr	s15, [r3, #32]
 800172e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001732:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800173a:	d502      	bpl.n	8001742 <Steppers_SetStepFreq_Hz+0x46>
 800173c:	4ba5      	ldr	r3, [pc, #660]	@ (80019d4 <Steppers_SetStepFreq_Hz+0x2d8>)
 800173e:	6a1b      	ldr	r3, [r3, #32]
 8001740:	607b      	str	r3, [r7, #4]
  if (f_hz > cfg.fstep_max_hz) f_hz = cfg.fstep_max_hz;
 8001742:	4ba4      	ldr	r3, [pc, #656]	@ (80019d4 <Steppers_SetStepFreq_Hz+0x2d8>)
 8001744:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001748:	ed97 7a01 	vldr	s14, [r7, #4]
 800174c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001754:	dd02      	ble.n	800175c <Steppers_SetStepFreq_Hz+0x60>
 8001756:	4b9f      	ldr	r3, [pc, #636]	@ (80019d4 <Steppers_SetStepFreq_Hz+0x2d8>)
 8001758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800175a:	607b      	str	r3, [r7, #4]

  const uint32_t tim_clk = TIM2_Clk_Hz;
 800175c:	4b9e      	ldr	r3, [pc, #632]	@ (80019d8 <Steppers_SetStepFreq_Hz+0x2dc>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	61fb      	str	r3, [r7, #28]
  uint32_t best_psc = 0, best_arr = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	637b      	str	r3, [r7, #52]	@ 0x34
 8001766:	2300      	movs	r3, #0
 8001768:	633b      	str	r3, [r7, #48]	@ 0x30
  float err_min = 1e9f;
 800176a:	4b9c      	ldr	r3, [pc, #624]	@ (80019dc <Steppers_SetStepFreq_Hz+0x2e0>)
 800176c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  for (uint32_t psc = 0; psc <= 0xFFFF; psc++) {
 800176e:	2300      	movs	r3, #0
 8001770:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001772:	e079      	b.n	8001868 <Steppers_SetStepFreq_Hz+0x16c>
    float arr_f = (tim_clk / ((psc + 1.0f) * f_hz)) - 1.0f;
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	ee07 3a90 	vmov	s15, r3
 800177a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800177e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001780:	ee07 3a90 	vmov	s15, r3
 8001784:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001788:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800178c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001790:	edd7 7a01 	vldr	s15, [r7, #4]
 8001794:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001798:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800179c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017a4:	edc7 7a06 	vstr	s15, [r7, #24]
    if (arr_f < 1.0f || arr_f > 65534.0f) continue;
 80017a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80017ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b8:	d452      	bmi.n	8001860 <Steppers_SetStepFreq_Hz+0x164>
 80017ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80017be:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 80019e0 <Steppers_SetStepFreq_Hz+0x2e4>
 80017c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ca:	dc49      	bgt.n	8001860 <Steppers_SetStepFreq_Hz+0x164>
    uint32_t arr = (uint32_t)lroundf(arr_f);
 80017cc:	ed97 0a06 	vldr	s0, [r7, #24]
 80017d0:	f008 f98a 	bl	8009ae8 <lroundf>
 80017d4:	4603      	mov	r3, r0
 80017d6:	617b      	str	r3, [r7, #20]
    float f_real = tim_clk / ((psc + 1.0f) * (arr + 1.0f));
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	ee07 3a90 	vmov	s15, r3
 80017de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80017e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	ee07 3a90 	vmov	s15, r3
 80017fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017fe:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8001802:	ee77 7a86 	vadd.f32	s15, s15, s12
 8001806:	ee27 7a27 	vmul.f32	s14, s14, s15
 800180a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800180e:	edc7 7a04 	vstr	s15, [r7, #16]
    float err = fabsf((f_real - f_hz) / f_hz);
 8001812:	ed97 7a04 	vldr	s14, [r7, #16]
 8001816:	edd7 7a01 	vldr	s15, [r7, #4]
 800181a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800181e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001822:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001826:	eef0 7ae7 	vabs.f32	s15, s15
 800182a:	edc7 7a03 	vstr	s15, [r7, #12]
    if (err < err_min) { err_min = err; best_psc = psc; best_arr = arr; if (err < 5e-4f) break; }
 800182e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001832:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001836:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800183a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183e:	d510      	bpl.n	8001862 <Steppers_SetStepFreq_Hz+0x166>
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001846:	637b      	str	r3, [r7, #52]	@ 0x34
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	633b      	str	r3, [r7, #48]	@ 0x30
 800184c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001850:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 80019e4 <Steppers_SetStepFreq_Hz+0x2e8>
 8001854:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185c:	d409      	bmi.n	8001872 <Steppers_SetStepFreq_Hz+0x176>
 800185e:	e000      	b.n	8001862 <Steppers_SetStepFreq_Hz+0x166>
    if (arr_f < 1.0f || arr_f > 65534.0f) continue;
 8001860:	bf00      	nop
  for (uint32_t psc = 0; psc <= 0xFFFF; psc++) {
 8001862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001864:	3301      	adds	r3, #1
 8001866:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800186a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800186e:	d381      	bcc.n	8001774 <Steppers_SetStepFreq_Hz+0x78>
 8001870:	e000      	b.n	8001874 <Steppers_SetStepFreq_Hz+0x178>
    if (err < err_min) { err_min = err; best_psc = psc; best_arr = arr; if (err < 5e-4f) break; }
 8001872:	bf00      	nop
  }
  if (err_min >= 1e8f) return HAL_ERROR;
 8001874:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001878:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 80019e8 <Steppers_SetStepFreq_Hz+0x2ec>
 800187c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001884:	db01      	blt.n	800188a <Steppers_SetStepFreq_Hz+0x18e>
 8001886:	2301      	movs	r3, #1
 8001888:	e09b      	b.n	80019c2 <Steppers_SetStepFreq_Hz+0x2c6>

  uint32_t ccr = (best_arr + 1) / 2; // 50%
 800188a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800188c:	3301      	adds	r3, #1
 800188e:	085b      	lsrs	r3, r3, #1
 8001890:	627b      	str	r3, [r7, #36]	@ 0x24
  // Asegurar ancho de pulso >= 3us
  float t_high = ((ccr) * (best_psc + 1.0f)) / (float)tim_clk;
 8001892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001894:	ee07 3a90 	vmov	s15, r3
 8001898:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800189c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800189e:	ee07 3a90 	vmov	s15, r3
 80018a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80018aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80018ae:	ee67 6a27 	vmul.f32	s13, s14, s15
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	ee07 3a90 	vmov	s15, r3
 80018b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018c0:	edc7 7a02 	vstr	s15, [r7, #8]
  if (t_high < 3e-6f) {
 80018c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80018c8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80019ec <Steppers_SetStepFreq_Hz+0x2f0>
 80018cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d4:	d526      	bpl.n	8001924 <Steppers_SetStepFreq_Hz+0x228>
    uint32_t min_ccr = (uint32_t)ceilf(3e-6f * tim_clk / (best_psc + 1.0f));
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	ee07 3a90 	vmov	s15, r3
 80018dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018e0:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80019ec <Steppers_SetStepFreq_Hz+0x2f0>
 80018e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ea:	ee07 3a90 	vmov	s15, r3
 80018ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80018f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80018fa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80018fe:	eeb0 0a66 	vmov.f32	s0, s13
 8001902:	f008 f91f 	bl	8009b44 <ceilf>
 8001906:	eef0 7a40 	vmov.f32	s15, s0
 800190a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800190e:	ee17 3a90 	vmov	r3, s15
 8001912:	623b      	str	r3, [r7, #32]
    if (min_ccr > best_arr) min_ccr = best_arr;
 8001914:	6a3a      	ldr	r2, [r7, #32]
 8001916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001918:	429a      	cmp	r2, r3
 800191a:	d901      	bls.n	8001920 <Steppers_SetStepFreq_Hz+0x224>
 800191c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800191e:	623b      	str	r3, [r7, #32]
    ccr = min_ccr;
 8001920:	6a3b      	ldr	r3, [r7, #32]
 8001922:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  __HAL_TIM_DISABLE(&htim2);
 8001924:	4b29      	ldr	r3, [pc, #164]	@ (80019cc <Steppers_SetStepFreq_Hz+0x2d0>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	6a1a      	ldr	r2, [r3, #32]
 800192a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800192e:	4013      	ands	r3, r2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d10f      	bne.n	8001954 <Steppers_SetStepFreq_Hz+0x258>
 8001934:	4b25      	ldr	r3, [pc, #148]	@ (80019cc <Steppers_SetStepFreq_Hz+0x2d0>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	6a1a      	ldr	r2, [r3, #32]
 800193a:	f240 4344 	movw	r3, #1092	@ 0x444
 800193e:	4013      	ands	r3, r2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d107      	bne.n	8001954 <Steppers_SetStepFreq_Hz+0x258>
 8001944:	4b21      	ldr	r3, [pc, #132]	@ (80019cc <Steppers_SetStepFreq_Hz+0x2d0>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	4b20      	ldr	r3, [pc, #128]	@ (80019cc <Steppers_SetStepFreq_Hz+0x2d0>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f022 0201 	bic.w	r2, r2, #1
 8001952:	601a      	str	r2, [r3, #0]
  htim2.Instance->PSC  = best_psc;
 8001954:	4b1d      	ldr	r3, [pc, #116]	@ (80019cc <Steppers_SetStepFreq_Hz+0x2d0>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800195a:	629a      	str	r2, [r3, #40]	@ 0x28
  htim2.Instance->ARR  = best_arr;
 800195c:	4b1b      	ldr	r3, [pc, #108]	@ (80019cc <Steppers_SetStepFreq_Hz+0x2d0>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001962:	62da      	str	r2, [r3, #44]	@ 0x2c
  htim2.Instance->CCR1 = ccr;
 8001964:	4b19      	ldr	r3, [pc, #100]	@ (80019cc <Steppers_SetStepFreq_Hz+0x2d0>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800196a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_ENABLE(&htim2);
 800196c:	4b17      	ldr	r3, [pc, #92]	@ (80019cc <Steppers_SetStepFreq_Hz+0x2d0>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	4b16      	ldr	r3, [pc, #88]	@ (80019cc <Steppers_SetStepFreq_Hz+0x2d0>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f042 0201 	orr.w	r2, r2, #1
 800197a:	601a      	str	r2, [r3, #0]

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800197c:	2100      	movs	r1, #0
 800197e:	4813      	ldr	r0, [pc, #76]	@ (80019cc <Steppers_SetStepFreq_Hz+0x2d0>)
 8001980:	f003 f9f6 	bl	8004d70 <HAL_TIM_PWM_Start>
  g_step_freq_hz = tim_clk / ((best_psc + 1.0f) * (best_arr + 1.0f));
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	ee07 3a90 	vmov	s15, r3
 800198a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800198e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001998:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800199c:	ee37 7a87 	vadd.f32	s14, s15, s14
 80019a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019a2:	ee07 3a90 	vmov	s15, r3
 80019a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019aa:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80019ae:	ee77 7a86 	vadd.f32	s15, s15, s12
 80019b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019ba:	4b05      	ldr	r3, [pc, #20]	@ (80019d0 <Steppers_SetStepFreq_Hz+0x2d4>)
 80019bc:	edc3 7a00 	vstr	s15, [r3]
  return HAL_OK;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3738      	adds	r7, #56	@ 0x38
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	2000027c 	.word	0x2000027c
 80019d0:	2000022c 	.word	0x2000022c
 80019d4:	20000000 	.word	0x20000000
 80019d8:	20000220 	.word	0x20000220
 80019dc:	4e6e6b28 	.word	0x4e6e6b28
 80019e0:	477ffe00 	.word	0x477ffe00
 80019e4:	3a03126f 	.word	0x3a03126f
 80019e8:	4cbebc20 	.word	0x4cbebc20
 80019ec:	3649539c 	.word	0x3649539c

080019f0 <HBridge_SetMode>:


typedef enum { HBR_COAST = 0, HBR_BRAKE, HBR_FWD, HBR_REV } HBrMode;

static inline void HBridge_SetMode(HBrMode m)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	71fb      	strb	r3, [r7, #7]
  switch (m) {
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	2b03      	cmp	r3, #3
 80019fe:	d012      	beq.n	8001a26 <HBridge_SetMode+0x36>
 8001a00:	2b03      	cmp	r3, #3
 8001a02:	dc2a      	bgt.n	8001a5a <HBridge_SetMode+0x6a>
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d01b      	beq.n	8001a40 <HBridge_SetMode+0x50>
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d126      	bne.n	8001a5a <HBridge_SetMode+0x6a>
    case HBR_FWD:
      HAL_GPIO_WritePin(L298_IN1_GPIO_Port, L298_IN1_Pin, GPIO_PIN_SET);
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a12:	481a      	ldr	r0, [pc, #104]	@ (8001a7c <HBridge_SetMode+0x8c>)
 8001a14:	f001 fcb8 	bl	8003388 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(L298_IN2_GPIO_Port, L298_IN2_Pin, GPIO_PIN_RESET);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a1e:	4817      	ldr	r0, [pc, #92]	@ (8001a7c <HBridge_SetMode+0x8c>)
 8001a20:	f001 fcb2 	bl	8003388 <HAL_GPIO_WritePin>
      break;
 8001a24:	e026      	b.n	8001a74 <HBridge_SetMode+0x84>
    case HBR_REV:
      HAL_GPIO_WritePin(L298_IN1_GPIO_Port, L298_IN1_Pin, GPIO_PIN_RESET);
 8001a26:	2200      	movs	r2, #0
 8001a28:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a2c:	4813      	ldr	r0, [pc, #76]	@ (8001a7c <HBridge_SetMode+0x8c>)
 8001a2e:	f001 fcab 	bl	8003388 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(L298_IN2_GPIO_Port, L298_IN2_Pin, GPIO_PIN_SET);
 8001a32:	2201      	movs	r2, #1
 8001a34:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a38:	4810      	ldr	r0, [pc, #64]	@ (8001a7c <HBridge_SetMode+0x8c>)
 8001a3a:	f001 fca5 	bl	8003388 <HAL_GPIO_WritePin>
      break;
 8001a3e:	e019      	b.n	8001a74 <HBridge_SetMode+0x84>
    case HBR_BRAKE:
      HAL_GPIO_WritePin(L298_IN1_GPIO_Port, L298_IN1_Pin, GPIO_PIN_SET);
 8001a40:	2201      	movs	r2, #1
 8001a42:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a46:	480d      	ldr	r0, [pc, #52]	@ (8001a7c <HBridge_SetMode+0x8c>)
 8001a48:	f001 fc9e 	bl	8003388 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(L298_IN2_GPIO_Port, L298_IN2_Pin, GPIO_PIN_SET);
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a52:	480a      	ldr	r0, [pc, #40]	@ (8001a7c <HBridge_SetMode+0x8c>)
 8001a54:	f001 fc98 	bl	8003388 <HAL_GPIO_WritePin>
      break;
 8001a58:	e00c      	b.n	8001a74 <HBridge_SetMode+0x84>
    default: // HBR_COAST
      HAL_GPIO_WritePin(L298_IN1_GPIO_Port, L298_IN1_Pin, GPIO_PIN_RESET);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a60:	4806      	ldr	r0, [pc, #24]	@ (8001a7c <HBridge_SetMode+0x8c>)
 8001a62:	f001 fc91 	bl	8003388 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(L298_IN2_GPIO_Port, L298_IN2_Pin, GPIO_PIN_RESET);
 8001a66:	2200      	movs	r2, #0
 8001a68:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a6c:	4803      	ldr	r0, [pc, #12]	@ (8001a7c <HBridge_SetMode+0x8c>)
 8001a6e:	f001 fc8b 	bl	8003388 <HAL_GPIO_WritePin>
      break;
 8001a72:	bf00      	nop
  }
}
 8001a74:	bf00      	nop
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	48000400 	.word	0x48000400

08001a80 <HBridge_SetPWM_Duty>:



/*********** H-Bridge PWM: c√≥digo usa TIM2 CH3 (PA9); el pin L298_ENA en main.h est√° en PA8/TIM1 ***********/
static HAL_StatusTypeDef HBridge_SetPWM_Duty(float duty_0_to_1)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	ed87 0a01 	vstr	s0, [r7, #4]
  if (duty_0_to_1 < 0.0f) duty_0_to_1 = 0.0f;
 8001a8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a96:	d502      	bpl.n	8001a9e <HBridge_SetPWM_Duty+0x1e>
 8001a98:	f04f 0300 	mov.w	r3, #0
 8001a9c:	607b      	str	r3, [r7, #4]
  if (duty_0_to_1 > 1.0f) duty_0_to_1 = 1.0f;
 8001a9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aa2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001aa6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aae:	dd02      	ble.n	8001ab6 <HBridge_SetPWM_Duty+0x36>
 8001ab0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001ab4:	607b      	str	r3, [r7, #4]

  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim2);
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8001af0 <HBridge_SetPWM_Duty+0x70>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001abc:	60fb      	str	r3, [r7, #12]
  uint32_t ccr = (uint32_t)lroundf(duty_0_to_1 * (float)arr);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	ee07 3a90 	vmov	s15, r3
 8001ac4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ac8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001acc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ad0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad4:	f008 f808 	bl	8009ae8 <lroundf>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	60bb      	str	r3, [r7, #8]
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, ccr);
 8001adc:	4b04      	ldr	r3, [pc, #16]	@ (8001af0 <HBridge_SetPWM_Duty+0x70>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	68ba      	ldr	r2, [r7, #8]
 8001ae2:	63da      	str	r2, [r3, #60]	@ 0x3c
  return HAL_OK;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	2000027c 	.word	0x2000027c

08001af4 <HBridge_Start>:

static HAL_StatusTypeDef HBridge_Start(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  return HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001af8:	2108      	movs	r1, #8
 8001afa:	4803      	ldr	r0, [pc, #12]	@ (8001b08 <HBridge_Start+0x14>)
 8001afc:	f003 f938 	bl	8004d70 <HAL_TIM_PWM_Start>
 8001b00:	4603      	mov	r3, r0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	2000027c 	.word	0x2000027c

08001b0c <DC_SetSpeed_0to1>:
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
}


static void DC_SetSpeed_0to1(float duty)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	ed87 0a01 	vstr	s0, [r7, #4]
  // Limitar duty a [0, 1]
  if (duty < 0.0f) duty = 0.0f;
 8001b16:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b22:	d502      	bpl.n	8001b2a <DC_SetSpeed_0to1+0x1e>
 8001b24:	f04f 0300 	mov.w	r3, #0
 8001b28:	607b      	str	r3, [r7, #4]
  if (duty > 1.0f) duty = 1.0f;
 8001b2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b2e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001b32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b3a:	dd02      	ble.n	8001b42 <DC_SetSpeed_0to1+0x36>
 8001b3c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001b40:	607b      	str	r3, [r7, #4]

  HBridge_SetPWM_Duty(duty);
 8001b42:	ed97 0a01 	vldr	s0, [r7, #4]
 8001b46:	f7ff ff9b 	bl	8001a80 <HBridge_SetPWM_Duty>
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <DC_StartForward>:

static void DC_StartForward(float duty)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b082      	sub	sp, #8
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	ed87 0a01 	vstr	s0, [r7, #4]
  DC_SetSpeed_0to1(duty);     // fija el duty
 8001b5c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001b60:	f7ff ffd4 	bl	8001b0c <DC_SetSpeed_0to1>
  HBridge_SetMode(HBR_FWD);   // IN1=1, IN2=0
 8001b64:	2002      	movs	r0, #2
 8001b66:	f7ff ff43 	bl	80019f0 <HBridge_SetMode>
  HBridge_Start();            // arranca el PWM en TIM2_CH3
 8001b6a:	f7ff ffc3 	bl	8001af4 <HBridge_Start>
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <DC_Brake>:
  HBridge_SetMode(HBR_REV);   // IN1=0, IN2=1
  HBridge_Start();
}

static void DC_Brake(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  HBridge_SetMode(HBR_BRAKE); // IN1=1, IN2=1
 8001b7c:	2001      	movs	r0, #1
 8001b7e:	f7ff ff37 	bl	80019f0 <HBridge_SetMode>
  DC_SetSpeed_0to1(0.0f);     // sin PWM
 8001b82:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8001b90 <DC_Brake+0x18>
 8001b86:	f7ff ffc1 	bl	8001b0c <DC_SetSpeed_0to1>
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	00000000 	.word	0x00000000

08001b94 <HomeSensor_IsActive>:


// Sensor inductivo: activo en 0 (salida a 0 cuando est√° en HOME)

static inline uint8_t HomeSensor_IsActive(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HOME_GPIO_Port, HOME_Pin) == GPIO_PIN_RESET) ? 1 : 0;
 8001b98:	2120      	movs	r1, #32
 8001b9a:	4805      	ldr	r0, [pc, #20]	@ (8001bb0 <HomeSensor_IsActive+0x1c>)
 8001b9c:	f001 fbdc 	bl	8003358 <HAL_GPIO_ReadPin>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	bf0c      	ite	eq
 8001ba6:	2301      	moveq	r3, #1
 8001ba8:	2300      	movne	r3, #0
 8001baa:	b2db      	uxtb	r3, r3
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	48000400 	.word	0x48000400

08001bb4 <Compute_Stepper_Freq_From_DC>:


// Calcula la frecuencia de STEP (Hz) a partir de la config de bobinado
// Idea: por cada vuelta del carrete (RPM), el carro avanza aprox 1 di√°metro de hilo.
static float Compute_Stepper_Freq_From_DC(const BobbinConfig *c)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  // Vueltas del carrete por segundo
  float rev_per_s = c->dc_target_rpm / 60.0f;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	ed93 7a05 	vldr	s14, [r3, #20]
 8001bc2:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001c40 <Compute_Stepper_Freq_From_DC+0x8c>
 8001bc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bca:	edc7 7a04 	vstr	s15, [r7, #16]

  // Velocidad lineal del carro para que avance 1 di√°metro de hilo por vuelta del carrete
  float traverse_mm_per_s = c->wire_diameter_mm * rev_per_s;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	edd3 7a03 	vldr	s15, [r3, #12]
 8001bd4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001bd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bdc:	edc7 7a03 	vstr	s15, [r7, #12]

  // Pasos por mm del eje del carro
  float k_steps_mm = steps_per_mm(c);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7ff fc93 	bl	800150c <steps_per_mm>
 8001be6:	ed87 0a02 	vstr	s0, [r7, #8]

  // Frecuencia de pasos necesaria
  float f = traverse_mm_per_s * k_steps_mm;
 8001bea:	ed97 7a03 	vldr	s14, [r7, #12]
 8001bee:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bf6:	edc7 7a05 	vstr	s15, [r7, #20]

  // Clampeo a los l√≠mites configurados
  if (f < c->fstep_min_hz) f = c->fstep_min_hz;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	edd3 7a08 	vldr	s15, [r3, #32]
 8001c00:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c0c:	d502      	bpl.n	8001c14 <Compute_Stepper_Freq_From_DC+0x60>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a1b      	ldr	r3, [r3, #32]
 8001c12:	617b      	str	r3, [r7, #20]
  if (f > c->fstep_max_hz) f = c->fstep_max_hz;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001c1a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c26:	dd02      	ble.n	8001c2e <Compute_Stepper_Freq_From_DC+0x7a>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c2c:	617b      	str	r3, [r7, #20]

  return f;
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	ee07 3a90 	vmov	s15, r3
}
 8001c34:	eeb0 0a67 	vmov.f32	s0, s15
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	42700000 	.word	0x42700000

08001c44 <Button_Read>:


// Lee el bot√≥n de START (Nucleo B1 en PC13, activo en 0 l√≥gico)
static uint8_t Button_Read(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
  GPIO_PinState st = HAL_GPIO_ReadPin(BUTTON_Port, BUTTON_Pin);
 8001c4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c4e:	4807      	ldr	r0, [pc, #28]	@ (8001c6c <Button_Read+0x28>)
 8001c50:	f001 fb82 	bl	8003358 <HAL_GPIO_ReadPin>
 8001c54:	4603      	mov	r3, r0
 8001c56:	71fb      	strb	r3, [r7, #7]
  // En las Nucleo el bot√≥n est√° a 1 sin apretar y va a 0 al apretar
  return (st == GPIO_PIN_RESET) ? 1 : 0;
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	bf0c      	ite	eq
 8001c5e:	2301      	moveq	r3, #1
 8001c60:	2300      	movne	r3, #0
 8001c62:	b2db      	uxtb	r3, r3
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	48000800 	.word	0x48000800

08001c70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 8001c76:	f001 f849 	bl	8002d0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c7a:	f000 f897 	bl	8001dac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c7e:	f000 fa21 	bl	80020c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001c82:	f000 f9ef 	bl	8002064 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001c86:	f000 f8f5 	bl	8001e74 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001c8a:	f000 f983 	bl	8001f94 <MX_TIM2_Init>



  // Guardar clocks de los timers (√∫til para el c√°lculo de frecuencia del STEP)

  TIM2_Clk_Hz = Timer_Get_Input_Clock(&htim2);
 8001c8e:	4837      	ldr	r0, [pc, #220]	@ (8001d6c <main+0xfc>)
 8001c90:	f7ff fcca 	bl	8001628 <Timer_Get_Input_Clock>
 8001c94:	4603      	mov	r3, r0
 8001c96:	4a36      	ldr	r2, [pc, #216]	@ (8001d70 <main+0x100>)
 8001c98:	6013      	str	r3, [r2, #0]
  TIM1_Clk_Hz = Timer_Get_Input_Clock(&htim1);
 8001c9a:	4836      	ldr	r0, [pc, #216]	@ (8001d74 <main+0x104>)
 8001c9c:	f7ff fcc4 	bl	8001628 <Timer_Get_Input_Clock>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	4a35      	ldr	r2, [pc, #212]	@ (8001d78 <main+0x108>)
 8001ca4:	6013      	str	r3, [r2, #0]

  // DM542: habilitar driver y fijar sentido hacia HOME
  Steppers_Enable(true);          // EN activo en bajo (ajustar si tu driver es al rev√©s)
 8001ca6:	2001      	movs	r0, #1
 8001ca8:	f7ff fcec 	bl	8001684 <Steppers_Enable>
  Steppers_SetDir(0);             // 0 √≥ 1 ‚Üí eleg√≠ el que vaya "hacia el sensor HOME"
 8001cac:	2000      	movs	r0, #0
 8001cae:	f7ff fd03 	bl	80016b8 <Steppers_SetDir>
  Steppers_SetStepFreq_Hz(0.0f);  // arrancamos parado, Machine_Task lo pone en marcha
 8001cb2:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 8001d7c <main+0x10c>
 8001cb6:	f7ff fd21 	bl	80016fc <Steppers_SetStepFreq_Hz>


  // Motor DC del carrete: arrancar hacia adelante al duty configurado
  DC_StartForward(cfg.hbridge_duty_0_to_1);
 8001cba:	4b31      	ldr	r3, [pc, #196]	@ (8001d80 <main+0x110>)
 8001cbc:	edd3 7a06 	vldr	s15, [r3, #24]
 8001cc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc4:	f7ff ff45 	bl	8001b52 <DC_StartForward>


  // Calcular l√≠mites virtuales de recorrido a partir de la config de usuario
  float k_steps_per_mm = steps_per_mm(&cfg);
 8001cc8:	482d      	ldr	r0, [pc, #180]	@ (8001d80 <main+0x110>)
 8001cca:	f7ff fc1f 	bl	800150c <steps_per_mm>
 8001cce:	ed87 0a01 	vstr	s0, [r7, #4]
  g_min_steps = 0;
 8001cd2:	4b2c      	ldr	r3, [pc, #176]	@ (8001d84 <main+0x114>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
  g_max_steps = (int32_t)lroundf(cfg.traverse_width_mm * k_steps_per_mm);
 8001cd8:	4b29      	ldr	r3, [pc, #164]	@ (8001d80 <main+0x110>)
 8001cda:	ed93 7a02 	vldr	s14, [r3, #8]
 8001cde:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ce6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cea:	f007 fefd 	bl	8009ae8 <lroundf>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	4a25      	ldr	r2, [pc, #148]	@ (8001d88 <main+0x118>)
 8001cf2:	6013      	str	r3, [r2, #0]
  g_pos_steps = 0;                // despu√©s de HOME, este ser√° nuestro origen
 8001cf4:	4b25      	ldr	r3, [pc, #148]	@ (8001d8c <main+0x11c>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
  g_traverse_passes_done = 0;
 8001cfa:	4b25      	ldr	r3, [pc, #148]	@ (8001d90 <main+0x120>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
  g_run_dir = 1;                  // alej√°ndose de HOME (positivo)
 8001d00:	4b24      	ldr	r3, [pc, #144]	@ (8001d94 <main+0x124>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	701a      	strb	r2, [r3, #0]
  g_last_limit_hit = LIMIT_NONE;
 8001d06:	4b24      	ldr	r3, [pc, #144]	@ (8001d98 <main+0x128>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	701a      	strb	r2, [r3, #0]
  Config_RecomputeDerived();
 8001d0c:	f7ff fc1e 	bl	800154c <Config_RecomputeDerived>

  // Habilitar interrupci√≥n de actualizaci√≥n de TIM2 para contar pasos
  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 8001d10:	4b16      	ldr	r3, [pc, #88]	@ (8001d6c <main+0xfc>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f06f 0201 	mvn.w	r2, #1
 8001d18:	611a      	str	r2, [r3, #16]
  __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 8001d1a:	4b14      	ldr	r3, [pc, #80]	@ (8001d6c <main+0xfc>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	68da      	ldr	r2, [r3, #12]
 8001d20:	4b12      	ldr	r3, [pc, #72]	@ (8001d6c <main+0xfc>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f042 0201 	orr.w	r2, r2, #1
 8001d28:	60da      	str	r2, [r3, #12]

  // Estado inicial de la m√°quina: arrancamos haciendo HOMING
  g_state = STATE_IDLE; // esperamos bot√≥n para iniciar homing
 8001d2a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d9c <main+0x12c>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	701a      	strb	r2, [r3, #0]
  g_homed_done = 0;
 8001d30:	4b1b      	ldr	r3, [pc, #108]	@ (8001da0 <main+0x130>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	701a      	strb	r2, [r3, #0]
  g_run_requested = 0;
 8001d36:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <main+0x134>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	701a      	strb	r2, [r3, #0]

  Console_PrintBanner();
 8001d3c:	f7fe fff0 	bl	8000d20 <Console_PrintBanner>
  debug_printf("[STATE] BOOT -> IDLE (espera RUN/B1)\r\n");
 8001d40:	4819      	ldr	r0, [pc, #100]	@ (8001da8 <main+0x138>)
 8001d42:	f7fe ffc7 	bl	8000cd4 <debug_printf>
  // H-bridge del carrete: modo y duty inicial
  // Si quer√©s el DC apagado durante homing:
  //   HBridge_SetMode(HBR_COAST);
  //   HBridge_SetPWM_Duty(0.0f);
  // Si quer√©s que ya gire:
  HBridge_SetMode(HBR_FWD);
 8001d46:	2002      	movs	r0, #2
 8001d48:	f7ff fe52 	bl	80019f0 <HBridge_SetMode>
  HBridge_SetPWM_Duty(cfg.hbridge_duty_0_to_1);
 8001d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d80 <main+0x110>)
 8001d4e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d52:	eeb0 0a67 	vmov.f32	s0, s15
 8001d56:	f7ff fe93 	bl	8001a80 <HBridge_SetPWM_Duty>

// M√°quina de estados principal:
// - STATE_HOMING: buscar sensor HOME y fijar origen (se activa al inicio o por bot√≥n si no se homingue√≥)
// - STATE_IDLE: quieto esperando orden
// - STATE_RUNNING: programa de bobinado
    Machine_Task();
 8001d5a:	f000 fa4b 	bl	80021f4 <Machine_Task>

    // Consola UART no bloqueante
    Console_Poll();
 8001d5e:	f7ff f869 	bl	8000e34 <Console_Poll>

    // Peque√±o delay para no saturar la CPU ni el bus
    HAL_Delay(10);
 8001d62:	200a      	movs	r0, #10
 8001d64:	f001 f838 	bl	8002dd8 <HAL_Delay>
    Machine_Task();
 8001d68:	bf00      	nop
 8001d6a:	e7f6      	b.n	8001d5a <main+0xea>
 8001d6c:	2000027c 	.word	0x2000027c
 8001d70:	20000220 	.word	0x20000220
 8001d74:	20000230 	.word	0x20000230
 8001d78:	20000224 	.word	0x20000224
 8001d7c:	00000000 	.word	0x00000000
 8001d80:	20000000 	.word	0x20000000
 8001d84:	20000354 	.word	0x20000354
 8001d88:	20000358 	.word	0x20000358
 8001d8c:	20000350 	.word	0x20000350
 8001d90:	20000360 	.word	0x20000360
 8001d94:	2000002c 	.word	0x2000002c
 8001d98:	2000036c 	.word	0x2000036c
 8001d9c:	2000036b 	.word	0x2000036b
 8001da0:	20000368 	.word	0x20000368
 8001da4:	20000369 	.word	0x20000369
 8001da8:	0800a1f0 	.word	0x0800a1f0

08001dac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b0a6      	sub	sp, #152	@ 0x98
 8001db0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001db2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001db6:	2228      	movs	r2, #40	@ 0x28
 8001db8:	2100      	movs	r1, #0
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f005 fdba 	bl	8007934 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dc0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	60da      	str	r2, [r3, #12]
 8001dce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dd0:	1d3b      	adds	r3, r7, #4
 8001dd2:	2258      	movs	r2, #88	@ 0x58
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f005 fdac 	bl	8007934 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001de0:	2301      	movs	r3, #1
 8001de2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001de4:	2310      	movs	r3, #16
 8001de6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dea:	2302      	movs	r3, #2
 8001dec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001df0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001df4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001df8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001dfc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001e00:	2300      	movs	r3, #0
 8001e02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e06:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f001 fad4 	bl	80033b8 <HAL_RCC_OscConfig>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001e16:	f000 fd0d 	bl	8002834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e1a:	230f      	movs	r3, #15
 8001e1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e1e:	2302      	movs	r3, #2
 8001e20:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e22:	2300      	movs	r3, #0
 8001e24:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e2a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e30:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001e34:	2101      	movs	r1, #1
 8001e36:	4618      	mov	r0, r3
 8001e38:	f002 fae2 	bl	8004400 <HAL_RCC_ClockConfig>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001e42:	f000 fcf7 	bl	8002834 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1
 8001e46:	4b0a      	ldr	r3, [pc, #40]	@ (8001e70 <SystemClock_Config+0xc4>)
 8001e48:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8001e52:	2300      	movs	r3, #0
 8001e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e56:	1d3b      	adds	r3, r7, #4
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f002 fd15 	bl	8004888 <HAL_RCCEx_PeriphCLKConfig>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001e64:	f000 fce6 	bl	8002834 <Error_Handler>
  }
}
 8001e68:	bf00      	nop
 8001e6a:	3798      	adds	r7, #152	@ 0x98
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	00101002 	.word	0x00101002

08001e74 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b096      	sub	sp, #88	@ 0x58
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e7a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e86:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
 8001e90:	609a      	str	r2, [r3, #8]
 8001e92:	60da      	str	r2, [r3, #12]
 8001e94:	611a      	str	r2, [r3, #16]
 8001e96:	615a      	str	r2, [r3, #20]
 8001e98:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e9a:	1d3b      	adds	r3, r7, #4
 8001e9c:	222c      	movs	r2, #44	@ 0x2c
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f005 fd47 	bl	8007934 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ea6:	4b39      	ldr	r3, [pc, #228]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001ea8:	4a39      	ldr	r2, [pc, #228]	@ (8001f90 <MX_TIM1_Init+0x11c>)
 8001eaa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001eac:	4b37      	ldr	r3, [pc, #220]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb2:	4b36      	ldr	r3, [pc, #216]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 8001eb8:	4b34      	ldr	r3, [pc, #208]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001eba:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001ebe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec0:	4b32      	ldr	r3, [pc, #200]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ec6:	4b31      	ldr	r3, [pc, #196]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ecc:	4b2f      	ldr	r3, [pc, #188]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001ece:	2280      	movs	r2, #128	@ 0x80
 8001ed0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ed2:	482e      	ldr	r0, [pc, #184]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001ed4:	f002 fef4 	bl	8004cc0 <HAL_TIM_PWM_Init>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001ede:	f000 fca9 	bl	8002834 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001eee:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4825      	ldr	r0, [pc, #148]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001ef6:	f003 fef7 	bl	8005ce8 <HAL_TIMEx_MasterConfigSynchronization>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001f00:	f000 fc98 	bl	8002834 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f04:	2360      	movs	r3, #96	@ 0x60
 8001f06:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 1800;
 8001f08:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 8001f0c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f12:	2300      	movs	r3, #0
 8001f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f16:	2300      	movs	r3, #0
 8001f18:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f22:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001f26:	2200      	movs	r2, #0
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4818      	ldr	r0, [pc, #96]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001f2c:	f003 f9ca 	bl	80052c4 <HAL_TIM_PWM_ConfigChannel>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001f36:	f000 fc7d 	bl	8002834 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f52:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f62:	2300      	movs	r3, #0
 8001f64:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f66:	2300      	movs	r3, #0
 8001f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4807      	ldr	r0, [pc, #28]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001f70:	f003 ff46 	bl	8005e00 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8001f7a:	f000 fc5b 	bl	8002834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f7e:	4803      	ldr	r0, [pc, #12]	@ (8001f8c <MX_TIM1_Init+0x118>)
 8001f80:	f000 fcba 	bl	80028f8 <HAL_TIM_MspPostInit>

}
 8001f84:	bf00      	nop
 8001f86:	3758      	adds	r7, #88	@ 0x58
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20000230 	.word	0x20000230
 8001f90:	40012c00 	.word	0x40012c00

08001f94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	@ 0x28
 8001f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f9a:	f107 031c 	add.w	r3, r7, #28
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]
 8001fa4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fa6:	463b      	mov	r3, r7
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	60da      	str	r2, [r3, #12]
 8001fb2:	611a      	str	r2, [r3, #16]
 8001fb4:	615a      	str	r2, [r3, #20]
 8001fb6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fb8:	4b29      	ldr	r3, [pc, #164]	@ (8002060 <MX_TIM2_Init+0xcc>)
 8001fba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001fbe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fc0:	4b27      	ldr	r3, [pc, #156]	@ (8002060 <MX_TIM2_Init+0xcc>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc6:	4b26      	ldr	r3, [pc, #152]	@ (8002060 <MX_TIM2_Init+0xcc>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7199;
 8001fcc:	4b24      	ldr	r3, [pc, #144]	@ (8002060 <MX_TIM2_Init+0xcc>)
 8001fce:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001fd2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd4:	4b22      	ldr	r3, [pc, #136]	@ (8002060 <MX_TIM2_Init+0xcc>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001fda:	4b21      	ldr	r3, [pc, #132]	@ (8002060 <MX_TIM2_Init+0xcc>)
 8001fdc:	2280      	movs	r2, #128	@ 0x80
 8001fde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fe0:	481f      	ldr	r0, [pc, #124]	@ (8002060 <MX_TIM2_Init+0xcc>)
 8001fe2:	f002 fe6d 	bl	8004cc0 <HAL_TIM_PWM_Init>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001fec:	f000 fc22 	bl	8002834 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ff8:	f107 031c 	add.w	r3, r7, #28
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4818      	ldr	r0, [pc, #96]	@ (8002060 <MX_TIM2_Init+0xcc>)
 8002000:	f003 fe72 	bl	8005ce8 <HAL_TIMEx_MasterConfigSynchronization>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800200a:	f000 fc13 	bl	8002834 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800200e:	2360      	movs	r3, #96	@ 0x60
 8002010:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 3600;
 8002012:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8002016:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002018:	2300      	movs	r3, #0
 800201a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800201c:	2300      	movs	r3, #0
 800201e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002020:	463b      	mov	r3, r7
 8002022:	2200      	movs	r2, #0
 8002024:	4619      	mov	r1, r3
 8002026:	480e      	ldr	r0, [pc, #56]	@ (8002060 <MX_TIM2_Init+0xcc>)
 8002028:	f003 f94c 	bl	80052c4 <HAL_TIM_PWM_ConfigChannel>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8002032:	f000 fbff 	bl	8002834 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8002036:	2300      	movs	r3, #0
 8002038:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800203a:	463b      	mov	r3, r7
 800203c:	2208      	movs	r2, #8
 800203e:	4619      	mov	r1, r3
 8002040:	4807      	ldr	r0, [pc, #28]	@ (8002060 <MX_TIM2_Init+0xcc>)
 8002042:	f003 f93f 	bl	80052c4 <HAL_TIM_PWM_ConfigChannel>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 800204c:	f000 fbf2 	bl	8002834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002050:	4803      	ldr	r0, [pc, #12]	@ (8002060 <MX_TIM2_Init+0xcc>)
 8002052:	f000 fc51 	bl	80028f8 <HAL_TIM_MspPostInit>

}
 8002056:	bf00      	nop
 8002058:	3728      	adds	r7, #40	@ 0x28
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	2000027c 	.word	0x2000027c

08002064 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002068:	4b14      	ldr	r3, [pc, #80]	@ (80020bc <MX_USART2_UART_Init+0x58>)
 800206a:	4a15      	ldr	r2, [pc, #84]	@ (80020c0 <MX_USART2_UART_Init+0x5c>)
 800206c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800206e:	4b13      	ldr	r3, [pc, #76]	@ (80020bc <MX_USART2_UART_Init+0x58>)
 8002070:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002074:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002076:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <MX_USART2_UART_Init+0x58>)
 8002078:	2200      	movs	r2, #0
 800207a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800207c:	4b0f      	ldr	r3, [pc, #60]	@ (80020bc <MX_USART2_UART_Init+0x58>)
 800207e:	2200      	movs	r2, #0
 8002080:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002082:	4b0e      	ldr	r3, [pc, #56]	@ (80020bc <MX_USART2_UART_Init+0x58>)
 8002084:	2200      	movs	r2, #0
 8002086:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002088:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <MX_USART2_UART_Init+0x58>)
 800208a:	220c      	movs	r2, #12
 800208c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800208e:	4b0b      	ldr	r3, [pc, #44]	@ (80020bc <MX_USART2_UART_Init+0x58>)
 8002090:	2200      	movs	r2, #0
 8002092:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002094:	4b09      	ldr	r3, [pc, #36]	@ (80020bc <MX_USART2_UART_Init+0x58>)
 8002096:	2200      	movs	r2, #0
 8002098:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800209a:	4b08      	ldr	r3, [pc, #32]	@ (80020bc <MX_USART2_UART_Init+0x58>)
 800209c:	2200      	movs	r2, #0
 800209e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020a0:	4b06      	ldr	r3, [pc, #24]	@ (80020bc <MX_USART2_UART_Init+0x58>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020a6:	4805      	ldr	r0, [pc, #20]	@ (80020bc <MX_USART2_UART_Init+0x58>)
 80020a8:	f003 ff4e 	bl	8005f48 <HAL_UART_Init>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80020b2:	f000 fbbf 	bl	8002834 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	200002c8 	.word	0x200002c8
 80020c0:	40004400 	.word	0x40004400

080020c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08a      	sub	sp, #40	@ 0x28
 80020c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ca:	f107 0314 	add.w	r3, r7, #20
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	605a      	str	r2, [r3, #4]
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	60da      	str	r2, [r3, #12]
 80020d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020da:	4b43      	ldr	r3, [pc, #268]	@ (80021e8 <MX_GPIO_Init+0x124>)
 80020dc:	695b      	ldr	r3, [r3, #20]
 80020de:	4a42      	ldr	r2, [pc, #264]	@ (80021e8 <MX_GPIO_Init+0x124>)
 80020e0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80020e4:	6153      	str	r3, [r2, #20]
 80020e6:	4b40      	ldr	r3, [pc, #256]	@ (80021e8 <MX_GPIO_Init+0x124>)
 80020e8:	695b      	ldr	r3, [r3, #20]
 80020ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020ee:	613b      	str	r3, [r7, #16]
 80020f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80020f2:	4b3d      	ldr	r3, [pc, #244]	@ (80021e8 <MX_GPIO_Init+0x124>)
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	4a3c      	ldr	r2, [pc, #240]	@ (80021e8 <MX_GPIO_Init+0x124>)
 80020f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020fc:	6153      	str	r3, [r2, #20]
 80020fe:	4b3a      	ldr	r3, [pc, #232]	@ (80021e8 <MX_GPIO_Init+0x124>)
 8002100:	695b      	ldr	r3, [r3, #20]
 8002102:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800210a:	4b37      	ldr	r3, [pc, #220]	@ (80021e8 <MX_GPIO_Init+0x124>)
 800210c:	695b      	ldr	r3, [r3, #20]
 800210e:	4a36      	ldr	r2, [pc, #216]	@ (80021e8 <MX_GPIO_Init+0x124>)
 8002110:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002114:	6153      	str	r3, [r2, #20]
 8002116:	4b34      	ldr	r3, [pc, #208]	@ (80021e8 <MX_GPIO_Init+0x124>)
 8002118:	695b      	ldr	r3, [r3, #20]
 800211a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211e:	60bb      	str	r3, [r7, #8]
 8002120:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002122:	4b31      	ldr	r3, [pc, #196]	@ (80021e8 <MX_GPIO_Init+0x124>)
 8002124:	695b      	ldr	r3, [r3, #20]
 8002126:	4a30      	ldr	r2, [pc, #192]	@ (80021e8 <MX_GPIO_Init+0x124>)
 8002128:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800212c:	6153      	str	r3, [r2, #20]
 800212e:	4b2e      	ldr	r3, [pc, #184]	@ (80021e8 <MX_GPIO_Init+0x124>)
 8002130:	695b      	ldr	r3, [r3, #20]
 8002132:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002136:	607b      	str	r3, [r7, #4]
 8002138:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DM542_DIR_Pin|DM542_EN_Pin|LD2_Pin, GPIO_PIN_RESET);
 800213a:	2200      	movs	r2, #0
 800213c:	2132      	movs	r1, #50	@ 0x32
 800213e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002142:	f001 f921 	bl	8003388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L298_IN1_Pin|L298_IN2_Pin, GPIO_PIN_RESET);
 8002146:	2200      	movs	r2, #0
 8002148:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 800214c:	4827      	ldr	r0, [pc, #156]	@ (80021ec <MX_GPIO_Init+0x128>)
 800214e:	f001 f91b 	bl	8003388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002152:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002156:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002158:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800215c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215e:	2300      	movs	r3, #0
 8002160:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	4619      	mov	r1, r3
 8002168:	4821      	ldr	r0, [pc, #132]	@ (80021f0 <MX_GPIO_Init+0x12c>)
 800216a:	f000 ff6b 	bl	8003044 <HAL_GPIO_Init>

  /*Configure GPIO pins : DM542_DIR_Pin DM542_EN_Pin */
  GPIO_InitStruct.Pin = DM542_DIR_Pin|DM542_EN_Pin;
 800216e:	2312      	movs	r3, #18
 8002170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002172:	2301      	movs	r3, #1
 8002174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002176:	2300      	movs	r3, #0
 8002178:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217a:	2300      	movs	r3, #0
 800217c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217e:	f107 0314 	add.w	r3, r7, #20
 8002182:	4619      	mov	r1, r3
 8002184:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002188:	f000 ff5c 	bl	8003044 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800218c:	2320      	movs	r3, #32
 800218e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002190:	2301      	movs	r3, #1
 8002192:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002194:	2301      	movs	r3, #1
 8002196:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002198:	2300      	movs	r3, #0
 800219a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800219c:	f107 0314 	add.w	r3, r7, #20
 80021a0:	4619      	mov	r1, r3
 80021a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021a6:	f000 ff4d 	bl	8003044 <HAL_GPIO_Init>

  /*Configure GPIO pins : L298_IN1_Pin L298_IN2_Pin */
  GPIO_InitStruct.Pin = L298_IN1_Pin|L298_IN2_Pin;
 80021aa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80021ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021b0:	2301      	movs	r3, #1
 80021b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b8:	2300      	movs	r3, #0
 80021ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	4619      	mov	r1, r3
 80021c2:	480a      	ldr	r0, [pc, #40]	@ (80021ec <MX_GPIO_Init+0x128>)
 80021c4:	f000 ff3e 	bl	8003044 <HAL_GPIO_Init>

  /*Configure GPIO pin : HOME_Pin */
  GPIO_InitStruct.Pin = HOME_Pin;
 80021c8:	2320      	movs	r3, #32
 80021ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021cc:	2300      	movs	r3, #0
 80021ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HOME_GPIO_Port, &GPIO_InitStruct);
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	4619      	mov	r1, r3
 80021da:	4804      	ldr	r0, [pc, #16]	@ (80021ec <MX_GPIO_Init+0x128>)
 80021dc:	f000 ff32 	bl	8003044 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80021e0:	bf00      	nop
 80021e2:	3728      	adds	r7, #40	@ 0x28
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	40021000 	.word	0x40021000
 80021ec:	48000400 	.word	0x48000400
 80021f0:	48000800 	.word	0x48000800

080021f4 <Machine_Task>:

/* USER CODE BEGIN 4 */

// Tarea principal de la m√°quina de estados
static void Machine_Task(void)
{
 80021f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021f6:	b09f      	sub	sp, #124	@ 0x7c
 80021f8:	af0a      	add	r7, sp, #40	@ 0x28
  switch (g_state) {
 80021fa:	4ba0      	ldr	r3, [pc, #640]	@ (800247c <Machine_Task+0x288>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	2b02      	cmp	r3, #2
 8002202:	f000 80d3 	beq.w	80023ac <Machine_Task+0x1b8>
 8002206:	2b02      	cmp	r3, #2
 8002208:	f300 82b3 	bgt.w	8002772 <Machine_Task+0x57e>
 800220c:	2b00      	cmp	r3, #0
 800220e:	d002      	beq.n	8002216 <Machine_Task+0x22>
 8002210:	2b01      	cmp	r3, #1
 8002212:	d02c      	beq.n	800226e <Machine_Task+0x7a>
 8002214:	e2ad      	b.n	8002772 <Machine_Task+0x57e>
  case STATE_HOMING:


	// 1) Asegurar direcci√≥n hacia el sensor HOME
    //    Eleg√≠ el sentido correcto seg√∫n c√≥mo est√© montado.
    Steppers_SetDir(1);                         // 1 va a home , 0 va a afuera
 8002216:	2001      	movs	r0, #1
 8002218:	f7ff fa4e 	bl	80016b8 <Steppers_SetDir>

    // 2) Asegurar que el stepper est√© movi√©ndose a velocidad de homing
    Steppers_SetStepFreq_Hz(FSTEP_HOME_HZ);
 800221c:	ed9f 0a98 	vldr	s0, [pc, #608]	@ 8002480 <Machine_Task+0x28c>
 8002220:	f7ff fa6c 	bl	80016fc <Steppers_SetStepFreq_Hz>

    // 3) Chequear sensor HOME
    if (HomeSensor_IsActive()) {
 8002224:	f7ff fcb6 	bl	8001b94 <HomeSensor_IsActive>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	f000 82a5 	beq.w	800277a <Machine_Task+0x586>
      // Llegamos al sensor: detener stepper y fijar origen
      Steppers_SetStepFreq_Hz(0.0f);
 8002230:	ed9f 0a94 	vldr	s0, [pc, #592]	@ 8002484 <Machine_Task+0x290>
 8002234:	f7ff fa62 	bl	80016fc <Steppers_SetStepFreq_Hz>
      HAL_Delay(700);
 8002238:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800223c:	f000 fdcc 	bl	8002dd8 <HAL_Delay>
      g_pos_steps = 0;
 8002240:	4b91      	ldr	r3, [pc, #580]	@ (8002488 <Machine_Task+0x294>)
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
      g_min_steps = 0;      // pod√©s redefinir l√≠mites ac√° si quer√©s
 8002246:	4b91      	ldr	r3, [pc, #580]	@ (800248c <Machine_Task+0x298>)
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
      // g_max_steps ya lo calculaste antes con traverse_width_mm
	      g_homed_done = 1;
 800224c:	4b90      	ldr	r3, [pc, #576]	@ (8002490 <Machine_Task+0x29c>)
 800224e:	2201      	movs	r2, #1
 8002250:	701a      	strb	r2, [r3, #0]
	      s_backoff_done = 0;   // despu√©s del homing haremos el retroceso de 5 mm
 8002252:	4b90      	ldr	r3, [pc, #576]	@ (8002494 <Machine_Task+0x2a0>)
 8002254:	2200      	movs	r2, #0
 8002256:	701a      	strb	r2, [r3, #0]
	      g_offset60_done = 0;  // todav√≠a no hicimos el avance de 60mm
 8002258:	4b8f      	ldr	r3, [pc, #572]	@ (8002498 <Machine_Task+0x2a4>)
 800225a:	2200      	movs	r2, #0
 800225c:	701a      	strb	r2, [r3, #0]

      // M√°s adelante ac√° pod√©s hacer un backoff (retroceder unos pasos)
      // si necesit√°s separar del sensor f√≠sico.

      debug_printf("[HOMING] Detectado HOME. pos=0\r\n");
 800225e:	488f      	ldr	r0, [pc, #572]	@ (800249c <Machine_Task+0x2a8>)
 8002260:	f7fe fd38 	bl	8000cd4 <debug_printf>
	  SetState(STATE_IDLE, "homing completado");
 8002264:	498e      	ldr	r1, [pc, #568]	@ (80024a0 <Machine_Task+0x2ac>)
 8002266:	2001      	movs	r0, #1
 8002268:	f7fe fda6 	bl	8000db8 <SetState>


    }
    break;
 800226c:	e285      	b.n	800277a <Machine_Task+0x586>

  case STATE_IDLE:
  {

    // Bot√≥n START siempre marca el pedido de ciclo
    if (Button_Read())
 800226e:	f7ff fce9 	bl	8001c44 <Button_Read>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d005      	beq.n	8002284 <Machine_Task+0x90>
    {
      g_run_requested = 1;
 8002278:	4b8a      	ldr	r3, [pc, #552]	@ (80024a4 <Machine_Task+0x2b0>)
 800227a:	2201      	movs	r2, #1
 800227c:	701a      	strb	r2, [r3, #0]
      debug_printf("[IDLE] START recibido\r\n");
 800227e:	488a      	ldr	r0, [pc, #552]	@ (80024a8 <Machine_Task+0x2b4>)
 8002280:	f7fe fd28 	bl	8000cd4 <debug_printf>
    }

    // Si no hay pedido de ciclo, quieto
    Steppers_SetStepFreq_Hz(0.0f);
 8002284:	ed9f 0a7f 	vldr	s0, [pc, #508]	@ 8002484 <Machine_Task+0x290>
 8002288:	f7ff fa38 	bl	80016fc <Steppers_SetStepFreq_Hz>
    if (!g_run_requested) break;
 800228c:	4b85      	ldr	r3, [pc, #532]	@ (80024a4 <Machine_Task+0x2b0>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	f000 8274 	beq.w	800277e <Machine_Task+0x58a>

    // Si el sensor est√° activo, damos por homing hecho
    if (HomeSensor_IsActive()) {
 8002296:	f7ff fc7d 	bl	8001b94 <HomeSensor_IsActive>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d005      	beq.n	80022ac <Machine_Task+0xb8>
      g_homed_done = 1;
 80022a0:	4b7b      	ldr	r3, [pc, #492]	@ (8002490 <Machine_Task+0x29c>)
 80022a2:	2201      	movs	r2, #1
 80022a4:	701a      	strb	r2, [r3, #0]
      g_pos_steps = 0;
 80022a6:	4b78      	ldr	r3, [pc, #480]	@ (8002488 <Machine_Task+0x294>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
    }

    // 1) Si todav√≠a NO se hizo homing en esta sesi√≥n, ir a HOMING
    if (!g_homed_done)
 80022ac:	4b78      	ldr	r3, [pc, #480]	@ (8002490 <Machine_Task+0x29c>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d104      	bne.n	80022be <Machine_Task+0xca>
    {
      SetState(STATE_HOMING, "pedido de ciclo");
 80022b4:	497d      	ldr	r1, [pc, #500]	@ (80024ac <Machine_Task+0x2b8>)
 80022b6:	2000      	movs	r0, #0
 80022b8:	f7fe fd7e 	bl	8000db8 <SetState>
      break;
 80022bc:	e262      	b.n	8002784 <Machine_Task+0x590>
    }


    // 2) Tras HOMING, avanzar primero 60mm alej√°ndonos de HOME antes de entrar a RUNNING
    if (!g_offset60_done)
 80022be:	4b76      	ldr	r3, [pc, #472]	@ (8002498 <Machine_Task+0x2a4>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d14f      	bne.n	8002366 <Machine_Task+0x172>
    {
      float k_spmm = steps_per_mm(&cfg);
 80022c6:	487a      	ldr	r0, [pc, #488]	@ (80024b0 <Machine_Task+0x2bc>)
 80022c8:	f7ff f920 	bl	800150c <steps_per_mm>
 80022cc:	ed87 0a05 	vstr	s0, [r7, #20]
      int32_t target_steps = (int32_t)lroundf(60.0f * k_spmm); // 60mm desde HOME
 80022d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80022d4:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 80024b4 <Machine_Task+0x2c0>
 80022d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022dc:	eeb0 0a67 	vmov.f32	s0, s15
 80022e0:	f007 fc02 	bl	8009ae8 <lroundf>
 80022e4:	64f8      	str	r0, [r7, #76]	@ 0x4c
      // Evitar quedar justo en el l√≠mite para no rebotar al instante
      int32_t max_target = g_max_steps - g_limit_clear_steps;
 80022e6:	4b74      	ldr	r3, [pc, #464]	@ (80024b8 <Machine_Task+0x2c4>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	4b74      	ldr	r3, [pc, #464]	@ (80024bc <Machine_Task+0x2c8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      if (max_target < 0) max_target = 0;
 80022f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	da01      	bge.n	80022fc <Machine_Task+0x108>
 80022f8:	2300      	movs	r3, #0
 80022fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      if (target_steps > max_target) target_steps = max_target;
 80022fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80022fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002300:	429a      	cmp	r2, r3
 8002302:	dd01      	ble.n	8002308 <Machine_Task+0x114>
 8002304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002306:	64fb      	str	r3, [r7, #76]	@ 0x4c

      // Direcci√≥n alej√°ndose de HOME (incrementa posici√≥n)
      g_run_dir = 0;
 8002308:	4b6d      	ldr	r3, [pc, #436]	@ (80024c0 <Machine_Task+0x2cc>)
 800230a:	2200      	movs	r2, #0
 800230c:	701a      	strb	r2, [r3, #0]
      Steppers_SetDir(g_run_dir);
 800230e:	4b6c      	ldr	r3, [pc, #432]	@ (80024c0 <Machine_Task+0x2cc>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	4618      	mov	r0, r3
 8002314:	f7ff f9d0 	bl	80016b8 <Steppers_SetDir>

      if (g_pos_steps < target_steps)
 8002318:	4b5b      	ldr	r3, [pc, #364]	@ (8002488 <Machine_Task+0x294>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800231e:	429a      	cmp	r2, r3
 8002320:	dd0b      	ble.n	800233a <Machine_Task+0x146>
      {
        // Seguimos avanzando hacia los 60mm
        Steppers_SetStepFreq_Hz(FSTEP_HOME_HZ);
 8002322:	ed9f 0a57 	vldr	s0, [pc, #348]	@ 8002480 <Machine_Task+0x28c>
 8002326:	f7ff f9e9 	bl	80016fc <Steppers_SetStepFreq_Hz>
        debug_printf("[IDLE] Offset 60mm: pos=%ld steps, target=%ld\r\n",
 800232a:	4b57      	ldr	r3, [pc, #348]	@ (8002488 <Machine_Task+0x294>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002330:	4619      	mov	r1, r3
 8002332:	4864      	ldr	r0, [pc, #400]	@ (80024c4 <Machine_Task+0x2d0>)
 8002334:	f7fe fcce 	bl	8000cd4 <debug_printf>
                     (long)g_pos_steps, (long)target_steps);
        break; // a√∫n no llegamos, no pasar a RUNNING
 8002338:	e224      	b.n	8002784 <Machine_Task+0x590>
      }

      // Llegamos (o superamos levemente) los 60mm
      Steppers_SetStepFreq_Hz(0.0f);
 800233a:	ed9f 0a52 	vldr	s0, [pc, #328]	@ 8002484 <Machine_Task+0x290>
 800233e:	f7ff f9dd 	bl	80016fc <Steppers_SetStepFreq_Hz>
      g_offset60_done = 1;
 8002342:	4b55      	ldr	r3, [pc, #340]	@ (8002498 <Machine_Task+0x2a4>)
 8002344:	2201      	movs	r2, #1
 8002346:	701a      	strb	r2, [r3, #0]
      // Re-centrar coordenadas: este punto pasa a ser pos=0/min=0
      g_pos_steps = 0;
 8002348:	4b4f      	ldr	r3, [pc, #316]	@ (8002488 <Machine_Task+0x294>)
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]
      g_min_steps = 0;
 800234e:	4b4f      	ldr	r3, [pc, #316]	@ (800248c <Machine_Task+0x298>)
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
      g_last_limit_hit = LIMIT_NONE;
 8002354:	4b5c      	ldr	r3, [pc, #368]	@ (80024c8 <Machine_Task+0x2d4>)
 8002356:	2200      	movs	r2, #0
 8002358:	701a      	strb	r2, [r3, #0]
      debug_printf("[IDLE] Offset 60mm completado. Nuevo origen pos=0 (steps=%ld)\r\n", (long)g_pos_steps);
 800235a:	4b4b      	ldr	r3, [pc, #300]	@ (8002488 <Machine_Task+0x294>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4619      	mov	r1, r3
 8002360:	485a      	ldr	r0, [pc, #360]	@ (80024cc <Machine_Task+0x2d8>)
 8002362:	f7fe fcb7 	bl	8000cd4 <debug_printf>
      // seguimos con la l√≥gica normal para entrar a RUNNING
    }

    // 3) Todo listo ‚Üí arrancar RUNNING autom√°ticamente
    Steppers_SetStepFreq_Hz(0.0f);
 8002366:	ed9f 0a47 	vldr	s0, [pc, #284]	@ 8002484 <Machine_Task+0x290>
 800236a:	f7ff f9c7 	bl	80016fc <Steppers_SetStepFreq_Hz>
    float f = Compute_Stepper_Freq_From_DC(&cfg);
 800236e:	4850      	ldr	r0, [pc, #320]	@ (80024b0 <Machine_Task+0x2bc>)
 8002370:	f7ff fc20 	bl	8001bb4 <Compute_Stepper_Freq_From_DC>
 8002374:	ed87 0a04 	vstr	s0, [r7, #16]

    // Reset de contadores de pasada y banderas de l√≠mites
    g_traverse_passes_done = 0;
 8002378:	4b55      	ldr	r3, [pc, #340]	@ (80024d0 <Machine_Task+0x2dc>)
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
    g_last_limit_hit = LIMIT_NONE;
 800237e:	4b52      	ldr	r3, [pc, #328]	@ (80024c8 <Machine_Task+0x2d4>)
 8002380:	2200      	movs	r2, #0
 8002382:	701a      	strb	r2, [r3, #0]

    // Nos aseguramos de ir alej√°ndonos de HOME
    g_run_dir = 0;
 8002384:	4b4e      	ldr	r3, [pc, #312]	@ (80024c0 <Machine_Task+0x2cc>)
 8002386:	2200      	movs	r2, #0
 8002388:	701a      	strb	r2, [r3, #0]
    Steppers_SetDir(g_run_dir);        // mismo comentario, invert√≠ si hace falta
 800238a:	4b4d      	ldr	r3, [pc, #308]	@ (80024c0 <Machine_Task+0x2cc>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff f992 	bl	80016b8 <Steppers_SetDir>
    Steppers_SetStepFreq_Hz(f);
 8002394:	ed97 0a04 	vldr	s0, [r7, #16]
 8002398:	f7ff f9b0 	bl	80016fc <Steppers_SetStepFreq_Hz>

    debug_printf("[IDLE] RUN request -> RUNNING\r\n");
 800239c:	484d      	ldr	r0, [pc, #308]	@ (80024d4 <Machine_Task+0x2e0>)
 800239e:	f7fe fc99 	bl	8000cd4 <debug_printf>

    SetState(STATE_RUNNING, "arranque de ciclo");
 80023a2:	494d      	ldr	r1, [pc, #308]	@ (80024d8 <Machine_Task+0x2e4>)
 80023a4:	2002      	movs	r0, #2
 80023a6:	f7fe fd07 	bl	8000db8 <SetState>
    break;
 80023aa:	e1eb      	b.n	8002784 <Machine_Task+0x590>
  {

    // Log peri√≥dico de avance: posici√≥n actual y distancia al pr√≥ximo rebote
    static uint32_t s_last_run_log_ms = 0;

    DC_StartForward(cfg.hbridge_duty_0_to_1);
 80023ac:	4b40      	ldr	r3, [pc, #256]	@ (80024b0 <Machine_Task+0x2bc>)
 80023ae:	edd3 7a06 	vldr	s15, [r3, #24]
 80023b2:	eeb0 0a67 	vmov.f32	s0, s15
 80023b6:	f7ff fbcc 	bl	8001b52 <DC_StartForward>

    // Rearmar detecci√≥n de l√≠mite solo tras haberse alejado del borde
    if (g_last_limit_hit != LIMIT_NONE) {
 80023ba:	4b43      	ldr	r3, [pc, #268]	@ (80024c8 <Machine_Task+0x2d4>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d014      	beq.n	80023ec <Machine_Task+0x1f8>
      if ((g_pos_steps > g_min_steps + g_limit_clear_steps) &&
 80023c2:	4b32      	ldr	r3, [pc, #200]	@ (800248c <Machine_Task+0x298>)
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	4b3d      	ldr	r3, [pc, #244]	@ (80024bc <Machine_Task+0x2c8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	441a      	add	r2, r3
 80023cc:	4b2e      	ldr	r3, [pc, #184]	@ (8002488 <Machine_Task+0x294>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	da0b      	bge.n	80023ec <Machine_Task+0x1f8>
          (g_pos_steps < g_max_steps - g_limit_clear_steps)) {
 80023d4:	4b38      	ldr	r3, [pc, #224]	@ (80024b8 <Machine_Task+0x2c4>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4b38      	ldr	r3, [pc, #224]	@ (80024bc <Machine_Task+0x2c8>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	1ad2      	subs	r2, r2, r3
 80023de:	4b2a      	ldr	r3, [pc, #168]	@ (8002488 <Machine_Task+0x294>)
 80023e0:	681b      	ldr	r3, [r3, #0]
      if ((g_pos_steps > g_min_steps + g_limit_clear_steps) &&
 80023e2:	429a      	cmp	r2, r3
 80023e4:	dd02      	ble.n	80023ec <Machine_Task+0x1f8>
        g_last_limit_hit = LIMIT_NONE;
 80023e6:	4b38      	ldr	r3, [pc, #224]	@ (80024c8 <Machine_Task+0x2d4>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	701a      	strb	r2, [r3, #0]
      }
    }

    // Chequeo de l√≠mites
    LimitHit_t hit = LIMIT_NONE;
 80023ec:	2300      	movs	r3, #0
 80023ee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t next_dir = g_run_dir;
 80023f2:	4b33      	ldr	r3, [pc, #204]	@ (80024c0 <Machine_Task+0x2cc>)
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    if (g_pos_steps >= g_max_steps) {
 80023fa:	4b23      	ldr	r3, [pc, #140]	@ (8002488 <Machine_Task+0x294>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	4b2e      	ldr	r3, [pc, #184]	@ (80024b8 <Machine_Task+0x2c4>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	db0a      	blt.n	800241c <Machine_Task+0x228>
      hit = LIMIT_MAX;
 8002406:	2302      	movs	r3, #2
 8002408:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      next_dir = 1;                 //  1 va a home. volver hacia HOME
 800240c:	2301      	movs	r3, #1
 800240e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      g_pos_steps = g_max_steps;    // clamp
 8002412:	4b29      	ldr	r3, [pc, #164]	@ (80024b8 <Machine_Task+0x2c4>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a1c      	ldr	r2, [pc, #112]	@ (8002488 <Machine_Task+0x294>)
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	e00f      	b.n	800243c <Machine_Task+0x248>
    } else if (g_pos_steps <= g_min_steps) {
 800241c:	4b1a      	ldr	r3, [pc, #104]	@ (8002488 <Machine_Task+0x294>)
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	4b1a      	ldr	r3, [pc, #104]	@ (800248c <Machine_Task+0x298>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	429a      	cmp	r2, r3
 8002426:	dc09      	bgt.n	800243c <Machine_Task+0x248>
      hit = LIMIT_MIN;
 8002428:	2301      	movs	r3, #1
 800242a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      next_dir = 0;                 // 0 se aleja de home .alejarse de HOME
 800242e:	2300      	movs	r3, #0
 8002430:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      g_pos_steps = g_min_steps;    // clamp
 8002434:	4b15      	ldr	r3, [pc, #84]	@ (800248c <Machine_Task+0x298>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a13      	ldr	r2, [pc, #76]	@ (8002488 <Machine_Task+0x294>)
 800243a:	6013      	str	r3, [r2, #0]
    }

    if (hit != LIMIT_NONE && hit != g_last_limit_hit) {
 800243c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002440:	2b00      	cmp	r3, #0
 8002442:	d07a      	beq.n	800253a <Machine_Task+0x346>
 8002444:	4b20      	ldr	r3, [pc, #128]	@ (80024c8 <Machine_Task+0x2d4>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800244c:	429a      	cmp	r2, r3
 800244e:	d074      	beq.n	800253a <Machine_Task+0x346>
      g_last_limit_hit = hit;
 8002450:	4a1d      	ldr	r2, [pc, #116]	@ (80024c8 <Machine_Task+0x2d4>)
 8002452:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002456:	7013      	strb	r3, [r2, #0]
      g_traverse_passes_done++;
 8002458:	4b1d      	ldr	r3, [pc, #116]	@ (80024d0 <Machine_Task+0x2dc>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	3301      	adds	r3, #1
 800245e:	4a1c      	ldr	r2, [pc, #112]	@ (80024d0 <Machine_Task+0x2dc>)
 8002460:	6013      	str	r3, [r2, #0]
      g_run_dir = next_dir;
 8002462:	4a17      	ldr	r2, [pc, #92]	@ (80024c0 <Machine_Task+0x2cc>)
 8002464:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002468:	7013      	strb	r3, [r2, #0]

      // Peque√±a pausa para amortiguar el rebote mec√°nico
     // Steppers_SetStepFreq_Hz(FSTEP_RUN_HZ);
      HAL_Delay(BOUNCE_DWELL_MS);
 800246a:	2078      	movs	r0, #120	@ 0x78
 800246c:	f000 fcb4 	bl	8002dd8 <HAL_Delay>

      // Log rebote una sola vez por evento de l√≠mite
      debug_printf("[RUNNING] Limite %s -> rebote dir=%u, pasada=%lu\r\n",
 8002470:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002474:	2b02      	cmp	r3, #2
 8002476:	d133      	bne.n	80024e0 <Machine_Task+0x2ec>
 8002478:	4918      	ldr	r1, [pc, #96]	@ (80024dc <Machine_Task+0x2e8>)
 800247a:	e032      	b.n	80024e2 <Machine_Task+0x2ee>
 800247c:	2000036b 	.word	0x2000036b
 8002480:	43480000 	.word	0x43480000
 8002484:	00000000 	.word	0x00000000
 8002488:	20000350 	.word	0x20000350
 800248c:	20000354 	.word	0x20000354
 8002490:	20000368 	.word	0x20000368
 8002494:	2000035c 	.word	0x2000035c
 8002498:	2000036a 	.word	0x2000036a
 800249c:	0800a218 	.word	0x0800a218
 80024a0:	0800a23c 	.word	0x0800a23c
 80024a4:	20000369 	.word	0x20000369
 80024a8:	0800a250 	.word	0x0800a250
 80024ac:	0800a268 	.word	0x0800a268
 80024b0:	20000000 	.word	0x20000000
 80024b4:	42700000 	.word	0x42700000
 80024b8:	20000358 	.word	0x20000358
 80024bc:	20000364 	.word	0x20000364
 80024c0:	2000002c 	.word	0x2000002c
 80024c4:	0800a278 	.word	0x0800a278
 80024c8:	2000036c 	.word	0x2000036c
 80024cc:	0800a2a8 	.word	0x0800a2a8
 80024d0:	20000360 	.word	0x20000360
 80024d4:	0800a2e8 	.word	0x0800a2e8
 80024d8:	0800a308 	.word	0x0800a308
 80024dc:	0800a31c 	.word	0x0800a31c
 80024e0:	49aa      	ldr	r1, [pc, #680]	@ (800278c <Machine_Task+0x598>)
 80024e2:	4bab      	ldr	r3, [pc, #684]	@ (8002790 <Machine_Task+0x59c>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	4baa      	ldr	r3, [pc, #680]	@ (8002794 <Machine_Task+0x5a0>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	48aa      	ldr	r0, [pc, #680]	@ (8002798 <Machine_Task+0x5a4>)
 80024ee:	f7fe fbf1 	bl	8000cd4 <debug_printf>
                   (hit == LIMIT_MAX) ? "MAX" : "MIN",
                   g_run_dir,
                   (unsigned long)g_traverse_passes_done);

      if (cfg.traverse_passes_target > 0 &&
 80024f2:	4baa      	ldr	r3, [pc, #680]	@ (800279c <Machine_Task+0x5a8>)
 80024f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d01f      	beq.n	800253a <Machine_Task+0x346>
          g_traverse_passes_done >= cfg.traverse_passes_target) {
 80024fa:	4ba8      	ldr	r3, [pc, #672]	@ (800279c <Machine_Task+0x5a8>)
 80024fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024fe:	4ba5      	ldr	r3, [pc, #660]	@ (8002794 <Machine_Task+0x5a0>)
 8002500:	681b      	ldr	r3, [r3, #0]
      if (cfg.traverse_passes_target > 0 &&
 8002502:	429a      	cmp	r2, r3
 8002504:	d819      	bhi.n	800253a <Machine_Task+0x346>
        Steppers_SetStepFreq_Hz(0.0f);
 8002506:	ed9f 0aa6 	vldr	s0, [pc, #664]	@ 80027a0 <Machine_Task+0x5ac>
 800250a:	f7ff f8f7 	bl	80016fc <Steppers_SetStepFreq_Hz>
        DC_Brake();
 800250e:	f7ff fb33 	bl	8001b78 <DC_Brake>
        g_run_requested = 0;
 8002512:	4ba4      	ldr	r3, [pc, #656]	@ (80027a4 <Machine_Task+0x5b0>)
 8002514:	2200      	movs	r2, #0
 8002516:	701a      	strb	r2, [r3, #0]
        g_homed_done = 0;     // queremos volver a homing
 8002518:	4ba3      	ldr	r3, [pc, #652]	@ (80027a8 <Machine_Task+0x5b4>)
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]
        s_backoff_done = 0;
 800251e:	4ba3      	ldr	r3, [pc, #652]	@ (80027ac <Machine_Task+0x5b8>)
 8002520:	2200      	movs	r2, #0
 8002522:	701a      	strb	r2, [r3, #0]
        SetState(STATE_HOMING, "RUN completo -> volver a HOME");
 8002524:	49a2      	ldr	r1, [pc, #648]	@ (80027b0 <Machine_Task+0x5bc>)
 8002526:	2000      	movs	r0, #0
 8002528:	f7fe fc46 	bl	8000db8 <SetState>
        debug_printf(">> Run completo (%lu pasadas). Estado: HOMING\r\n",
 800252c:	4b99      	ldr	r3, [pc, #612]	@ (8002794 <Machine_Task+0x5a0>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4619      	mov	r1, r3
 8002532:	48a0      	ldr	r0, [pc, #640]	@ (80027b4 <Machine_Task+0x5c0>)
 8002534:	f7fe fbce 	bl	8000cd4 <debug_printf>
                     (unsigned long)g_traverse_passes_done);
        break;
 8002538:	e124      	b.n	8002784 <Machine_Task+0x590>
      }
    }

    // Velocidad calculada desde los par√°metros de bobinado
    float f = Compute_Stepper_Freq_From_DC(&cfg);
 800253a:	4898      	ldr	r0, [pc, #608]	@ (800279c <Machine_Task+0x5a8>)
 800253c:	f7ff fb3a 	bl	8001bb4 <Compute_Stepper_Freq_From_DC>
 8002540:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34

    // Direcci√≥n de avance seg√∫n el sentido actual
    Steppers_SetDir(g_run_dir);            // invertir si ves que va para el otro lado
 8002544:	4b92      	ldr	r3, [pc, #584]	@ (8002790 <Machine_Task+0x59c>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff f8b5 	bl	80016b8 <Steppers_SetDir>

    // Aplicar frecuencia calculada
    Steppers_SetStepFreq_Hz(f);
 800254e:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8002552:	f7ff f8d3 	bl	80016fc <Steppers_SetStepFreq_Hz>

    // Telemetr√≠a: cu√°nto nos movimos y cu√°nto falta para rebotar
    uint32_t now_ms = HAL_GetTick();
 8002556:	f000 fc33 	bl	8002dc0 <HAL_GetTick>
 800255a:	6338      	str	r0, [r7, #48]	@ 0x30
    if (now_ms - s_last_run_log_ms >= 200) { // ~5 Hz para no saturar UART
 800255c:	4b96      	ldr	r3, [pc, #600]	@ (80027b8 <Machine_Task+0x5c4>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2bc7      	cmp	r3, #199	@ 0xc7
 8002566:	f240 810c 	bls.w	8002782 <Machine_Task+0x58e>
      s_last_run_log_ms = now_ms;
 800256a:	4a93      	ldr	r2, [pc, #588]	@ (80027b8 <Machine_Task+0x5c4>)
 800256c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800256e:	6013      	str	r3, [r2, #0]
      float k_spmm = steps_per_mm(&cfg);
 8002570:	488a      	ldr	r0, [pc, #552]	@ (800279c <Machine_Task+0x5a8>)
 8002572:	f7fe ffcb 	bl	800150c <steps_per_mm>
 8002576:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
      if (k_spmm < 1e-6f) k_spmm = 1.0f; // evitar div por cero si config inv√°lida
 800257a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800257e:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 80027bc <Machine_Task+0x5c8>
 8002582:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258a:	d502      	bpl.n	8002592 <Machine_Task+0x39e>
 800258c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002590:	643b      	str	r3, [r7, #64]	@ 0x40

      // Copias locales para evitar inconsistencias mientras se actualizan en la ISR
      int32_t pos_steps = g_pos_steps;
 8002592:	4b8b      	ldr	r3, [pc, #556]	@ (80027c0 <Machine_Task+0x5cc>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	62fb      	str	r3, [r7, #44]	@ 0x2c
      int32_t min_steps = g_min_steps;
 8002598:	4b8a      	ldr	r3, [pc, #552]	@ (80027c4 <Machine_Task+0x5d0>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	62bb      	str	r3, [r7, #40]	@ 0x28
      int32_t max_steps = g_max_steps;
 800259e:	4b8a      	ldr	r3, [pc, #552]	@ (80027c8 <Machine_Task+0x5d4>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	627b      	str	r3, [r7, #36]	@ 0x24

      // Escalado x10 para imprimir con enteros (evita %f en printf)
      int32_t pos_mm10         = (int32_t)lroundf(((float)pos_steps / k_spmm) * 10.0f);
 80025a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025a6:	ee07 3a90 	vmov	s15, r3
 80025aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80025ae:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80025b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025b6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80025ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025be:	eeb0 0a67 	vmov.f32	s0, s15
 80025c2:	f007 fa91 	bl	8009ae8 <lroundf>
 80025c6:	6238      	str	r0, [r7, #32]
      int32_t dist_to_min_mm10 = (int32_t)lroundf(((float)(pos_steps - min_steps) / k_spmm) * 10.0f);
 80025c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	ee07 3a90 	vmov	s15, r3
 80025d2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80025d6:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80025da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025de:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80025e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025e6:	eeb0 0a67 	vmov.f32	s0, s15
 80025ea:	f007 fa7d 	bl	8009ae8 <lroundf>
 80025ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
      if (dist_to_min_mm10 < 0) dist_to_min_mm10 = 0;
 80025f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	da01      	bge.n	80025fa <Machine_Task+0x406>
 80025f6:	2300      	movs	r3, #0
 80025f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      int32_t dist_to_max_mm10 = (int32_t)lroundf(((float)(max_steps - pos_steps) / k_spmm) * 10.0f);
 80025fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	ee07 3a90 	vmov	s15, r3
 8002604:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002608:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800260c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002610:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002614:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002618:	eeb0 0a67 	vmov.f32	s0, s15
 800261c:	f007 fa64 	bl	8009ae8 <lroundf>
 8002620:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (dist_to_max_mm10 < 0) dist_to_max_mm10 = 0;
 8002622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002624:	2b00      	cmp	r3, #0
 8002626:	da01      	bge.n	800262c <Machine_Task+0x438>
 8002628:	2300      	movs	r3, #0
 800262a:	63bb      	str	r3, [r7, #56]	@ 0x38
      int32_t dist_to_next_mm10 = g_run_dir ? dist_to_min_mm10 : dist_to_max_mm10;
 800262c:	4b58      	ldr	r3, [pc, #352]	@ (8002790 <Machine_Task+0x59c>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <Machine_Task+0x444>
 8002634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002636:	e000      	b.n	800263a <Machine_Task+0x446>
 8002638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800263a:	61fb      	str	r3, [r7, #28]
      int32_t f_hz10 = (int32_t)lroundf(f * 10.0f);
 800263c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002640:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002644:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002648:	eeb0 0a67 	vmov.f32	s0, s15
 800264c:	f007 fa4c 	bl	8009ae8 <lroundf>
 8002650:	61b8      	str	r0, [r7, #24]

      debug_printf("[RUNNING] pos=%ld.%01ldmm dir=%u f=%ld.%01ldHz -> faltan %ld.%01ldmm al rebote (min=%ld.%01ld, max=%ld.%01ld) steps=%ld\r\n",
 8002652:	6a3b      	ldr	r3, [r7, #32]
 8002654:	4a5d      	ldr	r2, [pc, #372]	@ (80027cc <Machine_Task+0x5d8>)
 8002656:	fb82 1203 	smull	r1, r2, r2, r3
 800265a:	1092      	asrs	r2, r2, #2
 800265c:	17db      	asrs	r3, r3, #31
 800265e:	eba2 0c03 	sub.w	ip, r2, r3
                   (long)(pos_mm10 / 10), (long)(labs(pos_mm10) % 10),
 8002662:	6a3b      	ldr	r3, [r7, #32]
 8002664:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002668:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
      debug_printf("[RUNNING] pos=%ld.%01ldmm dir=%u f=%ld.%01ldHz -> faltan %ld.%01ldmm al rebote (min=%ld.%01ld, max=%ld.%01ld) steps=%ld\r\n",
 800266c:	4b57      	ldr	r3, [pc, #348]	@ (80027cc <Machine_Task+0x5d8>)
 800266e:	fb83 1302 	smull	r1, r3, r3, r2
 8002672:	1099      	asrs	r1, r3, #2
 8002674:	17d3      	asrs	r3, r2, #31
 8002676:	1ace      	subs	r6, r1, r3
 8002678:	4633      	mov	r3, r6
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4433      	add	r3, r6
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	1ad6      	subs	r6, r2, r3
 8002682:	4b43      	ldr	r3, [pc, #268]	@ (8002790 <Machine_Task+0x59c>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	469e      	mov	lr, r3
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	4a50      	ldr	r2, [pc, #320]	@ (80027cc <Machine_Task+0x5d8>)
 800268c:	fb82 1203 	smull	r1, r2, r2, r3
 8002690:	1092      	asrs	r2, r2, #2
 8002692:	17db      	asrs	r3, r3, #31
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	60fb      	str	r3, [r7, #12]
                   g_run_dir,
                   (long)(f_hz10 / 10), (long)(labs(f_hz10) % 10),
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 800269e:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
      debug_printf("[RUNNING] pos=%ld.%01ldmm dir=%u f=%ld.%01ldHz -> faltan %ld.%01ldmm al rebote (min=%ld.%01ld, max=%ld.%01ld) steps=%ld\r\n",
 80026a2:	4b4a      	ldr	r3, [pc, #296]	@ (80027cc <Machine_Task+0x5d8>)
 80026a4:	fb83 2301 	smull	r2, r3, r3, r1
 80026a8:	109a      	asrs	r2, r3, #2
 80026aa:	17cb      	asrs	r3, r1, #31
 80026ac:	1ad2      	subs	r2, r2, r3
 80026ae:	4613      	mov	r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	4413      	add	r3, r2
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	1aca      	subs	r2, r1, r3
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	4944      	ldr	r1, [pc, #272]	@ (80027cc <Machine_Task+0x5d8>)
 80026bc:	fb81 0103 	smull	r0, r1, r1, r3
 80026c0:	1089      	asrs	r1, r1, #2
 80026c2:	17db      	asrs	r3, r3, #31
 80026c4:	1ac9      	subs	r1, r1, r3
 80026c6:	60b9      	str	r1, [r7, #8]
                   (long)(dist_to_next_mm10 / 10), (long)(labs(dist_to_next_mm10) % 10),
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 80026ce:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
      debug_printf("[RUNNING] pos=%ld.%01ldmm dir=%u f=%ld.%01ldHz -> faltan %ld.%01ldmm al rebote (min=%ld.%01ld, max=%ld.%01ld) steps=%ld\r\n",
 80026d2:	4b3e      	ldr	r3, [pc, #248]	@ (80027cc <Machine_Task+0x5d8>)
 80026d4:	fb83 1300 	smull	r1, r3, r3, r0
 80026d8:	1099      	asrs	r1, r3, #2
 80026da:	17c3      	asrs	r3, r0, #31
 80026dc:	1ac9      	subs	r1, r1, r3
 80026de:	460b      	mov	r3, r1
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	1ac1      	subs	r1, r0, r3
 80026e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026ea:	4838      	ldr	r0, [pc, #224]	@ (80027cc <Machine_Task+0x5d8>)
 80026ec:	fb80 4003 	smull	r4, r0, r0, r3
 80026f0:	1080      	asrs	r0, r0, #2
 80026f2:	17db      	asrs	r3, r3, #31
 80026f4:	1ac0      	subs	r0, r0, r3
 80026f6:	6078      	str	r0, [r7, #4]
                   (long)(dist_to_min_mm10 / 10), (long)(labs(dist_to_min_mm10) % 10),
 80026f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026fa:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 80026fe:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
      debug_printf("[RUNNING] pos=%ld.%01ldmm dir=%u f=%ld.%01ldHz -> faltan %ld.%01ldmm al rebote (min=%ld.%01ld, max=%ld.%01ld) steps=%ld\r\n",
 8002702:	4b32      	ldr	r3, [pc, #200]	@ (80027cc <Machine_Task+0x5d8>)
 8002704:	fb83 0304 	smull	r0, r3, r3, r4
 8002708:	1098      	asrs	r0, r3, #2
 800270a:	17e3      	asrs	r3, r4, #31
 800270c:	1ac0      	subs	r0, r0, r3
 800270e:	4603      	mov	r3, r0
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	4403      	add	r3, r0
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	1ae0      	subs	r0, r4, r3
 8002718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800271a:	4c2c      	ldr	r4, [pc, #176]	@ (80027cc <Machine_Task+0x5d8>)
 800271c:	fb84 5403 	smull	r5, r4, r4, r3
 8002720:	10a4      	asrs	r4, r4, #2
 8002722:	17db      	asrs	r3, r3, #31
 8002724:	1ae4      	subs	r4, r4, r3
 8002726:	603c      	str	r4, [r7, #0]
                   (long)(dist_to_max_mm10 / 10), (long)(labs(dist_to_max_mm10) % 10),
 8002728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800272a:	ea83 75e3 	eor.w	r5, r3, r3, asr #31
 800272e:	eba5 75e3 	sub.w	r5, r5, r3, asr #31
      debug_printf("[RUNNING] pos=%ld.%01ldmm dir=%u f=%ld.%01ldHz -> faltan %ld.%01ldmm al rebote (min=%ld.%01ld, max=%ld.%01ld) steps=%ld\r\n",
 8002732:	4b26      	ldr	r3, [pc, #152]	@ (80027cc <Machine_Task+0x5d8>)
 8002734:	fb83 4305 	smull	r4, r3, r3, r5
 8002738:	109c      	asrs	r4, r3, #2
 800273a:	17eb      	asrs	r3, r5, #31
 800273c:	1ae4      	subs	r4, r4, r3
 800273e:	4623      	mov	r3, r4
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4423      	add	r3, r4
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	1aec      	subs	r4, r5, r3
 8002748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800274a:	9308      	str	r3, [sp, #32]
 800274c:	9407      	str	r4, [sp, #28]
 800274e:	683c      	ldr	r4, [r7, #0]
 8002750:	9406      	str	r4, [sp, #24]
 8002752:	9005      	str	r0, [sp, #20]
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	9004      	str	r0, [sp, #16]
 8002758:	9103      	str	r1, [sp, #12]
 800275a:	68b9      	ldr	r1, [r7, #8]
 800275c:	9102      	str	r1, [sp, #8]
 800275e:	9201      	str	r2, [sp, #4]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	4673      	mov	r3, lr
 8002766:	4632      	mov	r2, r6
 8002768:	4661      	mov	r1, ip
 800276a:	4819      	ldr	r0, [pc, #100]	@ (80027d0 <Machine_Task+0x5dc>)
 800276c:	f7fe fab2 	bl	8000cd4 <debug_printf>
                   (long)pos_steps);
    }

    break;
 8002770:	e007      	b.n	8002782 <Machine_Task+0x58e>
  }

  default:
    g_state = STATE_HOMING;
 8002772:	4b18      	ldr	r3, [pc, #96]	@ (80027d4 <Machine_Task+0x5e0>)
 8002774:	2200      	movs	r2, #0
 8002776:	701a      	strb	r2, [r3, #0]
    break;
 8002778:	e004      	b.n	8002784 <Machine_Task+0x590>
    break;
 800277a:	bf00      	nop
 800277c:	e002      	b.n	8002784 <Machine_Task+0x590>
    if (!g_run_requested) break;
 800277e:	bf00      	nop
 8002780:	e000      	b.n	8002784 <Machine_Task+0x590>
    break;
 8002782:	bf00      	nop
  }
}
 8002784:	bf00      	nop
 8002786:	3754      	adds	r7, #84	@ 0x54
 8002788:	46bd      	mov	sp, r7
 800278a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800278c:	0800a320 	.word	0x0800a320
 8002790:	2000002c 	.word	0x2000002c
 8002794:	20000360 	.word	0x20000360
 8002798:	0800a324 	.word	0x0800a324
 800279c:	20000000 	.word	0x20000000
 80027a0:	00000000 	.word	0x00000000
 80027a4:	20000369 	.word	0x20000369
 80027a8:	20000368 	.word	0x20000368
 80027ac:	2000035c 	.word	0x2000035c
 80027b0:	0800a358 	.word	0x0800a358
 80027b4:	0800a378 	.word	0x0800a378
 80027b8:	200003b4 	.word	0x200003b4
 80027bc:	358637bd 	.word	0x358637bd
 80027c0:	20000350 	.word	0x20000350
 80027c4:	20000354 	.word	0x20000354
 80027c8:	20000358 	.word	0x20000358
 80027cc:	66666667 	.word	0x66666667
 80027d0:	0800a3a8 	.word	0x0800a3a8
 80027d4:	2000036b 	.word	0x2000036b

080027d8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027e8:	d119      	bne.n	800281e <HAL_TIM_PeriodElapsedCallback+0x46>
  {
    // Si el stepper est√° parado, no contamos posici√≥n (evita drift por PWM del DC)
    if (g_step_freq_hz <= 0.0f) return;
 80027ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002828 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80027ec:	edd3 7a00 	vldr	s15, [r3]
 80027f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027f8:	d910      	bls.n	800281c <HAL_TIM_PeriodElapsedCallback+0x44>

    // Siempre actualizamos la posici√≥n del carro
    // g_step_dir = 1 significa que vamos hacia HOME (decrementa pos)
    if (g_step_dir)
 80027fa:	4b0c      	ldr	r3, [pc, #48]	@ (800282c <HAL_TIM_PeriodElapsedCallback+0x54>)
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2b00      	cmp	r3, #0
 8002802:	d005      	beq.n	8002810 <HAL_TIM_PeriodElapsedCallback+0x38>
      g_pos_steps--;
 8002804:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	3b01      	subs	r3, #1
 800280a:	4a09      	ldr	r2, [pc, #36]	@ (8002830 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800280c:	6013      	str	r3, [r2, #0]
 800280e:	e006      	b.n	800281e <HAL_TIM_PeriodElapsedCallback+0x46>
    else
      g_pos_steps++;
 8002810:	4b07      	ldr	r3, [pc, #28]	@ (8002830 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	3301      	adds	r3, #1
 8002816:	4a06      	ldr	r2, [pc, #24]	@ (8002830 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002818:	6013      	str	r3, [r2, #0]
 800281a:	e000      	b.n	800281e <HAL_TIM_PeriodElapsedCallback+0x46>
    if (g_step_freq_hz <= 0.0f) return;
 800281c:	bf00      	nop
  }
}
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	2000022c 	.word	0x2000022c
 800282c:	20000228 	.word	0x20000228
 8002830:	20000350 	.word	0x20000350

08002834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002838:	b672      	cpsid	i
}
 800283a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800283c:	bf00      	nop
 800283e:	e7fd      	b.n	800283c <Error_Handler+0x8>

08002840 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002846:	4b0f      	ldr	r3, [pc, #60]	@ (8002884 <HAL_MspInit+0x44>)
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	4a0e      	ldr	r2, [pc, #56]	@ (8002884 <HAL_MspInit+0x44>)
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	6193      	str	r3, [r2, #24]
 8002852:	4b0c      	ldr	r3, [pc, #48]	@ (8002884 <HAL_MspInit+0x44>)
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	607b      	str	r3, [r7, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800285e:	4b09      	ldr	r3, [pc, #36]	@ (8002884 <HAL_MspInit+0x44>)
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	4a08      	ldr	r2, [pc, #32]	@ (8002884 <HAL_MspInit+0x44>)
 8002864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002868:	61d3      	str	r3, [r2, #28]
 800286a:	4b06      	ldr	r3, [pc, #24]	@ (8002884 <HAL_MspInit+0x44>)
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002872:	603b      	str	r3, [r7, #0]
 8002874:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002876:	2007      	movs	r0, #7
 8002878:	f000 fba2 	bl	8002fc0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800287c:	bf00      	nop
 800287e:	3708      	adds	r7, #8
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	40021000 	.word	0x40021000

08002888 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a16      	ldr	r2, [pc, #88]	@ (80028f0 <HAL_TIM_PWM_MspInit+0x68>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d10c      	bne.n	80028b4 <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800289a:	4b16      	ldr	r3, [pc, #88]	@ (80028f4 <HAL_TIM_PWM_MspInit+0x6c>)
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	4a15      	ldr	r2, [pc, #84]	@ (80028f4 <HAL_TIM_PWM_MspInit+0x6c>)
 80028a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80028a4:	6193      	str	r3, [r2, #24]
 80028a6:	4b13      	ldr	r3, [pc, #76]	@ (80028f4 <HAL_TIM_PWM_MspInit+0x6c>)
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 80028b2:	e018      	b.n	80028e6 <HAL_TIM_PWM_MspInit+0x5e>
  else if(htim_pwm->Instance==TIM2)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028bc:	d113      	bne.n	80028e6 <HAL_TIM_PWM_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028be:	4b0d      	ldr	r3, [pc, #52]	@ (80028f4 <HAL_TIM_PWM_MspInit+0x6c>)
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	4a0c      	ldr	r2, [pc, #48]	@ (80028f4 <HAL_TIM_PWM_MspInit+0x6c>)
 80028c4:	f043 0301 	orr.w	r3, r3, #1
 80028c8:	61d3      	str	r3, [r2, #28]
 80028ca:	4b0a      	ldr	r3, [pc, #40]	@ (80028f4 <HAL_TIM_PWM_MspInit+0x6c>)
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	60bb      	str	r3, [r7, #8]
 80028d4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028d6:	2200      	movs	r2, #0
 80028d8:	2100      	movs	r1, #0
 80028da:	201c      	movs	r0, #28
 80028dc:	f000 fb7b 	bl	8002fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028e0:	201c      	movs	r0, #28
 80028e2:	f000 fb94 	bl	800300e <HAL_NVIC_EnableIRQ>
}
 80028e6:	bf00      	nop
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40012c00 	.word	0x40012c00
 80028f4:	40021000 	.word	0x40021000

080028f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b08a      	sub	sp, #40	@ 0x28
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002900:	f107 0314 	add.w	r3, r7, #20
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	605a      	str	r2, [r3, #4]
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	60da      	str	r2, [r3, #12]
 800290e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a3b      	ldr	r2, [pc, #236]	@ (8002a04 <HAL_TIM_MspPostInit+0x10c>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d13b      	bne.n	8002992 <HAL_TIM_MspPostInit+0x9a>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800291a:	4b3b      	ldr	r3, [pc, #236]	@ (8002a08 <HAL_TIM_MspPostInit+0x110>)
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	4a3a      	ldr	r2, [pc, #232]	@ (8002a08 <HAL_TIM_MspPostInit+0x110>)
 8002920:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002924:	6153      	str	r3, [r2, #20]
 8002926:	4b38      	ldr	r3, [pc, #224]	@ (8002a08 <HAL_TIM_MspPostInit+0x110>)
 8002928:	695b      	ldr	r3, [r3, #20]
 800292a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800292e:	613b      	str	r3, [r7, #16]
 8002930:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002932:	4b35      	ldr	r3, [pc, #212]	@ (8002a08 <HAL_TIM_MspPostInit+0x110>)
 8002934:	695b      	ldr	r3, [r3, #20]
 8002936:	4a34      	ldr	r2, [pc, #208]	@ (8002a08 <HAL_TIM_MspPostInit+0x110>)
 8002938:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800293c:	6153      	str	r3, [r2, #20]
 800293e:	4b32      	ldr	r3, [pc, #200]	@ (8002a08 <HAL_TIM_MspPostInit+0x110>)
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PB13     ------> TIM1_CH1N
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800294a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800294e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002950:	2302      	movs	r3, #2
 8002952:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002954:	2300      	movs	r3, #0
 8002956:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002958:	2300      	movs	r3, #0
 800295a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800295c:	2306      	movs	r3, #6
 800295e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002960:	f107 0314 	add.w	r3, r7, #20
 8002964:	4619      	mov	r1, r3
 8002966:	4829      	ldr	r0, [pc, #164]	@ (8002a0c <HAL_TIM_MspPostInit+0x114>)
 8002968:	f000 fb6c 	bl	8003044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = L298_ENA_Pin;
 800296c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002972:	2302      	movs	r3, #2
 8002974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297a:	2300      	movs	r3, #0
 800297c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800297e:	2306      	movs	r3, #6
 8002980:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L298_ENA_GPIO_Port, &GPIO_InitStruct);
 8002982:	f107 0314 	add.w	r3, r7, #20
 8002986:	4619      	mov	r1, r3
 8002988:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800298c:	f000 fb5a 	bl	8003044 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002990:	e033      	b.n	80029fa <HAL_TIM_MspPostInit+0x102>
  else if(htim->Instance==TIM2)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800299a:	d12e      	bne.n	80029fa <HAL_TIM_MspPostInit+0x102>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800299c:	4b1a      	ldr	r3, [pc, #104]	@ (8002a08 <HAL_TIM_MspPostInit+0x110>)
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	4a19      	ldr	r2, [pc, #100]	@ (8002a08 <HAL_TIM_MspPostInit+0x110>)
 80029a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029a6:	6153      	str	r3, [r2, #20]
 80029a8:	4b17      	ldr	r3, [pc, #92]	@ (8002a08 <HAL_TIM_MspPostInit+0x110>)
 80029aa:	695b      	ldr	r3, [r3, #20]
 80029ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029b0:	60bb      	str	r3, [r7, #8]
 80029b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029b4:	2301      	movs	r3, #1
 80029b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b8:	2302      	movs	r3, #2
 80029ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c0:	2300      	movs	r3, #0
 80029c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80029c4:	2301      	movs	r3, #1
 80029c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c8:	f107 0314 	add.w	r3, r7, #20
 80029cc:	4619      	mov	r1, r3
 80029ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029d2:	f000 fb37 	bl	8003044 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80029d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029dc:	2302      	movs	r3, #2
 80029de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e4:	2300      	movs	r3, #0
 80029e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 80029e8:	230a      	movs	r3, #10
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ec:	f107 0314 	add.w	r3, r7, #20
 80029f0:	4619      	mov	r1, r3
 80029f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029f6:	f000 fb25 	bl	8003044 <HAL_GPIO_Init>
}
 80029fa:	bf00      	nop
 80029fc:	3728      	adds	r7, #40	@ 0x28
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	40012c00 	.word	0x40012c00
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	48000400 	.word	0x48000400

08002a10 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08a      	sub	sp, #40	@ 0x28
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a18:	f107 0314 	add.w	r3, r7, #20
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	609a      	str	r2, [r3, #8]
 8002a24:	60da      	str	r2, [r3, #12]
 8002a26:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a17      	ldr	r2, [pc, #92]	@ (8002a8c <HAL_UART_MspInit+0x7c>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d128      	bne.n	8002a84 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a32:	4b17      	ldr	r3, [pc, #92]	@ (8002a90 <HAL_UART_MspInit+0x80>)
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	4a16      	ldr	r2, [pc, #88]	@ (8002a90 <HAL_UART_MspInit+0x80>)
 8002a38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a3c:	61d3      	str	r3, [r2, #28]
 8002a3e:	4b14      	ldr	r3, [pc, #80]	@ (8002a90 <HAL_UART_MspInit+0x80>)
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a46:	613b      	str	r3, [r7, #16]
 8002a48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4a:	4b11      	ldr	r3, [pc, #68]	@ (8002a90 <HAL_UART_MspInit+0x80>)
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	4a10      	ldr	r2, [pc, #64]	@ (8002a90 <HAL_UART_MspInit+0x80>)
 8002a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a54:	6153      	str	r3, [r2, #20]
 8002a56:	4b0e      	ldr	r3, [pc, #56]	@ (8002a90 <HAL_UART_MspInit+0x80>)
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002a62:	230c      	movs	r3, #12
 8002a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a66:	2302      	movs	r3, #2
 8002a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a72:	2307      	movs	r3, #7
 8002a74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a76:	f107 0314 	add.w	r3, r7, #20
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a80:	f000 fae0 	bl	8003044 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002a84:	bf00      	nop
 8002a86:	3728      	adds	r7, #40	@ 0x28
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40004400 	.word	0x40004400
 8002a90:	40021000 	.word	0x40021000

08002a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a98:	bf00      	nop
 8002a9a:	e7fd      	b.n	8002a98 <NMI_Handler+0x4>

08002a9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002aa0:	bf00      	nop
 8002aa2:	e7fd      	b.n	8002aa0 <HardFault_Handler+0x4>

08002aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002aa8:	bf00      	nop
 8002aaa:	e7fd      	b.n	8002aa8 <MemManage_Handler+0x4>

08002aac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ab0:	bf00      	nop
 8002ab2:	e7fd      	b.n	8002ab0 <BusFault_Handler+0x4>

08002ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ab8:	bf00      	nop
 8002aba:	e7fd      	b.n	8002ab8 <UsageFault_Handler+0x4>

08002abc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ac0:	bf00      	nop
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr

08002aca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002aca:	b480      	push	{r7}
 8002acc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ace:	bf00      	nop
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002adc:	bf00      	nop
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002aea:	f000 f955 	bl	8002d98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aee:	bf00      	nop
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002af8:	4802      	ldr	r0, [pc, #8]	@ (8002b04 <TIM2_IRQHandler+0x10>)
 8002afa:	f002 fae1 	bl	80050c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002afe:	bf00      	nop
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	2000027c 	.word	0x2000027c

08002b08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  return 1;
 8002b0c:	2301      	movs	r3, #1
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <_kill>:

int _kill(int pid, int sig)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b22:	f004 ff35 	bl	8007990 <__errno>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2216      	movs	r2, #22
 8002b2a:	601a      	str	r2, [r3, #0]
  return -1;
 8002b2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <_exit>:

void _exit (int status)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f7ff ffe7 	bl	8002b18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b4a:	bf00      	nop
 8002b4c:	e7fd      	b.n	8002b4a <_exit+0x12>

08002b4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b086      	sub	sp, #24
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	60f8      	str	r0, [r7, #12]
 8002b56:	60b9      	str	r1, [r7, #8]
 8002b58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	617b      	str	r3, [r7, #20]
 8002b5e:	e00a      	b.n	8002b76 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b60:	f3af 8000 	nop.w
 8002b64:	4601      	mov	r1, r0
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	1c5a      	adds	r2, r3, #1
 8002b6a:	60ba      	str	r2, [r7, #8]
 8002b6c:	b2ca      	uxtb	r2, r1
 8002b6e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	3301      	adds	r3, #1
 8002b74:	617b      	str	r3, [r7, #20]
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	dbf0      	blt.n	8002b60 <_read+0x12>
  }

  return len;
 8002b7e:	687b      	ldr	r3, [r7, #4]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b94:	2300      	movs	r3, #0
 8002b96:	617b      	str	r3, [r7, #20]
 8002b98:	e009      	b.n	8002bae <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	1c5a      	adds	r2, r3, #1
 8002b9e:	60ba      	str	r2, [r7, #8]
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	3301      	adds	r3, #1
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	697a      	ldr	r2, [r7, #20]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	dbf1      	blt.n	8002b9a <_write+0x12>
  }
  return len;
 8002bb6:	687b      	ldr	r3, [r7, #4]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <_close>:

int _close(int file)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002bc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002be8:	605a      	str	r2, [r3, #4]
  return 0;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <_isatty>:

int _isatty(int file)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c00:	2301      	movs	r3, #1
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr

08002c0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b085      	sub	sp, #20
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	60f8      	str	r0, [r7, #12]
 8002c16:	60b9      	str	r1, [r7, #8]
 8002c18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c30:	4a14      	ldr	r2, [pc, #80]	@ (8002c84 <_sbrk+0x5c>)
 8002c32:	4b15      	ldr	r3, [pc, #84]	@ (8002c88 <_sbrk+0x60>)
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c3c:	4b13      	ldr	r3, [pc, #76]	@ (8002c8c <_sbrk+0x64>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d102      	bne.n	8002c4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c44:	4b11      	ldr	r3, [pc, #68]	@ (8002c8c <_sbrk+0x64>)
 8002c46:	4a12      	ldr	r2, [pc, #72]	@ (8002c90 <_sbrk+0x68>)
 8002c48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c4a:	4b10      	ldr	r3, [pc, #64]	@ (8002c8c <_sbrk+0x64>)
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4413      	add	r3, r2
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d207      	bcs.n	8002c68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c58:	f004 fe9a 	bl	8007990 <__errno>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	220c      	movs	r2, #12
 8002c60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002c66:	e009      	b.n	8002c7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c68:	4b08      	ldr	r3, [pc, #32]	@ (8002c8c <_sbrk+0x64>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c6e:	4b07      	ldr	r3, [pc, #28]	@ (8002c8c <_sbrk+0x64>)
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4413      	add	r3, r2
 8002c76:	4a05      	ldr	r2, [pc, #20]	@ (8002c8c <_sbrk+0x64>)
 8002c78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3718      	adds	r7, #24
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	20010000 	.word	0x20010000
 8002c88:	00000400 	.word	0x00000400
 8002c8c:	200003b8 	.word	0x200003b8
 8002c90:	20000510 	.word	0x20000510

08002c94 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c98:	4b06      	ldr	r3, [pc, #24]	@ (8002cb4 <SystemInit+0x20>)
 8002c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c9e:	4a05      	ldr	r2, [pc, #20]	@ (8002cb4 <SystemInit+0x20>)
 8002ca0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ca4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ca8:	bf00      	nop
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	e000ed00 	.word	0xe000ed00

08002cb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002cb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cf0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002cbc:	f7ff ffea 	bl	8002c94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cc0:	480c      	ldr	r0, [pc, #48]	@ (8002cf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002cc2:	490d      	ldr	r1, [pc, #52]	@ (8002cf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8002cfc <LoopForever+0xe>)
  movs r3, #0
 8002cc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cc8:	e002      	b.n	8002cd0 <LoopCopyDataInit>

08002cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cce:	3304      	adds	r3, #4

08002cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cd4:	d3f9      	bcc.n	8002cca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002d00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002cd8:	4c0a      	ldr	r4, [pc, #40]	@ (8002d04 <LoopForever+0x16>)
  movs r3, #0
 8002cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cdc:	e001      	b.n	8002ce2 <LoopFillZerobss>

08002cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ce0:	3204      	adds	r2, #4

08002ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ce4:	d3fb      	bcc.n	8002cde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ce6:	f004 fe59 	bl	800799c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cea:	f7fe ffc1 	bl	8001c70 <main>

08002cee <LoopForever>:

LoopForever:
    b LoopForever
 8002cee:	e7fe      	b.n	8002cee <LoopForever>
ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002cf0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cf8:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8002cfc:	0800a828 	.word	0x0800a828
  ldr r2, =_sbss
 8002d00:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8002d04:	2000050c 	.word	0x2000050c

08002d08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d08:	e7fe      	b.n	8002d08 <ADC1_2_IRQHandler>
	...

08002d0c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d10:	4b08      	ldr	r3, [pc, #32]	@ (8002d34 <HAL_Init+0x28>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a07      	ldr	r2, [pc, #28]	@ (8002d34 <HAL_Init+0x28>)
 8002d16:	f043 0310 	orr.w	r3, r3, #16
 8002d1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d1c:	2003      	movs	r0, #3
 8002d1e:	f000 f94f 	bl	8002fc0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d22:	2000      	movs	r0, #0
 8002d24:	f000 f808 	bl	8002d38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d28:	f7ff fd8a 	bl	8002840 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	40022000 	.word	0x40022000

08002d38 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d40:	4b12      	ldr	r3, [pc, #72]	@ (8002d8c <HAL_InitTick+0x54>)
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	4b12      	ldr	r3, [pc, #72]	@ (8002d90 <HAL_InitTick+0x58>)
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	4619      	mov	r1, r3
 8002d4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d56:	4618      	mov	r0, r3
 8002d58:	f000 f967 	bl	800302a <HAL_SYSTICK_Config>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e00e      	b.n	8002d84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2b0f      	cmp	r3, #15
 8002d6a:	d80a      	bhi.n	8002d82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d74:	f000 f92f 	bl	8002fd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d78:	4a06      	ldr	r2, [pc, #24]	@ (8002d94 <HAL_InitTick+0x5c>)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	e000      	b.n	8002d84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	20000030 	.word	0x20000030
 8002d90:	20000038 	.word	0x20000038
 8002d94:	20000034 	.word	0x20000034

08002d98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d9c:	4b06      	ldr	r3, [pc, #24]	@ (8002db8 <HAL_IncTick+0x20>)
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	461a      	mov	r2, r3
 8002da2:	4b06      	ldr	r3, [pc, #24]	@ (8002dbc <HAL_IncTick+0x24>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4413      	add	r3, r2
 8002da8:	4a04      	ldr	r2, [pc, #16]	@ (8002dbc <HAL_IncTick+0x24>)
 8002daa:	6013      	str	r3, [r2, #0]
}
 8002dac:	bf00      	nop
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	20000038 	.word	0x20000038
 8002dbc:	200003bc 	.word	0x200003bc

08002dc0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  return uwTick;  
 8002dc4:	4b03      	ldr	r3, [pc, #12]	@ (8002dd4 <HAL_GetTick+0x14>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	200003bc 	.word	0x200003bc

08002dd8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002de0:	f7ff ffee 	bl	8002dc0 <HAL_GetTick>
 8002de4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002df0:	d005      	beq.n	8002dfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002df2:	4b0a      	ldr	r3, [pc, #40]	@ (8002e1c <HAL_Delay+0x44>)
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	461a      	mov	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002dfe:	bf00      	nop
 8002e00:	f7ff ffde 	bl	8002dc0 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d8f7      	bhi.n	8002e00 <HAL_Delay+0x28>
  {
  }
}
 8002e10:	bf00      	nop
 8002e12:	bf00      	nop
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	20000038 	.word	0x20000038

08002e20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f003 0307 	and.w	r3, r3, #7
 8002e2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e30:	4b0c      	ldr	r3, [pc, #48]	@ (8002e64 <__NVIC_SetPriorityGrouping+0x44>)
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e36:	68ba      	ldr	r2, [r7, #8]
 8002e38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e52:	4a04      	ldr	r2, [pc, #16]	@ (8002e64 <__NVIC_SetPriorityGrouping+0x44>)
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	60d3      	str	r3, [r2, #12]
}
 8002e58:	bf00      	nop
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr
 8002e64:	e000ed00 	.word	0xe000ed00

08002e68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e6c:	4b04      	ldr	r3, [pc, #16]	@ (8002e80 <__NVIC_GetPriorityGrouping+0x18>)
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	0a1b      	lsrs	r3, r3, #8
 8002e72:	f003 0307 	and.w	r3, r3, #7
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	e000ed00 	.word	0xe000ed00

08002e84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	db0b      	blt.n	8002eae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e96:	79fb      	ldrb	r3, [r7, #7]
 8002e98:	f003 021f 	and.w	r2, r3, #31
 8002e9c:	4907      	ldr	r1, [pc, #28]	@ (8002ebc <__NVIC_EnableIRQ+0x38>)
 8002e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea2:	095b      	lsrs	r3, r3, #5
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	fa00 f202 	lsl.w	r2, r0, r2
 8002eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	e000e100 	.word	0xe000e100

08002ec0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	6039      	str	r1, [r7, #0]
 8002eca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	db0a      	blt.n	8002eea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	b2da      	uxtb	r2, r3
 8002ed8:	490c      	ldr	r1, [pc, #48]	@ (8002f0c <__NVIC_SetPriority+0x4c>)
 8002eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ede:	0112      	lsls	r2, r2, #4
 8002ee0:	b2d2      	uxtb	r2, r2
 8002ee2:	440b      	add	r3, r1
 8002ee4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ee8:	e00a      	b.n	8002f00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	b2da      	uxtb	r2, r3
 8002eee:	4908      	ldr	r1, [pc, #32]	@ (8002f10 <__NVIC_SetPriority+0x50>)
 8002ef0:	79fb      	ldrb	r3, [r7, #7]
 8002ef2:	f003 030f 	and.w	r3, r3, #15
 8002ef6:	3b04      	subs	r3, #4
 8002ef8:	0112      	lsls	r2, r2, #4
 8002efa:	b2d2      	uxtb	r2, r2
 8002efc:	440b      	add	r3, r1
 8002efe:	761a      	strb	r2, [r3, #24]
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	e000e100 	.word	0xe000e100
 8002f10:	e000ed00 	.word	0xe000ed00

08002f14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b089      	sub	sp, #36	@ 0x24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f003 0307 	and.w	r3, r3, #7
 8002f26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	f1c3 0307 	rsb	r3, r3, #7
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	bf28      	it	cs
 8002f32:	2304      	movcs	r3, #4
 8002f34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	3304      	adds	r3, #4
 8002f3a:	2b06      	cmp	r3, #6
 8002f3c:	d902      	bls.n	8002f44 <NVIC_EncodePriority+0x30>
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	3b03      	subs	r3, #3
 8002f42:	e000      	b.n	8002f46 <NVIC_EncodePriority+0x32>
 8002f44:	2300      	movs	r3, #0
 8002f46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43da      	mvns	r2, r3
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	401a      	ands	r2, r3
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f5c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	fa01 f303 	lsl.w	r3, r1, r3
 8002f66:	43d9      	mvns	r1, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f6c:	4313      	orrs	r3, r2
         );
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3724      	adds	r7, #36	@ 0x24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
	...

08002f7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f8c:	d301      	bcc.n	8002f92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e00f      	b.n	8002fb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f92:	4a0a      	ldr	r2, [pc, #40]	@ (8002fbc <SysTick_Config+0x40>)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	3b01      	subs	r3, #1
 8002f98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f9a:	210f      	movs	r1, #15
 8002f9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fa0:	f7ff ff8e 	bl	8002ec0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fa4:	4b05      	ldr	r3, [pc, #20]	@ (8002fbc <SysTick_Config+0x40>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002faa:	4b04      	ldr	r3, [pc, #16]	@ (8002fbc <SysTick_Config+0x40>)
 8002fac:	2207      	movs	r2, #7
 8002fae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3708      	adds	r7, #8
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	e000e010 	.word	0xe000e010

08002fc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f7ff ff29 	bl	8002e20 <__NVIC_SetPriorityGrouping>
}
 8002fce:	bf00      	nop
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b086      	sub	sp, #24
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	4603      	mov	r3, r0
 8002fde:	60b9      	str	r1, [r7, #8]
 8002fe0:	607a      	str	r2, [r7, #4]
 8002fe2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fe8:	f7ff ff3e 	bl	8002e68 <__NVIC_GetPriorityGrouping>
 8002fec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	68b9      	ldr	r1, [r7, #8]
 8002ff2:	6978      	ldr	r0, [r7, #20]
 8002ff4:	f7ff ff8e 	bl	8002f14 <NVIC_EncodePriority>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ffe:	4611      	mov	r1, r2
 8003000:	4618      	mov	r0, r3
 8003002:	f7ff ff5d 	bl	8002ec0 <__NVIC_SetPriority>
}
 8003006:	bf00      	nop
 8003008:	3718      	adds	r7, #24
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800300e:	b580      	push	{r7, lr}
 8003010:	b082      	sub	sp, #8
 8003012:	af00      	add	r7, sp, #0
 8003014:	4603      	mov	r3, r0
 8003016:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff ff31 	bl	8002e84 <__NVIC_EnableIRQ>
}
 8003022:	bf00      	nop
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b082      	sub	sp, #8
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f7ff ffa2 	bl	8002f7c <SysTick_Config>
 8003038:	4603      	mov	r3, r0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
	...

08003044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003044:	b480      	push	{r7}
 8003046:	b087      	sub	sp, #28
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800304e:	2300      	movs	r3, #0
 8003050:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003052:	e160      	b.n	8003316 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	2101      	movs	r1, #1
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	fa01 f303 	lsl.w	r3, r1, r3
 8003060:	4013      	ands	r3, r2
 8003062:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2b00      	cmp	r3, #0
 8003068:	f000 8152 	beq.w	8003310 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f003 0303 	and.w	r3, r3, #3
 8003074:	2b01      	cmp	r3, #1
 8003076:	d005      	beq.n	8003084 <HAL_GPIO_Init+0x40>
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f003 0303 	and.w	r3, r3, #3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d130      	bne.n	80030e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	2203      	movs	r2, #3
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	43db      	mvns	r3, r3
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	4013      	ands	r3, r2
 800309a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030ba:	2201      	movs	r2, #1
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	fa02 f303 	lsl.w	r3, r2, r3
 80030c2:	43db      	mvns	r3, r3
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	4013      	ands	r3, r2
 80030c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	091b      	lsrs	r3, r3, #4
 80030d0:	f003 0201 	and.w	r2, r3, #1
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	4313      	orrs	r3, r2
 80030de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f003 0303 	and.w	r3, r3, #3
 80030ee:	2b03      	cmp	r3, #3
 80030f0:	d017      	beq.n	8003122 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	2203      	movs	r2, #3
 80030fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003102:	43db      	mvns	r3, r3
 8003104:	693a      	ldr	r2, [r7, #16]
 8003106:	4013      	ands	r3, r2
 8003108:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	689a      	ldr	r2, [r3, #8]
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	4313      	orrs	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f003 0303 	and.w	r3, r3, #3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d123      	bne.n	8003176 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	08da      	lsrs	r2, r3, #3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	3208      	adds	r2, #8
 8003136:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800313a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	220f      	movs	r2, #15
 8003146:	fa02 f303 	lsl.w	r3, r2, r3
 800314a:	43db      	mvns	r3, r3
 800314c:	693a      	ldr	r2, [r7, #16]
 800314e:	4013      	ands	r3, r2
 8003150:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	691a      	ldr	r2, [r3, #16]
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	f003 0307 	and.w	r3, r3, #7
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	fa02 f303 	lsl.w	r3, r2, r3
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	4313      	orrs	r3, r2
 8003166:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	08da      	lsrs	r2, r3, #3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3208      	adds	r2, #8
 8003170:	6939      	ldr	r1, [r7, #16]
 8003172:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	2203      	movs	r2, #3
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	43db      	mvns	r3, r3
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	4013      	ands	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f003 0203 	and.w	r2, r3, #3
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	005b      	lsls	r3, r3, #1
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	693a      	ldr	r2, [r7, #16]
 80031a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f000 80ac 	beq.w	8003310 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031b8:	4b5e      	ldr	r3, [pc, #376]	@ (8003334 <HAL_GPIO_Init+0x2f0>)
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	4a5d      	ldr	r2, [pc, #372]	@ (8003334 <HAL_GPIO_Init+0x2f0>)
 80031be:	f043 0301 	orr.w	r3, r3, #1
 80031c2:	6193      	str	r3, [r2, #24]
 80031c4:	4b5b      	ldr	r3, [pc, #364]	@ (8003334 <HAL_GPIO_Init+0x2f0>)
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	60bb      	str	r3, [r7, #8]
 80031ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80031d0:	4a59      	ldr	r2, [pc, #356]	@ (8003338 <HAL_GPIO_Init+0x2f4>)
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	089b      	lsrs	r3, r3, #2
 80031d6:	3302      	adds	r3, #2
 80031d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	f003 0303 	and.w	r3, r3, #3
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	220f      	movs	r2, #15
 80031e8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ec:	43db      	mvns	r3, r3
 80031ee:	693a      	ldr	r2, [r7, #16]
 80031f0:	4013      	ands	r3, r2
 80031f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80031fa:	d025      	beq.n	8003248 <HAL_GPIO_Init+0x204>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a4f      	ldr	r2, [pc, #316]	@ (800333c <HAL_GPIO_Init+0x2f8>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d01f      	beq.n	8003244 <HAL_GPIO_Init+0x200>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a4e      	ldr	r2, [pc, #312]	@ (8003340 <HAL_GPIO_Init+0x2fc>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d019      	beq.n	8003240 <HAL_GPIO_Init+0x1fc>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a4d      	ldr	r2, [pc, #308]	@ (8003344 <HAL_GPIO_Init+0x300>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d013      	beq.n	800323c <HAL_GPIO_Init+0x1f8>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a4c      	ldr	r2, [pc, #304]	@ (8003348 <HAL_GPIO_Init+0x304>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d00d      	beq.n	8003238 <HAL_GPIO_Init+0x1f4>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a4b      	ldr	r2, [pc, #300]	@ (800334c <HAL_GPIO_Init+0x308>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d007      	beq.n	8003234 <HAL_GPIO_Init+0x1f0>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a4a      	ldr	r2, [pc, #296]	@ (8003350 <HAL_GPIO_Init+0x30c>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d101      	bne.n	8003230 <HAL_GPIO_Init+0x1ec>
 800322c:	2306      	movs	r3, #6
 800322e:	e00c      	b.n	800324a <HAL_GPIO_Init+0x206>
 8003230:	2307      	movs	r3, #7
 8003232:	e00a      	b.n	800324a <HAL_GPIO_Init+0x206>
 8003234:	2305      	movs	r3, #5
 8003236:	e008      	b.n	800324a <HAL_GPIO_Init+0x206>
 8003238:	2304      	movs	r3, #4
 800323a:	e006      	b.n	800324a <HAL_GPIO_Init+0x206>
 800323c:	2303      	movs	r3, #3
 800323e:	e004      	b.n	800324a <HAL_GPIO_Init+0x206>
 8003240:	2302      	movs	r3, #2
 8003242:	e002      	b.n	800324a <HAL_GPIO_Init+0x206>
 8003244:	2301      	movs	r3, #1
 8003246:	e000      	b.n	800324a <HAL_GPIO_Init+0x206>
 8003248:	2300      	movs	r3, #0
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	f002 0203 	and.w	r2, r2, #3
 8003250:	0092      	lsls	r2, r2, #2
 8003252:	4093      	lsls	r3, r2
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	4313      	orrs	r3, r2
 8003258:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800325a:	4937      	ldr	r1, [pc, #220]	@ (8003338 <HAL_GPIO_Init+0x2f4>)
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	089b      	lsrs	r3, r3, #2
 8003260:	3302      	adds	r3, #2
 8003262:	693a      	ldr	r2, [r7, #16]
 8003264:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003268:	4b3a      	ldr	r3, [pc, #232]	@ (8003354 <HAL_GPIO_Init+0x310>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	43db      	mvns	r3, r3
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	4013      	ands	r3, r2
 8003276:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8003284:	693a      	ldr	r2, [r7, #16]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	4313      	orrs	r3, r2
 800328a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800328c:	4a31      	ldr	r2, [pc, #196]	@ (8003354 <HAL_GPIO_Init+0x310>)
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003292:	4b30      	ldr	r3, [pc, #192]	@ (8003354 <HAL_GPIO_Init+0x310>)
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	43db      	mvns	r3, r3
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	4013      	ands	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80032ae:	693a      	ldr	r2, [r7, #16]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80032b6:	4a27      	ldr	r2, [pc, #156]	@ (8003354 <HAL_GPIO_Init+0x310>)
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032bc:	4b25      	ldr	r3, [pc, #148]	@ (8003354 <HAL_GPIO_Init+0x310>)
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	43db      	mvns	r3, r3
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	4013      	ands	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	4313      	orrs	r3, r2
 80032de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80032e0:	4a1c      	ldr	r2, [pc, #112]	@ (8003354 <HAL_GPIO_Init+0x310>)
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003354 <HAL_GPIO_Init+0x310>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	43db      	mvns	r3, r3
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	4013      	ands	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	4313      	orrs	r3, r2
 8003308:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800330a:	4a12      	ldr	r2, [pc, #72]	@ (8003354 <HAL_GPIO_Init+0x310>)
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	3301      	adds	r3, #1
 8003314:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	fa22 f303 	lsr.w	r3, r2, r3
 8003320:	2b00      	cmp	r3, #0
 8003322:	f47f ae97 	bne.w	8003054 <HAL_GPIO_Init+0x10>
  }
}
 8003326:	bf00      	nop
 8003328:	bf00      	nop
 800332a:	371c      	adds	r7, #28
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr
 8003334:	40021000 	.word	0x40021000
 8003338:	40010000 	.word	0x40010000
 800333c:	48000400 	.word	0x48000400
 8003340:	48000800 	.word	0x48000800
 8003344:	48000c00 	.word	0x48000c00
 8003348:	48001000 	.word	0x48001000
 800334c:	48001400 	.word	0x48001400
 8003350:	48001800 	.word	0x48001800
 8003354:	40010400 	.word	0x40010400

08003358 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	460b      	mov	r3, r1
 8003362:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	691a      	ldr	r2, [r3, #16]
 8003368:	887b      	ldrh	r3, [r7, #2]
 800336a:	4013      	ands	r3, r2
 800336c:	2b00      	cmp	r3, #0
 800336e:	d002      	beq.n	8003376 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003370:	2301      	movs	r3, #1
 8003372:	73fb      	strb	r3, [r7, #15]
 8003374:	e001      	b.n	800337a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003376:	2300      	movs	r3, #0
 8003378:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800337a:	7bfb      	ldrb	r3, [r7, #15]
}
 800337c:	4618      	mov	r0, r3
 800337e:	3714      	adds	r7, #20
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	807b      	strh	r3, [r7, #2]
 8003394:	4613      	mov	r3, r2
 8003396:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003398:	787b      	ldrb	r3, [r7, #1]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d003      	beq.n	80033a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800339e:	887a      	ldrh	r2, [r7, #2]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033a4:	e002      	b.n	80033ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033a6:	887a      	ldrh	r2, [r7, #2]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80033ac:	bf00      	nop
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80033be:	af00      	add	r7, sp, #0
 80033c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80033c8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033ce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d102      	bne.n	80033de <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	f001 b80a 	b.w	80043f2 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033e2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f000 8161 	beq.w	80036b6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80033f4:	4bae      	ldr	r3, [pc, #696]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f003 030c 	and.w	r3, r3, #12
 80033fc:	2b04      	cmp	r3, #4
 80033fe:	d00c      	beq.n	800341a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003400:	4bab      	ldr	r3, [pc, #684]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f003 030c 	and.w	r3, r3, #12
 8003408:	2b08      	cmp	r3, #8
 800340a:	d157      	bne.n	80034bc <HAL_RCC_OscConfig+0x104>
 800340c:	4ba8      	ldr	r3, [pc, #672]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8003414:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003418:	d150      	bne.n	80034bc <HAL_RCC_OscConfig+0x104>
 800341a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800341e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003422:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003426:	fa93 f3a3 	rbit	r3, r3
 800342a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800342e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003432:	fab3 f383 	clz	r3, r3
 8003436:	b2db      	uxtb	r3, r3
 8003438:	2b3f      	cmp	r3, #63	@ 0x3f
 800343a:	d802      	bhi.n	8003442 <HAL_RCC_OscConfig+0x8a>
 800343c:	4b9c      	ldr	r3, [pc, #624]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	e015      	b.n	800346e <HAL_RCC_OscConfig+0xb6>
 8003442:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003446:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800344e:	fa93 f3a3 	rbit	r3, r3
 8003452:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8003456:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800345a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800345e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003462:	fa93 f3a3 	rbit	r3, r3
 8003466:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800346a:	4b91      	ldr	r3, [pc, #580]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 800346c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003472:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8003476:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800347a:	fa92 f2a2 	rbit	r2, r2
 800347e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8003482:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003486:	fab2 f282 	clz	r2, r2
 800348a:	b2d2      	uxtb	r2, r2
 800348c:	f042 0220 	orr.w	r2, r2, #32
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	f002 021f 	and.w	r2, r2, #31
 8003496:	2101      	movs	r1, #1
 8003498:	fa01 f202 	lsl.w	r2, r1, r2
 800349c:	4013      	ands	r3, r2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f000 8108 	beq.w	80036b4 <HAL_RCC_OscConfig+0x2fc>
 80034a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034a8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f040 80ff 	bne.w	80036b4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	f000 bf9b 	b.w	80043f2 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034c0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034cc:	d106      	bne.n	80034dc <HAL_RCC_OscConfig+0x124>
 80034ce:	4b78      	ldr	r3, [pc, #480]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a77      	ldr	r2, [pc, #476]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 80034d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	e036      	b.n	800354a <HAL_RCC_OscConfig+0x192>
 80034dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d10c      	bne.n	8003506 <HAL_RCC_OscConfig+0x14e>
 80034ec:	4b70      	ldr	r3, [pc, #448]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a6f      	ldr	r2, [pc, #444]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 80034f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034f6:	6013      	str	r3, [r2, #0]
 80034f8:	4b6d      	ldr	r3, [pc, #436]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a6c      	ldr	r2, [pc, #432]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 80034fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003502:	6013      	str	r3, [r2, #0]
 8003504:	e021      	b.n	800354a <HAL_RCC_OscConfig+0x192>
 8003506:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800350a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003516:	d10c      	bne.n	8003532 <HAL_RCC_OscConfig+0x17a>
 8003518:	4b65      	ldr	r3, [pc, #404]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a64      	ldr	r2, [pc, #400]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 800351e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003522:	6013      	str	r3, [r2, #0]
 8003524:	4b62      	ldr	r3, [pc, #392]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a61      	ldr	r2, [pc, #388]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 800352a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800352e:	6013      	str	r3, [r2, #0]
 8003530:	e00b      	b.n	800354a <HAL_RCC_OscConfig+0x192>
 8003532:	4b5f      	ldr	r3, [pc, #380]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a5e      	ldr	r2, [pc, #376]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 8003538:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800353c:	6013      	str	r3, [r2, #0]
 800353e:	4b5c      	ldr	r3, [pc, #368]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a5b      	ldr	r2, [pc, #364]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 8003544:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003548:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800354a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800354e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d054      	beq.n	8003604 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355a:	f7ff fc31 	bl	8002dc0 <HAL_GetTick>
 800355e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003562:	e00a      	b.n	800357a <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003564:	f7ff fc2c 	bl	8002dc0 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b64      	cmp	r3, #100	@ 0x64
 8003572:	d902      	bls.n	800357a <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	f000 bf3c 	b.w	80043f2 <HAL_RCC_OscConfig+0x103a>
 800357a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800357e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003582:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003586:	fa93 f3a3 	rbit	r3, r3
 800358a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 800358e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003592:	fab3 f383 	clz	r3, r3
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2b3f      	cmp	r3, #63	@ 0x3f
 800359a:	d802      	bhi.n	80035a2 <HAL_RCC_OscConfig+0x1ea>
 800359c:	4b44      	ldr	r3, [pc, #272]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	e015      	b.n	80035ce <HAL_RCC_OscConfig+0x216>
 80035a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035a6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035aa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80035ae:	fa93 f3a3 	rbit	r3, r3
 80035b2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80035b6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035ba:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80035be:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80035c2:	fa93 f3a3 	rbit	r3, r3
 80035c6:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80035ca:	4b39      	ldr	r3, [pc, #228]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 80035cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ce:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80035d2:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80035d6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80035da:	fa92 f2a2 	rbit	r2, r2
 80035de:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80035e2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80035e6:	fab2 f282 	clz	r2, r2
 80035ea:	b2d2      	uxtb	r2, r2
 80035ec:	f042 0220 	orr.w	r2, r2, #32
 80035f0:	b2d2      	uxtb	r2, r2
 80035f2:	f002 021f 	and.w	r2, r2, #31
 80035f6:	2101      	movs	r1, #1
 80035f8:	fa01 f202 	lsl.w	r2, r1, r2
 80035fc:	4013      	ands	r3, r2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d0b0      	beq.n	8003564 <HAL_RCC_OscConfig+0x1ac>
 8003602:	e058      	b.n	80036b6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003604:	f7ff fbdc 	bl	8002dc0 <HAL_GetTick>
 8003608:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800360c:	e00a      	b.n	8003624 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800360e:	f7ff fbd7 	bl	8002dc0 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b64      	cmp	r3, #100	@ 0x64
 800361c:	d902      	bls.n	8003624 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	f000 bee7 	b.w	80043f2 <HAL_RCC_OscConfig+0x103a>
 8003624:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003628:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003630:	fa93 f3a3 	rbit	r3, r3
 8003634:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8003638:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800363c:	fab3 f383 	clz	r3, r3
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b3f      	cmp	r3, #63	@ 0x3f
 8003644:	d802      	bhi.n	800364c <HAL_RCC_OscConfig+0x294>
 8003646:	4b1a      	ldr	r3, [pc, #104]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	e015      	b.n	8003678 <HAL_RCC_OscConfig+0x2c0>
 800364c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003650:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003654:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003658:	fa93 f3a3 	rbit	r3, r3
 800365c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003660:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003664:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003668:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800366c:	fa93 f3a3 	rbit	r3, r3
 8003670:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003674:	4b0e      	ldr	r3, [pc, #56]	@ (80036b0 <HAL_RCC_OscConfig+0x2f8>)
 8003676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003678:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800367c:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8003680:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003684:	fa92 f2a2 	rbit	r2, r2
 8003688:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 800368c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003690:	fab2 f282 	clz	r2, r2
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	f042 0220 	orr.w	r2, r2, #32
 800369a:	b2d2      	uxtb	r2, r2
 800369c:	f002 021f 	and.w	r2, r2, #31
 80036a0:	2101      	movs	r1, #1
 80036a2:	fa01 f202 	lsl.w	r2, r1, r2
 80036a6:	4013      	ands	r3, r2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1b0      	bne.n	800360e <HAL_RCC_OscConfig+0x256>
 80036ac:	e003      	b.n	80036b6 <HAL_RCC_OscConfig+0x2fe>
 80036ae:	bf00      	nop
 80036b0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	f000 816d 	beq.w	80039a6 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80036cc:	4bcd      	ldr	r3, [pc, #820]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f003 030c 	and.w	r3, r3, #12
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00c      	beq.n	80036f2 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80036d8:	4bca      	ldr	r3, [pc, #808]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f003 030c 	and.w	r3, r3, #12
 80036e0:	2b08      	cmp	r3, #8
 80036e2:	d16e      	bne.n	80037c2 <HAL_RCC_OscConfig+0x40a>
 80036e4:	4bc7      	ldr	r3, [pc, #796]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80036ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036f0:	d167      	bne.n	80037c2 <HAL_RCC_OscConfig+0x40a>
 80036f2:	2302      	movs	r3, #2
 80036f4:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80036fc:	fa93 f3a3 	rbit	r3, r3
 8003700:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8003704:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003708:	fab3 f383 	clz	r3, r3
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003710:	d802      	bhi.n	8003718 <HAL_RCC_OscConfig+0x360>
 8003712:	4bbc      	ldr	r3, [pc, #752]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	e013      	b.n	8003740 <HAL_RCC_OscConfig+0x388>
 8003718:	2302      	movs	r3, #2
 800371a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8003722:	fa93 f3a3 	rbit	r3, r3
 8003726:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800372a:	2302      	movs	r3, #2
 800372c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003730:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8003734:	fa93 f3a3 	rbit	r3, r3
 8003738:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800373c:	4bb1      	ldr	r3, [pc, #708]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	2202      	movs	r2, #2
 8003742:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8003746:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800374a:	fa92 f2a2 	rbit	r2, r2
 800374e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8003752:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003756:	fab2 f282 	clz	r2, r2
 800375a:	b2d2      	uxtb	r2, r2
 800375c:	f042 0220 	orr.w	r2, r2, #32
 8003760:	b2d2      	uxtb	r2, r2
 8003762:	f002 021f 	and.w	r2, r2, #31
 8003766:	2101      	movs	r1, #1
 8003768:	fa01 f202 	lsl.w	r2, r1, r2
 800376c:	4013      	ands	r3, r2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00a      	beq.n	8003788 <HAL_RCC_OscConfig+0x3d0>
 8003772:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003776:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d002      	beq.n	8003788 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	f000 be35 	b.w	80043f2 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003788:	4b9e      	ldr	r3, [pc, #632]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003790:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003794:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	21f8      	movs	r1, #248	@ 0xf8
 800379e:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a2:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80037a6:	fa91 f1a1 	rbit	r1, r1
 80037aa:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80037ae:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80037b2:	fab1 f181 	clz	r1, r1
 80037b6:	b2c9      	uxtb	r1, r1
 80037b8:	408b      	lsls	r3, r1
 80037ba:	4992      	ldr	r1, [pc, #584]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037c0:	e0f1      	b.n	80039a6 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	f000 8083 	beq.w	80038da <HAL_RCC_OscConfig+0x522>
 80037d4:	2301      	movs	r3, #1
 80037d6:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037da:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80037de:	fa93 f3a3 	rbit	r3, r3
 80037e2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80037e6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037ea:	fab3 f383 	clz	r3, r3
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80037f4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	461a      	mov	r2, r3
 80037fc:	2301      	movs	r3, #1
 80037fe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003800:	f7ff fade 	bl	8002dc0 <HAL_GetTick>
 8003804:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003808:	e00a      	b.n	8003820 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800380a:	f7ff fad9 	bl	8002dc0 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d902      	bls.n	8003820 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	f000 bde9 	b.w	80043f2 <HAL_RCC_OscConfig+0x103a>
 8003820:	2302      	movs	r3, #2
 8003822:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003826:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800382a:	fa93 f3a3 	rbit	r3, r3
 800382e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8003832:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003836:	fab3 f383 	clz	r3, r3
 800383a:	b2db      	uxtb	r3, r3
 800383c:	2b3f      	cmp	r3, #63	@ 0x3f
 800383e:	d802      	bhi.n	8003846 <HAL_RCC_OscConfig+0x48e>
 8003840:	4b70      	ldr	r3, [pc, #448]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	e013      	b.n	800386e <HAL_RCC_OscConfig+0x4b6>
 8003846:	2302      	movs	r3, #2
 8003848:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800384c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003850:	fa93 f3a3 	rbit	r3, r3
 8003854:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003858:	2302      	movs	r3, #2
 800385a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800385e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003862:	fa93 f3a3 	rbit	r3, r3
 8003866:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800386a:	4b66      	ldr	r3, [pc, #408]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 800386c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386e:	2202      	movs	r2, #2
 8003870:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8003874:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8003878:	fa92 f2a2 	rbit	r2, r2
 800387c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8003880:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003884:	fab2 f282 	clz	r2, r2
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	f042 0220 	orr.w	r2, r2, #32
 800388e:	b2d2      	uxtb	r2, r2
 8003890:	f002 021f 	and.w	r2, r2, #31
 8003894:	2101      	movs	r1, #1
 8003896:	fa01 f202 	lsl.w	r2, r1, r2
 800389a:	4013      	ands	r3, r2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d0b4      	beq.n	800380a <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038a0:	4b58      	ldr	r3, [pc, #352]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	21f8      	movs	r1, #248	@ 0xf8
 80038b6:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ba:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80038be:	fa91 f1a1 	rbit	r1, r1
 80038c2:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80038c6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80038ca:	fab1 f181 	clz	r1, r1
 80038ce:	b2c9      	uxtb	r1, r1
 80038d0:	408b      	lsls	r3, r1
 80038d2:	494c      	ldr	r1, [pc, #304]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	600b      	str	r3, [r1, #0]
 80038d8:	e065      	b.n	80039a6 <HAL_RCC_OscConfig+0x5ee>
 80038da:	2301      	movs	r3, #1
 80038dc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80038e4:	fa93 f3a3 	rbit	r3, r3
 80038e8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80038ec:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038f0:	fab3 f383 	clz	r3, r3
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80038fa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	461a      	mov	r2, r3
 8003902:	2300      	movs	r3, #0
 8003904:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003906:	f7ff fa5b 	bl	8002dc0 <HAL_GetTick>
 800390a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800390e:	e00a      	b.n	8003926 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003910:	f7ff fa56 	bl	8002dc0 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	2b02      	cmp	r3, #2
 800391e:	d902      	bls.n	8003926 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	f000 bd66 	b.w	80043f2 <HAL_RCC_OscConfig+0x103a>
 8003926:	2302      	movs	r3, #2
 8003928:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800392c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003930:	fa93 f3a3 	rbit	r3, r3
 8003934:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8003938:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800393c:	fab3 f383 	clz	r3, r3
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b3f      	cmp	r3, #63	@ 0x3f
 8003944:	d802      	bhi.n	800394c <HAL_RCC_OscConfig+0x594>
 8003946:	4b2f      	ldr	r3, [pc, #188]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	e013      	b.n	8003974 <HAL_RCC_OscConfig+0x5bc>
 800394c:	2302      	movs	r3, #2
 800394e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003952:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003956:	fa93 f3a3 	rbit	r3, r3
 800395a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800395e:	2302      	movs	r3, #2
 8003960:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003964:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003968:	fa93 f3a3 	rbit	r3, r3
 800396c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003970:	4b24      	ldr	r3, [pc, #144]	@ (8003a04 <HAL_RCC_OscConfig+0x64c>)
 8003972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003974:	2202      	movs	r2, #2
 8003976:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800397a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800397e:	fa92 f2a2 	rbit	r2, r2
 8003982:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8003986:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800398a:	fab2 f282 	clz	r2, r2
 800398e:	b2d2      	uxtb	r2, r2
 8003990:	f042 0220 	orr.w	r2, r2, #32
 8003994:	b2d2      	uxtb	r2, r2
 8003996:	f002 021f 	and.w	r2, r2, #31
 800399a:	2101      	movs	r1, #1
 800399c:	fa01 f202 	lsl.w	r2, r1, r2
 80039a0:	4013      	ands	r3, r2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1b4      	bne.n	8003910 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	f000 8119 	beq.w	8003bee <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039c0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	695b      	ldr	r3, [r3, #20]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	f000 8082 	beq.w	8003ad2 <HAL_RCC_OscConfig+0x71a>
 80039ce:	2301      	movs	r3, #1
 80039d0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d8:	fa93 f3a3 	rbit	r3, r3
 80039dc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80039e0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039e4:	fab3 f383 	clz	r3, r3
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	461a      	mov	r2, r3
 80039ec:	4b06      	ldr	r3, [pc, #24]	@ (8003a08 <HAL_RCC_OscConfig+0x650>)
 80039ee:	4413      	add	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	461a      	mov	r2, r3
 80039f4:	2301      	movs	r3, #1
 80039f6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039f8:	f7ff f9e2 	bl	8002dc0 <HAL_GetTick>
 80039fc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a00:	e00f      	b.n	8003a22 <HAL_RCC_OscConfig+0x66a>
 8003a02:	bf00      	nop
 8003a04:	40021000 	.word	0x40021000
 8003a08:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a0c:	f7ff f9d8 	bl	8002dc0 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d902      	bls.n	8003a22 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	f000 bce8 	b.w	80043f2 <HAL_RCC_OscConfig+0x103a>
 8003a22:	2302      	movs	r3, #2
 8003a24:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a2c:	fa93 f2a3 	rbit	r2, r3
 8003a30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a34:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003a38:	601a      	str	r2, [r3, #0]
 8003a3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003a42:	2202      	movs	r2, #2
 8003a44:	601a      	str	r2, [r3, #0]
 8003a46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	fa93 f2a3 	rbit	r2, r3
 8003a54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003a5c:	601a      	str	r2, [r3, #0]
 8003a5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a62:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a66:	2202      	movs	r2, #2
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a6e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	fa93 f2a3 	rbit	r2, r3
 8003a78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a7c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a80:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a82:	4bb0      	ldr	r3, [pc, #704]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003a84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a8a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003a8e:	2102      	movs	r1, #2
 8003a90:	6019      	str	r1, [r3, #0]
 8003a92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a96:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	fa93 f1a3 	rbit	r1, r3
 8003aa0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003aa4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003aa8:	6019      	str	r1, [r3, #0]
  return result;
 8003aaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003aae:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	fab3 f383 	clz	r3, r3
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	f003 031f 	and.w	r3, r3, #31
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8003aca:	4013      	ands	r3, r2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d09d      	beq.n	8003a0c <HAL_RCC_OscConfig+0x654>
 8003ad0:	e08d      	b.n	8003bee <HAL_RCC_OscConfig+0x836>
 8003ad2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ad6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003ada:	2201      	movs	r2, #1
 8003adc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ade:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ae2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	fa93 f2a3 	rbit	r2, r3
 8003aec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003af0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003af4:	601a      	str	r2, [r3, #0]
  return result;
 8003af6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003afa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003afe:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b00:	fab3 f383 	clz	r3, r3
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	461a      	mov	r2, r3
 8003b08:	4b8f      	ldr	r3, [pc, #572]	@ (8003d48 <HAL_RCC_OscConfig+0x990>)
 8003b0a:	4413      	add	r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	461a      	mov	r2, r3
 8003b10:	2300      	movs	r3, #0
 8003b12:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b14:	f7ff f954 	bl	8002dc0 <HAL_GetTick>
 8003b18:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b1c:	e00a      	b.n	8003b34 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b1e:	f7ff f94f 	bl	8002dc0 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d902      	bls.n	8003b34 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	f000 bc5f 	b.w	80043f2 <HAL_RCC_OscConfig+0x103a>
 8003b34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b38:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003b3c:	2202      	movs	r2, #2
 8003b3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b44:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	fa93 f2a3 	rbit	r2, r3
 8003b4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b52:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003b56:	601a      	str	r2, [r3, #0]
 8003b58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b5c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003b60:	2202      	movs	r2, #2
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b68:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	fa93 f2a3 	rbit	r2, r3
 8003b72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b76:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003b7a:	601a      	str	r2, [r3, #0]
 8003b7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b80:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003b84:	2202      	movs	r2, #2
 8003b86:	601a      	str	r2, [r3, #0]
 8003b88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b8c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	fa93 f2a3 	rbit	r2, r3
 8003b96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b9a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003b9e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ba0:	4b68      	ldr	r3, [pc, #416]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003ba2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ba4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ba8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003bac:	2102      	movs	r1, #2
 8003bae:	6019      	str	r1, [r3, #0]
 8003bb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bb4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	fa93 f1a3 	rbit	r1, r3
 8003bbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bc2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003bc6:	6019      	str	r1, [r3, #0]
  return result;
 8003bc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bcc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	fab3 f383 	clz	r3, r3
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	f003 031f 	and.w	r3, r3, #31
 8003be2:	2101      	movs	r1, #1
 8003be4:	fa01 f303 	lsl.w	r3, r1, r3
 8003be8:	4013      	ands	r3, r2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d197      	bne.n	8003b1e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bf2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0304 	and.w	r3, r3, #4
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f000 819c 	beq.w	8003f3c <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c04:	2300      	movs	r3, #0
 8003c06:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c0a:	4b4e      	ldr	r3, [pc, #312]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003c0c:	69db      	ldr	r3, [r3, #28]
 8003c0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d116      	bne.n	8003c44 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c16:	4b4b      	ldr	r3, [pc, #300]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	4a4a      	ldr	r2, [pc, #296]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003c1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c20:	61d3      	str	r3, [r2, #28]
 8003c22:	4b48      	ldr	r3, [pc, #288]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003c2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c32:	601a      	str	r2, [r3, #0]
 8003c34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c3c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c44:	4b41      	ldr	r3, [pc, #260]	@ (8003d4c <HAL_RCC_OscConfig+0x994>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d11a      	bne.n	8003c86 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c50:	4b3e      	ldr	r3, [pc, #248]	@ (8003d4c <HAL_RCC_OscConfig+0x994>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a3d      	ldr	r2, [pc, #244]	@ (8003d4c <HAL_RCC_OscConfig+0x994>)
 8003c56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c5a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c5c:	f7ff f8b0 	bl	8002dc0 <HAL_GetTick>
 8003c60:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c64:	e009      	b.n	8003c7a <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c66:	f7ff f8ab 	bl	8002dc0 <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b64      	cmp	r3, #100	@ 0x64
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e3bb      	b.n	80043f2 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c7a:	4b34      	ldr	r3, [pc, #208]	@ (8003d4c <HAL_RCC_OscConfig+0x994>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0ef      	beq.n	8003c66 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c8a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d106      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x8ec>
 8003c96:	4b2b      	ldr	r3, [pc, #172]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	4a2a      	ldr	r2, [pc, #168]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003c9c:	f043 0301 	orr.w	r3, r3, #1
 8003ca0:	6213      	str	r3, [r2, #32]
 8003ca2:	e035      	b.n	8003d10 <HAL_RCC_OscConfig+0x958>
 8003ca4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ca8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10c      	bne.n	8003cce <HAL_RCC_OscConfig+0x916>
 8003cb4:	4b23      	ldr	r3, [pc, #140]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	4a22      	ldr	r2, [pc, #136]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003cba:	f023 0301 	bic.w	r3, r3, #1
 8003cbe:	6213      	str	r3, [r2, #32]
 8003cc0:	4b20      	ldr	r3, [pc, #128]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	4a1f      	ldr	r2, [pc, #124]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003cc6:	f023 0304 	bic.w	r3, r3, #4
 8003cca:	6213      	str	r3, [r2, #32]
 8003ccc:	e020      	b.n	8003d10 <HAL_RCC_OscConfig+0x958>
 8003cce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cd2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	2b05      	cmp	r3, #5
 8003cdc:	d10c      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x940>
 8003cde:	4b19      	ldr	r3, [pc, #100]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	4a18      	ldr	r2, [pc, #96]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003ce4:	f043 0304 	orr.w	r3, r3, #4
 8003ce8:	6213      	str	r3, [r2, #32]
 8003cea:	4b16      	ldr	r3, [pc, #88]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	4a15      	ldr	r2, [pc, #84]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003cf0:	f043 0301 	orr.w	r3, r3, #1
 8003cf4:	6213      	str	r3, [r2, #32]
 8003cf6:	e00b      	b.n	8003d10 <HAL_RCC_OscConfig+0x958>
 8003cf8:	4b12      	ldr	r3, [pc, #72]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	4a11      	ldr	r2, [pc, #68]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003cfe:	f023 0301 	bic.w	r3, r3, #1
 8003d02:	6213      	str	r3, [r2, #32]
 8003d04:	4b0f      	ldr	r3, [pc, #60]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003d06:	6a1b      	ldr	r3, [r3, #32]
 8003d08:	4a0e      	ldr	r2, [pc, #56]	@ (8003d44 <HAL_RCC_OscConfig+0x98c>)
 8003d0a:	f023 0304 	bic.w	r3, r3, #4
 8003d0e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d14:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 8085 	beq.w	8003e2c <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d22:	f7ff f84d 	bl	8002dc0 <HAL_GetTick>
 8003d26:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d2a:	e011      	b.n	8003d50 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d2c:	f7ff f848 	bl	8002dc0 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d907      	bls.n	8003d50 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e356      	b.n	80043f2 <HAL_RCC_OscConfig+0x103a>
 8003d44:	40021000 	.word	0x40021000
 8003d48:	10908120 	.word	0x10908120
 8003d4c:	40007000 	.word	0x40007000
 8003d50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d54:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003d58:	2202      	movs	r2, #2
 8003d5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d60:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	fa93 f2a3 	rbit	r2, r3
 8003d6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d6e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003d72:	601a      	str	r2, [r3, #0]
 8003d74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d78:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d7c:	2202      	movs	r2, #2
 8003d7e:	601a      	str	r2, [r3, #0]
 8003d80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d84:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	fa93 f2a3 	rbit	r2, r3
 8003d8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d92:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003d96:	601a      	str	r2, [r3, #0]
  return result;
 8003d98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d9c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003da0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003da2:	fab3 f383 	clz	r3, r3
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d102      	bne.n	8003db8 <HAL_RCC_OscConfig+0xa00>
 8003db2:	4b98      	ldr	r3, [pc, #608]	@ (8004014 <HAL_RCC_OscConfig+0xc5c>)
 8003db4:	6a1b      	ldr	r3, [r3, #32]
 8003db6:	e013      	b.n	8003de0 <HAL_RCC_OscConfig+0xa28>
 8003db8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dbc:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003dc0:	2202      	movs	r2, #2
 8003dc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dc8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	fa93 f2a3 	rbit	r2, r3
 8003dd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dd6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8003dda:	601a      	str	r2, [r3, #0]
 8003ddc:	4b8d      	ldr	r3, [pc, #564]	@ (8004014 <HAL_RCC_OscConfig+0xc5c>)
 8003dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003de4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003de8:	2102      	movs	r1, #2
 8003dea:	6011      	str	r1, [r2, #0]
 8003dec:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003df0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003df4:	6812      	ldr	r2, [r2, #0]
 8003df6:	fa92 f1a2 	rbit	r1, r2
 8003dfa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003dfe:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8003e02:	6011      	str	r1, [r2, #0]
  return result;
 8003e04:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003e08:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8003e0c:	6812      	ldr	r2, [r2, #0]
 8003e0e:	fab2 f282 	clz	r2, r2
 8003e12:	b2d2      	uxtb	r2, r2
 8003e14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e18:	b2d2      	uxtb	r2, r2
 8003e1a:	f002 021f 	and.w	r2, r2, #31
 8003e1e:	2101      	movs	r1, #1
 8003e20:	fa01 f202 	lsl.w	r2, r1, r2
 8003e24:	4013      	ands	r3, r2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d080      	beq.n	8003d2c <HAL_RCC_OscConfig+0x974>
 8003e2a:	e07d      	b.n	8003f28 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e2c:	f7fe ffc8 	bl	8002dc0 <HAL_GetTick>
 8003e30:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e34:	e00b      	b.n	8003e4e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e36:	f7fe ffc3 	bl	8002dc0 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e2d1      	b.n	80043f2 <HAL_RCC_OscConfig+0x103a>
 8003e4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e52:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003e56:	2202      	movs	r2, #2
 8003e58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e5e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	fa93 f2a3 	rbit	r2, r3
 8003e68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e6c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003e70:	601a      	str	r2, [r3, #0]
 8003e72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e76:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	601a      	str	r2, [r3, #0]
 8003e7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e82:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	fa93 f2a3 	rbit	r2, r3
 8003e8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e90:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003e94:	601a      	str	r2, [r3, #0]
  return result;
 8003e96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e9a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003e9e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ea0:	fab3 f383 	clz	r3, r3
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d102      	bne.n	8003eb6 <HAL_RCC_OscConfig+0xafe>
 8003eb0:	4b58      	ldr	r3, [pc, #352]	@ (8004014 <HAL_RCC_OscConfig+0xc5c>)
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	e013      	b.n	8003ede <HAL_RCC_OscConfig+0xb26>
 8003eb6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003eba:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ec6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	fa93 f2a3 	rbit	r2, r3
 8003ed0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ed4:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	4b4e      	ldr	r3, [pc, #312]	@ (8004014 <HAL_RCC_OscConfig+0xc5c>)
 8003edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ede:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003ee2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003ee6:	2102      	movs	r1, #2
 8003ee8:	6011      	str	r1, [r2, #0]
 8003eea:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003eee:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003ef2:	6812      	ldr	r2, [r2, #0]
 8003ef4:	fa92 f1a2 	rbit	r1, r2
 8003ef8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003efc:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8003f00:	6011      	str	r1, [r2, #0]
  return result;
 8003f02:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003f06:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8003f0a:	6812      	ldr	r2, [r2, #0]
 8003f0c:	fab2 f282 	clz	r2, r2
 8003f10:	b2d2      	uxtb	r2, r2
 8003f12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f16:	b2d2      	uxtb	r2, r2
 8003f18:	f002 021f 	and.w	r2, r2, #31
 8003f1c:	2101      	movs	r1, #1
 8003f1e:	fa01 f202 	lsl.w	r2, r1, r2
 8003f22:	4013      	ands	r3, r2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d186      	bne.n	8003e36 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003f28:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d105      	bne.n	8003f3c <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f30:	4b38      	ldr	r3, [pc, #224]	@ (8004014 <HAL_RCC_OscConfig+0xc5c>)
 8003f32:	69db      	ldr	r3, [r3, #28]
 8003f34:	4a37      	ldr	r2, [pc, #220]	@ (8004014 <HAL_RCC_OscConfig+0xc5c>)
 8003f36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f3a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f40:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	f000 8251 	beq.w	80043f0 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f4e:	4b31      	ldr	r3, [pc, #196]	@ (8004014 <HAL_RCC_OscConfig+0xc5c>)
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f003 030c 	and.w	r3, r3, #12
 8003f56:	2b08      	cmp	r3, #8
 8003f58:	f000 820f 	beq.w	800437a <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f60:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	f040 8165 	bne.w	8004238 <HAL_RCC_OscConfig+0xe80>
 8003f6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f72:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003f76:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003f7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f80:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	fa93 f2a3 	rbit	r2, r3
 8003f8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f8e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003f92:	601a      	str	r2, [r3, #0]
  return result;
 8003f94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f98:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003f9c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f9e:	fab3 f383 	clz	r3, r3
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003fa8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	461a      	mov	r2, r3
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb4:	f7fe ff04 	bl	8002dc0 <HAL_GetTick>
 8003fb8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fbc:	e009      	b.n	8003fd2 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fbe:	f7fe feff 	bl	8002dc0 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e20f      	b.n	80043f2 <HAL_RCC_OscConfig+0x103a>
 8003fd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fd6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003fda:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003fde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fe4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	fa93 f2a3 	rbit	r2, r3
 8003fee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ff2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003ff6:	601a      	str	r2, [r3, #0]
  return result;
 8003ff8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ffc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004000:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004002:	fab3 f383 	clz	r3, r3
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2b3f      	cmp	r3, #63	@ 0x3f
 800400a:	d805      	bhi.n	8004018 <HAL_RCC_OscConfig+0xc60>
 800400c:	4b01      	ldr	r3, [pc, #4]	@ (8004014 <HAL_RCC_OscConfig+0xc5c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	e02a      	b.n	8004068 <HAL_RCC_OscConfig+0xcb0>
 8004012:	bf00      	nop
 8004014:	40021000 	.word	0x40021000
 8004018:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800401c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004020:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004024:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004026:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800402a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	fa93 f2a3 	rbit	r2, r3
 8004034:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004038:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004042:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004046:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800404a:	601a      	str	r2, [r3, #0]
 800404c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004050:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	fa93 f2a3 	rbit	r2, r3
 800405a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800405e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	4bca      	ldr	r3, [pc, #808]	@ (8004390 <HAL_RCC_OscConfig+0xfd8>)
 8004066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004068:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800406c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004070:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004074:	6011      	str	r1, [r2, #0]
 8004076:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800407a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800407e:	6812      	ldr	r2, [r2, #0]
 8004080:	fa92 f1a2 	rbit	r1, r2
 8004084:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004088:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800408c:	6011      	str	r1, [r2, #0]
  return result;
 800408e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004092:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8004096:	6812      	ldr	r2, [r2, #0]
 8004098:	fab2 f282 	clz	r2, r2
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	f042 0220 	orr.w	r2, r2, #32
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	f002 021f 	and.w	r2, r2, #31
 80040a8:	2101      	movs	r1, #1
 80040aa:	fa01 f202 	lsl.w	r2, r1, r2
 80040ae:	4013      	ands	r3, r2
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d184      	bne.n	8003fbe <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040b4:	4bb6      	ldr	r3, [pc, #728]	@ (8004390 <HAL_RCC_OscConfig+0xfd8>)
 80040b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b8:	f023 020f 	bic.w	r2, r3, #15
 80040bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040c0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c8:	49b1      	ldr	r1, [pc, #708]	@ (8004390 <HAL_RCC_OscConfig+0xfd8>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80040ce:	4bb0      	ldr	r3, [pc, #704]	@ (8004390 <HAL_RCC_OscConfig+0xfd8>)
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 80040d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6a19      	ldr	r1, [r3, #32]
 80040e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	69db      	ldr	r3, [r3, #28]
 80040ee:	430b      	orrs	r3, r1
 80040f0:	49a7      	ldr	r1, [pc, #668]	@ (8004390 <HAL_RCC_OscConfig+0xfd8>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	604b      	str	r3, [r1, #4]
 80040f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040fa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80040fe:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004102:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004104:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004108:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	fa93 f2a3 	rbit	r2, r3
 8004112:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004116:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800411a:	601a      	str	r2, [r3, #0]
  return result;
 800411c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004120:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004124:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004126:	fab3 f383 	clz	r3, r3
 800412a:	b2db      	uxtb	r3, r3
 800412c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004130:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	461a      	mov	r2, r3
 8004138:	2301      	movs	r3, #1
 800413a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800413c:	f7fe fe40 	bl	8002dc0 <HAL_GetTick>
 8004140:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004144:	e009      	b.n	800415a <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004146:	f7fe fe3b 	bl	8002dc0 <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b02      	cmp	r3, #2
 8004154:	d901      	bls.n	800415a <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e14b      	b.n	80043f2 <HAL_RCC_OscConfig+0x103a>
 800415a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800415e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004162:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004166:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004168:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800416c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	fa93 f2a3 	rbit	r2, r3
 8004176:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800417a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800417e:	601a      	str	r2, [r3, #0]
  return result;
 8004180:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004184:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004188:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800418a:	fab3 f383 	clz	r3, r3
 800418e:	b2db      	uxtb	r3, r3
 8004190:	2b3f      	cmp	r3, #63	@ 0x3f
 8004192:	d802      	bhi.n	800419a <HAL_RCC_OscConfig+0xde2>
 8004194:	4b7e      	ldr	r3, [pc, #504]	@ (8004390 <HAL_RCC_OscConfig+0xfd8>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	e027      	b.n	80041ea <HAL_RCC_OscConfig+0xe32>
 800419a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800419e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80041a2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041ac:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	fa93 f2a3 	rbit	r2, r3
 80041b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041ba:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041c4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80041c8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041d2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	fa93 f2a3 	rbit	r2, r3
 80041dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041e0:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004390 <HAL_RCC_OscConfig+0xfd8>)
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80041ee:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80041f2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80041f6:	6011      	str	r1, [r2, #0]
 80041f8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80041fc:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004200:	6812      	ldr	r2, [r2, #0]
 8004202:	fa92 f1a2 	rbit	r1, r2
 8004206:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800420a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800420e:	6011      	str	r1, [r2, #0]
  return result;
 8004210:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004214:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8004218:	6812      	ldr	r2, [r2, #0]
 800421a:	fab2 f282 	clz	r2, r2
 800421e:	b2d2      	uxtb	r2, r2
 8004220:	f042 0220 	orr.w	r2, r2, #32
 8004224:	b2d2      	uxtb	r2, r2
 8004226:	f002 021f 	and.w	r2, r2, #31
 800422a:	2101      	movs	r1, #1
 800422c:	fa01 f202 	lsl.w	r2, r1, r2
 8004230:	4013      	ands	r3, r2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d087      	beq.n	8004146 <HAL_RCC_OscConfig+0xd8e>
 8004236:	e0db      	b.n	80043f0 <HAL_RCC_OscConfig+0x1038>
 8004238:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800423c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004240:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004244:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004246:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800424a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	fa93 f2a3 	rbit	r2, r3
 8004254:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004258:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800425c:	601a      	str	r2, [r3, #0]
  return result;
 800425e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004262:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004266:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004268:	fab3 f383 	clz	r3, r3
 800426c:	b2db      	uxtb	r3, r3
 800426e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004272:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	461a      	mov	r2, r3
 800427a:	2300      	movs	r3, #0
 800427c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427e:	f7fe fd9f 	bl	8002dc0 <HAL_GetTick>
 8004282:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004286:	e009      	b.n	800429c <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004288:	f7fe fd9a 	bl	8002dc0 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	2b02      	cmp	r3, #2
 8004296:	d901      	bls.n	800429c <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e0aa      	b.n	80043f2 <HAL_RCC_OscConfig+0x103a>
 800429c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042a0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80042a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042ae:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	fa93 f2a3 	rbit	r2, r3
 80042b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042bc:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80042c0:	601a      	str	r2, [r3, #0]
  return result;
 80042c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042c6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80042ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042cc:	fab3 f383 	clz	r3, r3
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b3f      	cmp	r3, #63	@ 0x3f
 80042d4:	d802      	bhi.n	80042dc <HAL_RCC_OscConfig+0xf24>
 80042d6:	4b2e      	ldr	r3, [pc, #184]	@ (8004390 <HAL_RCC_OscConfig+0xfd8>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	e027      	b.n	800432c <HAL_RCC_OscConfig+0xf74>
 80042dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042e0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80042e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042ee:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	fa93 f2a3 	rbit	r2, r3
 80042f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042fc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004306:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800430a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004314:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	fa93 f2a3 	rbit	r2, r3
 800431e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004322:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8004326:	601a      	str	r2, [r3, #0]
 8004328:	4b19      	ldr	r3, [pc, #100]	@ (8004390 <HAL_RCC_OscConfig+0xfd8>)
 800432a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004330:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004334:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004338:	6011      	str	r1, [r2, #0]
 800433a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800433e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004342:	6812      	ldr	r2, [r2, #0]
 8004344:	fa92 f1a2 	rbit	r1, r2
 8004348:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800434c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8004350:	6011      	str	r1, [r2, #0]
  return result;
 8004352:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004356:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800435a:	6812      	ldr	r2, [r2, #0]
 800435c:	fab2 f282 	clz	r2, r2
 8004360:	b2d2      	uxtb	r2, r2
 8004362:	f042 0220 	orr.w	r2, r2, #32
 8004366:	b2d2      	uxtb	r2, r2
 8004368:	f002 021f 	and.w	r2, r2, #31
 800436c:	2101      	movs	r1, #1
 800436e:	fa01 f202 	lsl.w	r2, r1, r2
 8004372:	4013      	ands	r3, r2
 8004374:	2b00      	cmp	r3, #0
 8004376:	d187      	bne.n	8004288 <HAL_RCC_OscConfig+0xed0>
 8004378:	e03a      	b.n	80043f0 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800437a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800437e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	2b01      	cmp	r3, #1
 8004388:	d104      	bne.n	8004394 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e031      	b.n	80043f2 <HAL_RCC_OscConfig+0x103a>
 800438e:	bf00      	nop
 8004390:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004394:	4b19      	ldr	r3, [pc, #100]	@ (80043fc <HAL_RCC_OscConfig+0x1044>)
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800439c:	4b17      	ldr	r3, [pc, #92]	@ (80043fc <HAL_RCC_OscConfig+0x1044>)
 800439e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80043a4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80043a8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 80043ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d117      	bne.n	80043ec <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80043bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80043c0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80043c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043c8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d10b      	bne.n	80043ec <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80043d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80043d8:	f003 020f 	and.w	r2, r3, #15
 80043dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d001      	beq.n	80043f0 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e000      	b.n	80043f2 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	40021000 	.word	0x40021000

08004400 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b09e      	sub	sp, #120	@ 0x78
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800440a:	2300      	movs	r3, #0
 800440c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d101      	bne.n	8004418 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e154      	b.n	80046c2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004418:	4b89      	ldr	r3, [pc, #548]	@ (8004640 <HAL_RCC_ClockConfig+0x240>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	683a      	ldr	r2, [r7, #0]
 8004422:	429a      	cmp	r2, r3
 8004424:	d910      	bls.n	8004448 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004426:	4b86      	ldr	r3, [pc, #536]	@ (8004640 <HAL_RCC_ClockConfig+0x240>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f023 0207 	bic.w	r2, r3, #7
 800442e:	4984      	ldr	r1, [pc, #528]	@ (8004640 <HAL_RCC_ClockConfig+0x240>)
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	4313      	orrs	r3, r2
 8004434:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004436:	4b82      	ldr	r3, [pc, #520]	@ (8004640 <HAL_RCC_ClockConfig+0x240>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0307 	and.w	r3, r3, #7
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	429a      	cmp	r2, r3
 8004442:	d001      	beq.n	8004448 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e13c      	b.n	80046c2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d008      	beq.n	8004466 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004454:	4b7b      	ldr	r3, [pc, #492]	@ (8004644 <HAL_RCC_ClockConfig+0x244>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	4978      	ldr	r1, [pc, #480]	@ (8004644 <HAL_RCC_ClockConfig+0x244>)
 8004462:	4313      	orrs	r3, r2
 8004464:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b00      	cmp	r3, #0
 8004470:	f000 80cd 	beq.w	800460e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d137      	bne.n	80044ec <HAL_RCC_ClockConfig+0xec>
 800447c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004480:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004482:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004484:	fa93 f3a3 	rbit	r3, r3
 8004488:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800448a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800448c:	fab3 f383 	clz	r3, r3
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b3f      	cmp	r3, #63	@ 0x3f
 8004494:	d802      	bhi.n	800449c <HAL_RCC_ClockConfig+0x9c>
 8004496:	4b6b      	ldr	r3, [pc, #428]	@ (8004644 <HAL_RCC_ClockConfig+0x244>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	e00f      	b.n	80044bc <HAL_RCC_ClockConfig+0xbc>
 800449c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80044a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044a4:	fa93 f3a3 	rbit	r3, r3
 80044a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80044aa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80044ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80044b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044b2:	fa93 f3a3 	rbit	r3, r3
 80044b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044b8:	4b62      	ldr	r3, [pc, #392]	@ (8004644 <HAL_RCC_ClockConfig+0x244>)
 80044ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044bc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80044c0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80044c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044c4:	fa92 f2a2 	rbit	r2, r2
 80044c8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80044ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80044cc:	fab2 f282 	clz	r2, r2
 80044d0:	b2d2      	uxtb	r2, r2
 80044d2:	f042 0220 	orr.w	r2, r2, #32
 80044d6:	b2d2      	uxtb	r2, r2
 80044d8:	f002 021f 	and.w	r2, r2, #31
 80044dc:	2101      	movs	r1, #1
 80044de:	fa01 f202 	lsl.w	r2, r1, r2
 80044e2:	4013      	ands	r3, r2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d171      	bne.n	80045cc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e0ea      	b.n	80046c2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d137      	bne.n	8004564 <HAL_RCC_ClockConfig+0x164>
 80044f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044f8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044fc:	fa93 f3a3 	rbit	r3, r3
 8004500:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004502:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004504:	fab3 f383 	clz	r3, r3
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b3f      	cmp	r3, #63	@ 0x3f
 800450c:	d802      	bhi.n	8004514 <HAL_RCC_ClockConfig+0x114>
 800450e:	4b4d      	ldr	r3, [pc, #308]	@ (8004644 <HAL_RCC_ClockConfig+0x244>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	e00f      	b.n	8004534 <HAL_RCC_ClockConfig+0x134>
 8004514:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004518:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800451a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800451c:	fa93 f3a3 	rbit	r3, r3
 8004520:	647b      	str	r3, [r7, #68]	@ 0x44
 8004522:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004526:	643b      	str	r3, [r7, #64]	@ 0x40
 8004528:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800452a:	fa93 f3a3 	rbit	r3, r3
 800452e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004530:	4b44      	ldr	r3, [pc, #272]	@ (8004644 <HAL_RCC_ClockConfig+0x244>)
 8004532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004534:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004538:	63ba      	str	r2, [r7, #56]	@ 0x38
 800453a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800453c:	fa92 f2a2 	rbit	r2, r2
 8004540:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004542:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004544:	fab2 f282 	clz	r2, r2
 8004548:	b2d2      	uxtb	r2, r2
 800454a:	f042 0220 	orr.w	r2, r2, #32
 800454e:	b2d2      	uxtb	r2, r2
 8004550:	f002 021f 	and.w	r2, r2, #31
 8004554:	2101      	movs	r1, #1
 8004556:	fa01 f202 	lsl.w	r2, r1, r2
 800455a:	4013      	ands	r3, r2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d135      	bne.n	80045cc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e0ae      	b.n	80046c2 <HAL_RCC_ClockConfig+0x2c2>
 8004564:	2302      	movs	r3, #2
 8004566:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800456a:	fa93 f3a3 	rbit	r3, r3
 800456e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004572:	fab3 f383 	clz	r3, r3
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b3f      	cmp	r3, #63	@ 0x3f
 800457a:	d802      	bhi.n	8004582 <HAL_RCC_ClockConfig+0x182>
 800457c:	4b31      	ldr	r3, [pc, #196]	@ (8004644 <HAL_RCC_ClockConfig+0x244>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	e00d      	b.n	800459e <HAL_RCC_ClockConfig+0x19e>
 8004582:	2302      	movs	r3, #2
 8004584:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004588:	fa93 f3a3 	rbit	r3, r3
 800458c:	627b      	str	r3, [r7, #36]	@ 0x24
 800458e:	2302      	movs	r3, #2
 8004590:	623b      	str	r3, [r7, #32]
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	fa93 f3a3 	rbit	r3, r3
 8004598:	61fb      	str	r3, [r7, #28]
 800459a:	4b2a      	ldr	r3, [pc, #168]	@ (8004644 <HAL_RCC_ClockConfig+0x244>)
 800459c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459e:	2202      	movs	r2, #2
 80045a0:	61ba      	str	r2, [r7, #24]
 80045a2:	69ba      	ldr	r2, [r7, #24]
 80045a4:	fa92 f2a2 	rbit	r2, r2
 80045a8:	617a      	str	r2, [r7, #20]
  return result;
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	fab2 f282 	clz	r2, r2
 80045b0:	b2d2      	uxtb	r2, r2
 80045b2:	f042 0220 	orr.w	r2, r2, #32
 80045b6:	b2d2      	uxtb	r2, r2
 80045b8:	f002 021f 	and.w	r2, r2, #31
 80045bc:	2101      	movs	r1, #1
 80045be:	fa01 f202 	lsl.w	r2, r1, r2
 80045c2:	4013      	ands	r3, r2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d101      	bne.n	80045cc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e07a      	b.n	80046c2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004644 <HAL_RCC_ClockConfig+0x244>)
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	f023 0203 	bic.w	r2, r3, #3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	491a      	ldr	r1, [pc, #104]	@ (8004644 <HAL_RCC_ClockConfig+0x244>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045de:	f7fe fbef 	bl	8002dc0 <HAL_GetTick>
 80045e2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045e4:	e00a      	b.n	80045fc <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045e6:	f7fe fbeb 	bl	8002dc0 <HAL_GetTick>
 80045ea:	4602      	mov	r2, r0
 80045ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d901      	bls.n	80045fc <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e062      	b.n	80046c2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045fc:	4b11      	ldr	r3, [pc, #68]	@ (8004644 <HAL_RCC_ClockConfig+0x244>)
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f003 020c 	and.w	r2, r3, #12
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	429a      	cmp	r2, r3
 800460c:	d1eb      	bne.n	80045e6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800460e:	4b0c      	ldr	r3, [pc, #48]	@ (8004640 <HAL_RCC_ClockConfig+0x240>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	683a      	ldr	r2, [r7, #0]
 8004618:	429a      	cmp	r2, r3
 800461a:	d215      	bcs.n	8004648 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800461c:	4b08      	ldr	r3, [pc, #32]	@ (8004640 <HAL_RCC_ClockConfig+0x240>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f023 0207 	bic.w	r2, r3, #7
 8004624:	4906      	ldr	r1, [pc, #24]	@ (8004640 <HAL_RCC_ClockConfig+0x240>)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	4313      	orrs	r3, r2
 800462a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800462c:	4b04      	ldr	r3, [pc, #16]	@ (8004640 <HAL_RCC_ClockConfig+0x240>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0307 	and.w	r3, r3, #7
 8004634:	683a      	ldr	r2, [r7, #0]
 8004636:	429a      	cmp	r2, r3
 8004638:	d006      	beq.n	8004648 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e041      	b.n	80046c2 <HAL_RCC_ClockConfig+0x2c2>
 800463e:	bf00      	nop
 8004640:	40022000 	.word	0x40022000
 8004644:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0304 	and.w	r3, r3, #4
 8004650:	2b00      	cmp	r3, #0
 8004652:	d008      	beq.n	8004666 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004654:	4b1d      	ldr	r3, [pc, #116]	@ (80046cc <HAL_RCC_ClockConfig+0x2cc>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	491a      	ldr	r1, [pc, #104]	@ (80046cc <HAL_RCC_ClockConfig+0x2cc>)
 8004662:	4313      	orrs	r3, r2
 8004664:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0308 	and.w	r3, r3, #8
 800466e:	2b00      	cmp	r3, #0
 8004670:	d009      	beq.n	8004686 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004672:	4b16      	ldr	r3, [pc, #88]	@ (80046cc <HAL_RCC_ClockConfig+0x2cc>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	00db      	lsls	r3, r3, #3
 8004680:	4912      	ldr	r1, [pc, #72]	@ (80046cc <HAL_RCC_ClockConfig+0x2cc>)
 8004682:	4313      	orrs	r3, r2
 8004684:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004686:	f000 f829 	bl	80046dc <HAL_RCC_GetSysClockFreq>
 800468a:	4601      	mov	r1, r0
 800468c:	4b0f      	ldr	r3, [pc, #60]	@ (80046cc <HAL_RCC_ClockConfig+0x2cc>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004694:	22f0      	movs	r2, #240	@ 0xf0
 8004696:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	fa92 f2a2 	rbit	r2, r2
 800469e:	60fa      	str	r2, [r7, #12]
  return result;
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	fab2 f282 	clz	r2, r2
 80046a6:	b2d2      	uxtb	r2, r2
 80046a8:	40d3      	lsrs	r3, r2
 80046aa:	4a09      	ldr	r2, [pc, #36]	@ (80046d0 <HAL_RCC_ClockConfig+0x2d0>)
 80046ac:	5cd3      	ldrb	r3, [r2, r3]
 80046ae:	fa21 f303 	lsr.w	r3, r1, r3
 80046b2:	4a08      	ldr	r2, [pc, #32]	@ (80046d4 <HAL_RCC_ClockConfig+0x2d4>)
 80046b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80046b6:	4b08      	ldr	r3, [pc, #32]	@ (80046d8 <HAL_RCC_ClockConfig+0x2d8>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7fe fb3c 	bl	8002d38 <HAL_InitTick>
  
  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3778      	adds	r7, #120	@ 0x78
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40021000 	.word	0x40021000
 80046d0:	0800a424 	.word	0x0800a424
 80046d4:	20000030 	.word	0x20000030
 80046d8:	20000034 	.word	0x20000034

080046dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046dc:	b480      	push	{r7}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046e2:	2300      	movs	r3, #0
 80046e4:	60fb      	str	r3, [r7, #12]
 80046e6:	2300      	movs	r3, #0
 80046e8:	60bb      	str	r3, [r7, #8]
 80046ea:	2300      	movs	r3, #0
 80046ec:	617b      	str	r3, [r7, #20]
 80046ee:	2300      	movs	r3, #0
 80046f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80046f2:	2300      	movs	r3, #0
 80046f4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80046f6:	4b1f      	ldr	r3, [pc, #124]	@ (8004774 <HAL_RCC_GetSysClockFreq+0x98>)
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f003 030c 	and.w	r3, r3, #12
 8004702:	2b04      	cmp	r3, #4
 8004704:	d002      	beq.n	800470c <HAL_RCC_GetSysClockFreq+0x30>
 8004706:	2b08      	cmp	r3, #8
 8004708:	d003      	beq.n	8004712 <HAL_RCC_GetSysClockFreq+0x36>
 800470a:	e029      	b.n	8004760 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800470c:	4b1a      	ldr	r3, [pc, #104]	@ (8004778 <HAL_RCC_GetSysClockFreq+0x9c>)
 800470e:	613b      	str	r3, [r7, #16]
      break;
 8004710:	e029      	b.n	8004766 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	0c9b      	lsrs	r3, r3, #18
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	4a18      	ldr	r2, [pc, #96]	@ (800477c <HAL_RCC_GetSysClockFreq+0xa0>)
 800471c:	5cd3      	ldrb	r3, [r2, r3]
 800471e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004720:	4b14      	ldr	r3, [pc, #80]	@ (8004774 <HAL_RCC_GetSysClockFreq+0x98>)
 8004722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004724:	f003 030f 	and.w	r3, r3, #15
 8004728:	4a15      	ldr	r2, [pc, #84]	@ (8004780 <HAL_RCC_GetSysClockFreq+0xa4>)
 800472a:	5cd3      	ldrb	r3, [r2, r3]
 800472c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d008      	beq.n	800474a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004738:	4a0f      	ldr	r2, [pc, #60]	@ (8004778 <HAL_RCC_GetSysClockFreq+0x9c>)
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	fb02 f303 	mul.w	r3, r2, r3
 8004746:	617b      	str	r3, [r7, #20]
 8004748:	e007      	b.n	800475a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800474a:	4a0b      	ldr	r2, [pc, #44]	@ (8004778 <HAL_RCC_GetSysClockFreq+0x9c>)
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	fb02 f303 	mul.w	r3, r2, r3
 8004758:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	613b      	str	r3, [r7, #16]
      break;
 800475e:	e002      	b.n	8004766 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004760:	4b05      	ldr	r3, [pc, #20]	@ (8004778 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004762:	613b      	str	r3, [r7, #16]
      break;
 8004764:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004766:	693b      	ldr	r3, [r7, #16]
}
 8004768:	4618      	mov	r0, r3
 800476a:	371c      	adds	r7, #28
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr
 8004774:	40021000 	.word	0x40021000
 8004778:	007a1200 	.word	0x007a1200
 800477c:	0800a43c 	.word	0x0800a43c
 8004780:	0800a44c 	.word	0x0800a44c

08004784 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004788:	4b03      	ldr	r3, [pc, #12]	@ (8004798 <HAL_RCC_GetHCLKFreq+0x14>)
 800478a:	681b      	ldr	r3, [r3, #0]
}
 800478c:	4618      	mov	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	20000030 	.word	0x20000030

0800479c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80047a2:	f7ff ffef 	bl	8004784 <HAL_RCC_GetHCLKFreq>
 80047a6:	4601      	mov	r1, r0
 80047a8:	4b0b      	ldr	r3, [pc, #44]	@ (80047d8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80047b0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80047b4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	fa92 f2a2 	rbit	r2, r2
 80047bc:	603a      	str	r2, [r7, #0]
  return result;
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	fab2 f282 	clz	r2, r2
 80047c4:	b2d2      	uxtb	r2, r2
 80047c6:	40d3      	lsrs	r3, r2
 80047c8:	4a04      	ldr	r2, [pc, #16]	@ (80047dc <HAL_RCC_GetPCLK1Freq+0x40>)
 80047ca:	5cd3      	ldrb	r3, [r2, r3]
 80047cc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80047d0:	4618      	mov	r0, r3
 80047d2:	3708      	adds	r7, #8
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	40021000 	.word	0x40021000
 80047dc:	0800a434 	.word	0x0800a434

080047e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80047e6:	f7ff ffcd 	bl	8004784 <HAL_RCC_GetHCLKFreq>
 80047ea:	4601      	mov	r1, r0
 80047ec:	4b0b      	ldr	r3, [pc, #44]	@ (800481c <HAL_RCC_GetPCLK2Freq+0x3c>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80047f4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80047f8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	fa92 f2a2 	rbit	r2, r2
 8004800:	603a      	str	r2, [r7, #0]
  return result;
 8004802:	683a      	ldr	r2, [r7, #0]
 8004804:	fab2 f282 	clz	r2, r2
 8004808:	b2d2      	uxtb	r2, r2
 800480a:	40d3      	lsrs	r3, r2
 800480c:	4a04      	ldr	r2, [pc, #16]	@ (8004820 <HAL_RCC_GetPCLK2Freq+0x40>)
 800480e:	5cd3      	ldrb	r3, [r2, r3]
 8004810:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004814:	4618      	mov	r0, r3
 8004816:	3708      	adds	r7, #8
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	40021000 	.word	0x40021000
 8004820:	0800a434 	.word	0x0800a434

08004824 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	220f      	movs	r2, #15
 8004832:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004834:	4b12      	ldr	r3, [pc, #72]	@ (8004880 <HAL_RCC_GetClockConfig+0x5c>)
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f003 0203 	and.w	r2, r3, #3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004840:	4b0f      	ldr	r3, [pc, #60]	@ (8004880 <HAL_RCC_GetClockConfig+0x5c>)
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800484c:	4b0c      	ldr	r3, [pc, #48]	@ (8004880 <HAL_RCC_GetClockConfig+0x5c>)
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004858:	4b09      	ldr	r3, [pc, #36]	@ (8004880 <HAL_RCC_GetClockConfig+0x5c>)
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	08db      	lsrs	r3, r3, #3
 800485e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8004866:	4b07      	ldr	r3, [pc, #28]	@ (8004884 <HAL_RCC_GetClockConfig+0x60>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0207 	and.w	r2, r3, #7
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	601a      	str	r2, [r3, #0]
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	40021000 	.word	0x40021000
 8004884:	40022000 	.word	0x40022000

08004888 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b092      	sub	sp, #72	@ 0x48
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004890:	2300      	movs	r3, #0
 8004892:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004894:	2300      	movs	r3, #0
 8004896:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004898:	2300      	movs	r3, #0
 800489a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f000 80d2 	beq.w	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048ac:	4b4d      	ldr	r3, [pc, #308]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80048ae:	69db      	ldr	r3, [r3, #28]
 80048b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d10e      	bne.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048b8:	4b4a      	ldr	r3, [pc, #296]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80048ba:	69db      	ldr	r3, [r3, #28]
 80048bc:	4a49      	ldr	r2, [pc, #292]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80048be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048c2:	61d3      	str	r3, [r2, #28]
 80048c4:	4b47      	ldr	r3, [pc, #284]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80048c6:	69db      	ldr	r3, [r3, #28]
 80048c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048cc:	60bb      	str	r3, [r7, #8]
 80048ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048d0:	2301      	movs	r3, #1
 80048d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048d6:	4b44      	ldr	r3, [pc, #272]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d118      	bne.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048e2:	4b41      	ldr	r3, [pc, #260]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a40      	ldr	r2, [pc, #256]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048ec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048ee:	f7fe fa67 	bl	8002dc0 <HAL_GetTick>
 80048f2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048f4:	e008      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048f6:	f7fe fa63 	bl	8002dc0 <HAL_GetTick>
 80048fa:	4602      	mov	r2, r0
 80048fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	2b64      	cmp	r3, #100	@ 0x64
 8004902:	d901      	bls.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e1d4      	b.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004908:	4b37      	ldr	r3, [pc, #220]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004910:	2b00      	cmp	r3, #0
 8004912:	d0f0      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004914:	4b33      	ldr	r3, [pc, #204]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004916:	6a1b      	ldr	r3, [r3, #32]
 8004918:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800491c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800491e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004920:	2b00      	cmp	r3, #0
 8004922:	f000 8082 	beq.w	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800492e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004930:	429a      	cmp	r2, r3
 8004932:	d07a      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004934:	4b2b      	ldr	r3, [pc, #172]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800493c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800493e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004942:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004946:	fa93 f3a3 	rbit	r3, r3
 800494a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800494c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800494e:	fab3 f383 	clz	r3, r3
 8004952:	b2db      	uxtb	r3, r3
 8004954:	461a      	mov	r2, r3
 8004956:	4b25      	ldr	r3, [pc, #148]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004958:	4413      	add	r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	461a      	mov	r2, r3
 800495e:	2301      	movs	r3, #1
 8004960:	6013      	str	r3, [r2, #0]
 8004962:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004966:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800496a:	fa93 f3a3 	rbit	r3, r3
 800496e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004970:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004972:	fab3 f383 	clz	r3, r3
 8004976:	b2db      	uxtb	r3, r3
 8004978:	461a      	mov	r2, r3
 800497a:	4b1c      	ldr	r3, [pc, #112]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800497c:	4413      	add	r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	461a      	mov	r2, r3
 8004982:	2300      	movs	r3, #0
 8004984:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004986:	4a17      	ldr	r2, [pc, #92]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004988:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800498a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800498c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	2b00      	cmp	r3, #0
 8004994:	d049      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004996:	f7fe fa13 	bl	8002dc0 <HAL_GetTick>
 800499a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800499c:	e00a      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800499e:	f7fe fa0f 	bl	8002dc0 <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d901      	bls.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e17e      	b.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 80049b4:	2302      	movs	r3, #2
 80049b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ba:	fa93 f3a3 	rbit	r3, r3
 80049be:	627b      	str	r3, [r7, #36]	@ 0x24
 80049c0:	2302      	movs	r3, #2
 80049c2:	623b      	str	r3, [r7, #32]
 80049c4:	6a3b      	ldr	r3, [r7, #32]
 80049c6:	fa93 f3a3 	rbit	r3, r3
 80049ca:	61fb      	str	r3, [r7, #28]
  return result;
 80049cc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ce:	fab3 f383 	clz	r3, r3
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d108      	bne.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80049de:	4b01      	ldr	r3, [pc, #4]	@ (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	e00d      	b.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80049e4:	40021000 	.word	0x40021000
 80049e8:	40007000 	.word	0x40007000
 80049ec:	10908100 	.word	0x10908100
 80049f0:	2302      	movs	r3, #2
 80049f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	fa93 f3a3 	rbit	r3, r3
 80049fa:	617b      	str	r3, [r7, #20]
 80049fc:	4b9a      	ldr	r3, [pc, #616]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a00:	2202      	movs	r2, #2
 8004a02:	613a      	str	r2, [r7, #16]
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	fa92 f2a2 	rbit	r2, r2
 8004a0a:	60fa      	str	r2, [r7, #12]
  return result;
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	fab2 f282 	clz	r2, r2
 8004a12:	b2d2      	uxtb	r2, r2
 8004a14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a18:	b2d2      	uxtb	r2, r2
 8004a1a:	f002 021f 	and.w	r2, r2, #31
 8004a1e:	2101      	movs	r1, #1
 8004a20:	fa01 f202 	lsl.w	r2, r1, r2
 8004a24:	4013      	ands	r3, r2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d0b9      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004a2a:	4b8f      	ldr	r3, [pc, #572]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	498c      	ldr	r1, [pc, #560]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004a3c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d105      	bne.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a44:	4b88      	ldr	r3, [pc, #544]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a46:	69db      	ldr	r3, [r3, #28]
 8004a48:	4a87      	ldr	r2, [pc, #540]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a4e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d008      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a5c:	4b82      	ldr	r3, [pc, #520]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a60:	f023 0203 	bic.w	r2, r3, #3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	497f      	ldr	r1, [pc, #508]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0302 	and.w	r3, r3, #2
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d008      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a7a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a7e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	4978      	ldr	r1, [pc, #480]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0304 	and.w	r3, r3, #4
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d008      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a98:	4b73      	ldr	r3, [pc, #460]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a9c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	4970      	ldr	r1, [pc, #448]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 0320 	and.w	r3, r3, #32
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d008      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ab6:	4b6c      	ldr	r3, [pc, #432]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aba:	f023 0210 	bic.w	r2, r3, #16
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	4969      	ldr	r1, [pc, #420]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d008      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004ad4:	4b64      	ldr	r3, [pc, #400]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ae0:	4961      	ldr	r1, [pc, #388]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d008      	beq.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004af2:	4b5d      	ldr	r3, [pc, #372]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af6:	f023 0220 	bic.w	r2, r3, #32
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	495a      	ldr	r1, [pc, #360]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d008      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b10:	4b55      	ldr	r3, [pc, #340]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b14:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1c:	4952      	ldr	r1, [pc, #328]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0308 	and.w	r3, r3, #8
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d008      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b2e:	4b4e      	ldr	r3, [pc, #312]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b32:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	494b      	ldr	r1, [pc, #300]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0310 	and.w	r3, r3, #16
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d008      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b4c:	4b46      	ldr	r3, [pc, #280]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b50:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	4943      	ldr	r1, [pc, #268]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d008      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004b6a:	4b3f      	ldr	r3, [pc, #252]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b76:	493c      	ldr	r1, [pc, #240]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d008      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004b88:	4b37      	ldr	r3, [pc, #220]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8c:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b94:	4934      	ldr	r1, [pc, #208]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d008      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004ba6:	4b30      	ldr	r3, [pc, #192]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004baa:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb2:	492d      	ldr	r1, [pc, #180]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d008      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004bc4:	4b28      	ldr	r3, [pc, #160]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bd0:	4925      	ldr	r1, [pc, #148]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d008      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004be2:	4b21      	ldr	r3, [pc, #132]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be6:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bee:	491e      	ldr	r1, [pc, #120]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d008      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004c00:	4b19      	ldr	r3, [pc, #100]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c04:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0c:	4916      	ldr	r1, [pc, #88]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d008      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004c1e:	4b12      	ldr	r3, [pc, #72]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c22:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c2a:	490f      	ldr	r1, [pc, #60]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d008      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c40:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c48:	4907      	ldr	r1, [pc, #28]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00c      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004c5a:	4b03      	ldr	r3, [pc, #12]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c5e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	e002      	b.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004c66:	bf00      	nop
 8004c68:	40021000 	.word	0x40021000
 8004c6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c6e:	4913      	ldr	r1, [pc, #76]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004c70:	4313      	orrs	r3, r2
 8004c72:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d008      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004c80:	4b0e      	ldr	r3, [pc, #56]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c84:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c8c:	490b      	ldr	r1, [pc, #44]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d008      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004c9e:	4b07      	ldr	r3, [pc, #28]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004caa:	4904      	ldr	r1, [pc, #16]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004cac:	4313      	orrs	r3, r2
 8004cae:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004cb0:	2300      	movs	r3, #0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3748      	adds	r7, #72	@ 0x48
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	40021000 	.word	0x40021000

08004cc0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d101      	bne.n	8004cd2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e049      	b.n	8004d66 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d106      	bne.n	8004cec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f7fd fdce 	bl	8002888 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2202      	movs	r2, #2
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	3304      	adds	r3, #4
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	4610      	mov	r0, r2
 8004d00:	f000 fc1c 	bl	800553c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3708      	adds	r7, #8
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
	...

08004d70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d109      	bne.n	8004d94 <HAL_TIM_PWM_Start+0x24>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	bf14      	ite	ne
 8004d8c:	2301      	movne	r3, #1
 8004d8e:	2300      	moveq	r3, #0
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	e03c      	b.n	8004e0e <HAL_TIM_PWM_Start+0x9e>
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	2b04      	cmp	r3, #4
 8004d98:	d109      	bne.n	8004dae <HAL_TIM_PWM_Start+0x3e>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	bf14      	ite	ne
 8004da6:	2301      	movne	r3, #1
 8004da8:	2300      	moveq	r3, #0
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	e02f      	b.n	8004e0e <HAL_TIM_PWM_Start+0x9e>
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b08      	cmp	r3, #8
 8004db2:	d109      	bne.n	8004dc8 <HAL_TIM_PWM_Start+0x58>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	bf14      	ite	ne
 8004dc0:	2301      	movne	r3, #1
 8004dc2:	2300      	moveq	r3, #0
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	e022      	b.n	8004e0e <HAL_TIM_PWM_Start+0x9e>
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	2b0c      	cmp	r3, #12
 8004dcc:	d109      	bne.n	8004de2 <HAL_TIM_PWM_Start+0x72>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	bf14      	ite	ne
 8004dda:	2301      	movne	r3, #1
 8004ddc:	2300      	moveq	r3, #0
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	e015      	b.n	8004e0e <HAL_TIM_PWM_Start+0x9e>
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	2b10      	cmp	r3, #16
 8004de6:	d109      	bne.n	8004dfc <HAL_TIM_PWM_Start+0x8c>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	bf14      	ite	ne
 8004df4:	2301      	movne	r3, #1
 8004df6:	2300      	moveq	r3, #0
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	e008      	b.n	8004e0e <HAL_TIM_PWM_Start+0x9e>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	bf14      	ite	ne
 8004e08:	2301      	movne	r3, #1
 8004e0a:	2300      	moveq	r3, #0
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d001      	beq.n	8004e16 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e0a1      	b.n	8004f5a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d104      	bne.n	8004e26 <HAL_TIM_PWM_Start+0xb6>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e24:	e023      	b.n	8004e6e <HAL_TIM_PWM_Start+0xfe>
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	2b04      	cmp	r3, #4
 8004e2a:	d104      	bne.n	8004e36 <HAL_TIM_PWM_Start+0xc6>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e34:	e01b      	b.n	8004e6e <HAL_TIM_PWM_Start+0xfe>
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	2b08      	cmp	r3, #8
 8004e3a:	d104      	bne.n	8004e46 <HAL_TIM_PWM_Start+0xd6>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e44:	e013      	b.n	8004e6e <HAL_TIM_PWM_Start+0xfe>
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	2b0c      	cmp	r3, #12
 8004e4a:	d104      	bne.n	8004e56 <HAL_TIM_PWM_Start+0xe6>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e54:	e00b      	b.n	8004e6e <HAL_TIM_PWM_Start+0xfe>
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	2b10      	cmp	r3, #16
 8004e5a:	d104      	bne.n	8004e66 <HAL_TIM_PWM_Start+0xf6>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2202      	movs	r2, #2
 8004e60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e64:	e003      	b.n	8004e6e <HAL_TIM_PWM_Start+0xfe>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2202      	movs	r2, #2
 8004e6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2201      	movs	r2, #1
 8004e74:	6839      	ldr	r1, [r7, #0]
 8004e76:	4618      	mov	r0, r3
 8004e78:	f000 ff10 	bl	8005c9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a38      	ldr	r2, [pc, #224]	@ (8004f64 <HAL_TIM_PWM_Start+0x1f4>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d018      	beq.n	8004eb8 <HAL_TIM_PWM_Start+0x148>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a37      	ldr	r2, [pc, #220]	@ (8004f68 <HAL_TIM_PWM_Start+0x1f8>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d013      	beq.n	8004eb8 <HAL_TIM_PWM_Start+0x148>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a35      	ldr	r2, [pc, #212]	@ (8004f6c <HAL_TIM_PWM_Start+0x1fc>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d00e      	beq.n	8004eb8 <HAL_TIM_PWM_Start+0x148>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a34      	ldr	r2, [pc, #208]	@ (8004f70 <HAL_TIM_PWM_Start+0x200>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d009      	beq.n	8004eb8 <HAL_TIM_PWM_Start+0x148>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a32      	ldr	r2, [pc, #200]	@ (8004f74 <HAL_TIM_PWM_Start+0x204>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d004      	beq.n	8004eb8 <HAL_TIM_PWM_Start+0x148>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a31      	ldr	r2, [pc, #196]	@ (8004f78 <HAL_TIM_PWM_Start+0x208>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d101      	bne.n	8004ebc <HAL_TIM_PWM_Start+0x14c>
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e000      	b.n	8004ebe <HAL_TIM_PWM_Start+0x14e>
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d007      	beq.n	8004ed2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ed0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a23      	ldr	r2, [pc, #140]	@ (8004f64 <HAL_TIM_PWM_Start+0x1f4>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d01d      	beq.n	8004f18 <HAL_TIM_PWM_Start+0x1a8>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ee4:	d018      	beq.n	8004f18 <HAL_TIM_PWM_Start+0x1a8>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a24      	ldr	r2, [pc, #144]	@ (8004f7c <HAL_TIM_PWM_Start+0x20c>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d013      	beq.n	8004f18 <HAL_TIM_PWM_Start+0x1a8>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a22      	ldr	r2, [pc, #136]	@ (8004f80 <HAL_TIM_PWM_Start+0x210>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d00e      	beq.n	8004f18 <HAL_TIM_PWM_Start+0x1a8>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a1a      	ldr	r2, [pc, #104]	@ (8004f68 <HAL_TIM_PWM_Start+0x1f8>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d009      	beq.n	8004f18 <HAL_TIM_PWM_Start+0x1a8>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a18      	ldr	r2, [pc, #96]	@ (8004f6c <HAL_TIM_PWM_Start+0x1fc>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d004      	beq.n	8004f18 <HAL_TIM_PWM_Start+0x1a8>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a19      	ldr	r2, [pc, #100]	@ (8004f78 <HAL_TIM_PWM_Start+0x208>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d115      	bne.n	8004f44 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	689a      	ldr	r2, [r3, #8]
 8004f1e:	4b19      	ldr	r3, [pc, #100]	@ (8004f84 <HAL_TIM_PWM_Start+0x214>)
 8004f20:	4013      	ands	r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2b06      	cmp	r3, #6
 8004f28:	d015      	beq.n	8004f56 <HAL_TIM_PWM_Start+0x1e6>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f30:	d011      	beq.n	8004f56 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f042 0201 	orr.w	r2, r2, #1
 8004f40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f42:	e008      	b.n	8004f56 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f042 0201 	orr.w	r2, r2, #1
 8004f52:	601a      	str	r2, [r3, #0]
 8004f54:	e000      	b.n	8004f58 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3710      	adds	r7, #16
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	40012c00 	.word	0x40012c00
 8004f68:	40013400 	.word	0x40013400
 8004f6c:	40014000 	.word	0x40014000
 8004f70:	40014400 	.word	0x40014400
 8004f74:	40014800 	.word	0x40014800
 8004f78:	40015000 	.word	0x40015000
 8004f7c:	40000400 	.word	0x40000400
 8004f80:	40000800 	.word	0x40000800
 8004f84:	00010007 	.word	0x00010007

08004f88 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2200      	movs	r2, #0
 8004f98:	6839      	ldr	r1, [r7, #0]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f000 fe7e 	bl	8005c9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a40      	ldr	r2, [pc, #256]	@ (80050a8 <HAL_TIM_PWM_Stop+0x120>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d018      	beq.n	8004fdc <HAL_TIM_PWM_Stop+0x54>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a3f      	ldr	r2, [pc, #252]	@ (80050ac <HAL_TIM_PWM_Stop+0x124>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d013      	beq.n	8004fdc <HAL_TIM_PWM_Stop+0x54>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a3d      	ldr	r2, [pc, #244]	@ (80050b0 <HAL_TIM_PWM_Stop+0x128>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d00e      	beq.n	8004fdc <HAL_TIM_PWM_Stop+0x54>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a3c      	ldr	r2, [pc, #240]	@ (80050b4 <HAL_TIM_PWM_Stop+0x12c>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d009      	beq.n	8004fdc <HAL_TIM_PWM_Stop+0x54>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a3a      	ldr	r2, [pc, #232]	@ (80050b8 <HAL_TIM_PWM_Stop+0x130>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d004      	beq.n	8004fdc <HAL_TIM_PWM_Stop+0x54>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a39      	ldr	r2, [pc, #228]	@ (80050bc <HAL_TIM_PWM_Stop+0x134>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d101      	bne.n	8004fe0 <HAL_TIM_PWM_Stop+0x58>
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e000      	b.n	8004fe2 <HAL_TIM_PWM_Stop+0x5a>
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d017      	beq.n	8005016 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	6a1a      	ldr	r2, [r3, #32]
 8004fec:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10f      	bne.n	8005016 <HAL_TIM_PWM_Stop+0x8e>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	6a1a      	ldr	r2, [r3, #32]
 8004ffc:	f240 4344 	movw	r3, #1092	@ 0x444
 8005000:	4013      	ands	r3, r2
 8005002:	2b00      	cmp	r3, #0
 8005004:	d107      	bne.n	8005016 <HAL_TIM_PWM_Stop+0x8e>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005014:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	6a1a      	ldr	r2, [r3, #32]
 800501c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005020:	4013      	ands	r3, r2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10f      	bne.n	8005046 <HAL_TIM_PWM_Stop+0xbe>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	6a1a      	ldr	r2, [r3, #32]
 800502c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005030:	4013      	ands	r3, r2
 8005032:	2b00      	cmp	r3, #0
 8005034:	d107      	bne.n	8005046 <HAL_TIM_PWM_Stop+0xbe>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f022 0201 	bic.w	r2, r2, #1
 8005044:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d104      	bne.n	8005056 <HAL_TIM_PWM_Stop+0xce>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005054:	e023      	b.n	800509e <HAL_TIM_PWM_Stop+0x116>
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	2b04      	cmp	r3, #4
 800505a:	d104      	bne.n	8005066 <HAL_TIM_PWM_Stop+0xde>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005064:	e01b      	b.n	800509e <HAL_TIM_PWM_Stop+0x116>
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	2b08      	cmp	r3, #8
 800506a:	d104      	bne.n	8005076 <HAL_TIM_PWM_Stop+0xee>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005074:	e013      	b.n	800509e <HAL_TIM_PWM_Stop+0x116>
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	2b0c      	cmp	r3, #12
 800507a:	d104      	bne.n	8005086 <HAL_TIM_PWM_Stop+0xfe>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005084:	e00b      	b.n	800509e <HAL_TIM_PWM_Stop+0x116>
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	2b10      	cmp	r3, #16
 800508a:	d104      	bne.n	8005096 <HAL_TIM_PWM_Stop+0x10e>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005094:	e003      	b.n	800509e <HAL_TIM_PWM_Stop+0x116>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3708      	adds	r7, #8
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	40012c00 	.word	0x40012c00
 80050ac:	40013400 	.word	0x40013400
 80050b0:	40014000 	.word	0x40014000
 80050b4:	40014400 	.word	0x40014400
 80050b8:	40014800 	.word	0x40014800
 80050bc:	40015000 	.word	0x40015000

080050c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	f003 0302 	and.w	r3, r3, #2
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d020      	beq.n	8005124 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d01b      	beq.n	8005124 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f06f 0202 	mvn.w	r2, #2
 80050f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	f003 0303 	and.w	r3, r3, #3
 8005106:	2b00      	cmp	r3, #0
 8005108:	d003      	beq.n	8005112 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f9f8 	bl	8005500 <HAL_TIM_IC_CaptureCallback>
 8005110:	e005      	b.n	800511e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f000 f9ea 	bl	80054ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 f9fb 	bl	8005514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	f003 0304 	and.w	r3, r3, #4
 800512a:	2b00      	cmp	r3, #0
 800512c:	d020      	beq.n	8005170 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f003 0304 	and.w	r3, r3, #4
 8005134:	2b00      	cmp	r3, #0
 8005136:	d01b      	beq.n	8005170 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f06f 0204 	mvn.w	r2, #4
 8005140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2202      	movs	r2, #2
 8005146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f9d2 	bl	8005500 <HAL_TIM_IC_CaptureCallback>
 800515c:	e005      	b.n	800516a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 f9c4 	bl	80054ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f000 f9d5 	bl	8005514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	f003 0308 	and.w	r3, r3, #8
 8005176:	2b00      	cmp	r3, #0
 8005178:	d020      	beq.n	80051bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f003 0308 	and.w	r3, r3, #8
 8005180:	2b00      	cmp	r3, #0
 8005182:	d01b      	beq.n	80051bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f06f 0208 	mvn.w	r2, #8
 800518c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2204      	movs	r2, #4
 8005192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	69db      	ldr	r3, [r3, #28]
 800519a:	f003 0303 	and.w	r3, r3, #3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d003      	beq.n	80051aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f9ac 	bl	8005500 <HAL_TIM_IC_CaptureCallback>
 80051a8:	e005      	b.n	80051b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f99e 	bl	80054ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 f9af 	bl	8005514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	f003 0310 	and.w	r3, r3, #16
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d020      	beq.n	8005208 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f003 0310 	and.w	r3, r3, #16
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d01b      	beq.n	8005208 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f06f 0210 	mvn.w	r2, #16
 80051d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2208      	movs	r2, #8
 80051de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	69db      	ldr	r3, [r3, #28]
 80051e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d003      	beq.n	80051f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 f986 	bl	8005500 <HAL_TIM_IC_CaptureCallback>
 80051f4:	e005      	b.n	8005202 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 f978 	bl	80054ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f000 f989 	bl	8005514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00c      	beq.n	800522c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f003 0301 	and.w	r3, r3, #1
 8005218:	2b00      	cmp	r3, #0
 800521a:	d007      	beq.n	800522c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f06f 0201 	mvn.w	r2, #1
 8005224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f7fd fad6 	bl	80027d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00c      	beq.n	8005250 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800523c:	2b00      	cmp	r3, #0
 800523e:	d007      	beq.n	8005250 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 fe68 	bl	8005f20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00c      	beq.n	8005274 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005260:	2b00      	cmp	r3, #0
 8005262:	d007      	beq.n	8005274 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800526c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 fe60 	bl	8005f34 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00c      	beq.n	8005298 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005284:	2b00      	cmp	r3, #0
 8005286:	d007      	beq.n	8005298 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f948 	bl	8005528 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	f003 0320 	and.w	r3, r3, #32
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00c      	beq.n	80052bc <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f003 0320 	and.w	r3, r3, #32
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d007      	beq.n	80052bc <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f06f 0220 	mvn.w	r2, #32
 80052b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 fe28 	bl	8005f0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052bc:	bf00      	nop
 80052be:	3710      	adds	r7, #16
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b086      	sub	sp, #24
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052d0:	2300      	movs	r3, #0
 80052d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d101      	bne.n	80052e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80052de:	2302      	movs	r3, #2
 80052e0:	e0ff      	b.n	80054e2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2201      	movs	r2, #1
 80052e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2b14      	cmp	r3, #20
 80052ee:	f200 80f0 	bhi.w	80054d2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80052f2:	a201      	add	r2, pc, #4	@ (adr r2, 80052f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80052f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f8:	0800534d 	.word	0x0800534d
 80052fc:	080054d3 	.word	0x080054d3
 8005300:	080054d3 	.word	0x080054d3
 8005304:	080054d3 	.word	0x080054d3
 8005308:	0800538d 	.word	0x0800538d
 800530c:	080054d3 	.word	0x080054d3
 8005310:	080054d3 	.word	0x080054d3
 8005314:	080054d3 	.word	0x080054d3
 8005318:	080053cf 	.word	0x080053cf
 800531c:	080054d3 	.word	0x080054d3
 8005320:	080054d3 	.word	0x080054d3
 8005324:	080054d3 	.word	0x080054d3
 8005328:	0800540f 	.word	0x0800540f
 800532c:	080054d3 	.word	0x080054d3
 8005330:	080054d3 	.word	0x080054d3
 8005334:	080054d3 	.word	0x080054d3
 8005338:	08005451 	.word	0x08005451
 800533c:	080054d3 	.word	0x080054d3
 8005340:	080054d3 	.word	0x080054d3
 8005344:	080054d3 	.word	0x080054d3
 8005348:	08005491 	.word	0x08005491
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68b9      	ldr	r1, [r7, #8]
 8005352:	4618      	mov	r0, r3
 8005354:	f000 f99c 	bl	8005690 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	699a      	ldr	r2, [r3, #24]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f042 0208 	orr.w	r2, r2, #8
 8005366:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	699a      	ldr	r2, [r3, #24]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f022 0204 	bic.w	r2, r2, #4
 8005376:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	6999      	ldr	r1, [r3, #24]
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	691a      	ldr	r2, [r3, #16]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	430a      	orrs	r2, r1
 8005388:	619a      	str	r2, [r3, #24]
      break;
 800538a:	e0a5      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68b9      	ldr	r1, [r7, #8]
 8005392:	4618      	mov	r0, r3
 8005394:	f000 fa16 	bl	80057c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	699a      	ldr	r2, [r3, #24]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	699a      	ldr	r2, [r3, #24]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	6999      	ldr	r1, [r3, #24]
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	021a      	lsls	r2, r3, #8
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	430a      	orrs	r2, r1
 80053ca:	619a      	str	r2, [r3, #24]
      break;
 80053cc:	e084      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68b9      	ldr	r1, [r7, #8]
 80053d4:	4618      	mov	r0, r3
 80053d6:	f000 fa89 	bl	80058ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	69da      	ldr	r2, [r3, #28]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f042 0208 	orr.w	r2, r2, #8
 80053e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	69da      	ldr	r2, [r3, #28]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f022 0204 	bic.w	r2, r2, #4
 80053f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	69d9      	ldr	r1, [r3, #28]
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	691a      	ldr	r2, [r3, #16]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	61da      	str	r2, [r3, #28]
      break;
 800540c:	e064      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68b9      	ldr	r1, [r7, #8]
 8005414:	4618      	mov	r0, r3
 8005416:	f000 fafb 	bl	8005a10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	69da      	ldr	r2, [r3, #28]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005428:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	69da      	ldr	r2, [r3, #28]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005438:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	69d9      	ldr	r1, [r3, #28]
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	021a      	lsls	r2, r3, #8
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	430a      	orrs	r2, r1
 800544c:	61da      	str	r2, [r3, #28]
      break;
 800544e:	e043      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68b9      	ldr	r1, [r7, #8]
 8005456:	4618      	mov	r0, r3
 8005458:	f000 fb4a 	bl	8005af0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0208 	orr.w	r2, r2, #8
 800546a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0204 	bic.w	r2, r2, #4
 800547a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	691a      	ldr	r2, [r3, #16]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	430a      	orrs	r2, r1
 800548c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800548e:	e023      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68b9      	ldr	r1, [r7, #8]
 8005496:	4618      	mov	r0, r3
 8005498:	f000 fb94 	bl	8005bc4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	021a      	lsls	r2, r3, #8
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	430a      	orrs	r2, r1
 80054ce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80054d0:	e002      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	75fb      	strb	r3, [r7, #23]
      break;
 80054d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3718      	adds	r7, #24
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop

080054ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054f4:	bf00      	nop
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005500:	b480      	push	{r7}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005508:	bf00      	nop
 800550a:	370c      	adds	r7, #12
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005514:	b480      	push	{r7}
 8005516:	b083      	sub	sp, #12
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800551c:	bf00      	nop
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a48      	ldr	r2, [pc, #288]	@ (8005670 <TIM_Base_SetConfig+0x134>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d013      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800555a:	d00f      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a45      	ldr	r2, [pc, #276]	@ (8005674 <TIM_Base_SetConfig+0x138>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d00b      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a44      	ldr	r2, [pc, #272]	@ (8005678 <TIM_Base_SetConfig+0x13c>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d007      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a43      	ldr	r2, [pc, #268]	@ (800567c <TIM_Base_SetConfig+0x140>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d003      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a42      	ldr	r2, [pc, #264]	@ (8005680 <TIM_Base_SetConfig+0x144>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d108      	bne.n	800558e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005582:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	4313      	orrs	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a37      	ldr	r2, [pc, #220]	@ (8005670 <TIM_Base_SetConfig+0x134>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d01f      	beq.n	80055d6 <TIM_Base_SetConfig+0x9a>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800559c:	d01b      	beq.n	80055d6 <TIM_Base_SetConfig+0x9a>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a34      	ldr	r2, [pc, #208]	@ (8005674 <TIM_Base_SetConfig+0x138>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d017      	beq.n	80055d6 <TIM_Base_SetConfig+0x9a>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a33      	ldr	r2, [pc, #204]	@ (8005678 <TIM_Base_SetConfig+0x13c>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d013      	beq.n	80055d6 <TIM_Base_SetConfig+0x9a>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a32      	ldr	r2, [pc, #200]	@ (800567c <TIM_Base_SetConfig+0x140>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d00f      	beq.n	80055d6 <TIM_Base_SetConfig+0x9a>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a32      	ldr	r2, [pc, #200]	@ (8005684 <TIM_Base_SetConfig+0x148>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d00b      	beq.n	80055d6 <TIM_Base_SetConfig+0x9a>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a31      	ldr	r2, [pc, #196]	@ (8005688 <TIM_Base_SetConfig+0x14c>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d007      	beq.n	80055d6 <TIM_Base_SetConfig+0x9a>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a30      	ldr	r2, [pc, #192]	@ (800568c <TIM_Base_SetConfig+0x150>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d003      	beq.n	80055d6 <TIM_Base_SetConfig+0x9a>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a2b      	ldr	r2, [pc, #172]	@ (8005680 <TIM_Base_SetConfig+0x144>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d108      	bne.n	80055e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	4a18      	ldr	r2, [pc, #96]	@ (8005670 <TIM_Base_SetConfig+0x134>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d013      	beq.n	800563c <TIM_Base_SetConfig+0x100>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a19      	ldr	r2, [pc, #100]	@ (800567c <TIM_Base_SetConfig+0x140>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d00f      	beq.n	800563c <TIM_Base_SetConfig+0x100>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4a19      	ldr	r2, [pc, #100]	@ (8005684 <TIM_Base_SetConfig+0x148>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d00b      	beq.n	800563c <TIM_Base_SetConfig+0x100>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a18      	ldr	r2, [pc, #96]	@ (8005688 <TIM_Base_SetConfig+0x14c>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d007      	beq.n	800563c <TIM_Base_SetConfig+0x100>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a17      	ldr	r2, [pc, #92]	@ (800568c <TIM_Base_SetConfig+0x150>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d003      	beq.n	800563c <TIM_Base_SetConfig+0x100>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a12      	ldr	r2, [pc, #72]	@ (8005680 <TIM_Base_SetConfig+0x144>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d103      	bne.n	8005644 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	691a      	ldr	r2, [r3, #16]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	f003 0301 	and.w	r3, r3, #1
 8005652:	2b01      	cmp	r3, #1
 8005654:	d105      	bne.n	8005662 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	f023 0201 	bic.w	r2, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	611a      	str	r2, [r3, #16]
  }
}
 8005662:	bf00      	nop
 8005664:	3714      	adds	r7, #20
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	40012c00 	.word	0x40012c00
 8005674:	40000400 	.word	0x40000400
 8005678:	40000800 	.word	0x40000800
 800567c:	40013400 	.word	0x40013400
 8005680:	40015000 	.word	0x40015000
 8005684:	40014000 	.word	0x40014000
 8005688:	40014400 	.word	0x40014400
 800568c:	40014800 	.word	0x40014800

08005690 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005690:	b480      	push	{r7}
 8005692:	b087      	sub	sp, #28
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a1b      	ldr	r3, [r3, #32]
 800569e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a1b      	ldr	r3, [r3, #32]
 80056a4:	f023 0201 	bic.w	r2, r3, #1
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f023 0303 	bic.w	r3, r3, #3
 80056ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f023 0302 	bic.w	r3, r3, #2
 80056dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	697a      	ldr	r2, [r7, #20]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a30      	ldr	r2, [pc, #192]	@ (80057ac <TIM_OC1_SetConfig+0x11c>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d013      	beq.n	8005718 <TIM_OC1_SetConfig+0x88>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a2f      	ldr	r2, [pc, #188]	@ (80057b0 <TIM_OC1_SetConfig+0x120>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d00f      	beq.n	8005718 <TIM_OC1_SetConfig+0x88>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a2e      	ldr	r2, [pc, #184]	@ (80057b4 <TIM_OC1_SetConfig+0x124>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d00b      	beq.n	8005718 <TIM_OC1_SetConfig+0x88>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a2d      	ldr	r2, [pc, #180]	@ (80057b8 <TIM_OC1_SetConfig+0x128>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d007      	beq.n	8005718 <TIM_OC1_SetConfig+0x88>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a2c      	ldr	r2, [pc, #176]	@ (80057bc <TIM_OC1_SetConfig+0x12c>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d003      	beq.n	8005718 <TIM_OC1_SetConfig+0x88>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a2b      	ldr	r2, [pc, #172]	@ (80057c0 <TIM_OC1_SetConfig+0x130>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d10c      	bne.n	8005732 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	f023 0308 	bic.w	r3, r3, #8
 800571e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	697a      	ldr	r2, [r7, #20]
 8005726:	4313      	orrs	r3, r2
 8005728:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	f023 0304 	bic.w	r3, r3, #4
 8005730:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4a1d      	ldr	r2, [pc, #116]	@ (80057ac <TIM_OC1_SetConfig+0x11c>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d013      	beq.n	8005762 <TIM_OC1_SetConfig+0xd2>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a1c      	ldr	r2, [pc, #112]	@ (80057b0 <TIM_OC1_SetConfig+0x120>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d00f      	beq.n	8005762 <TIM_OC1_SetConfig+0xd2>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a1b      	ldr	r2, [pc, #108]	@ (80057b4 <TIM_OC1_SetConfig+0x124>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d00b      	beq.n	8005762 <TIM_OC1_SetConfig+0xd2>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a1a      	ldr	r2, [pc, #104]	@ (80057b8 <TIM_OC1_SetConfig+0x128>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d007      	beq.n	8005762 <TIM_OC1_SetConfig+0xd2>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a19      	ldr	r2, [pc, #100]	@ (80057bc <TIM_OC1_SetConfig+0x12c>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d003      	beq.n	8005762 <TIM_OC1_SetConfig+0xd2>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a18      	ldr	r2, [pc, #96]	@ (80057c0 <TIM_OC1_SetConfig+0x130>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d111      	bne.n	8005786 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005768:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005770:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	695b      	ldr	r3, [r3, #20]
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	4313      	orrs	r3, r2
 800577a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	699b      	ldr	r3, [r3, #24]
 8005780:	693a      	ldr	r2, [r7, #16]
 8005782:	4313      	orrs	r3, r2
 8005784:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	693a      	ldr	r2, [r7, #16]
 800578a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	685a      	ldr	r2, [r3, #4]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	697a      	ldr	r2, [r7, #20]
 800579e:	621a      	str	r2, [r3, #32]
}
 80057a0:	bf00      	nop
 80057a2:	371c      	adds	r7, #28
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr
 80057ac:	40012c00 	.word	0x40012c00
 80057b0:	40013400 	.word	0x40013400
 80057b4:	40014000 	.word	0x40014000
 80057b8:	40014400 	.word	0x40014400
 80057bc:	40014800 	.word	0x40014800
 80057c0:	40015000 	.word	0x40015000

080057c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b087      	sub	sp, #28
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a1b      	ldr	r3, [r3, #32]
 80057d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a1b      	ldr	r3, [r3, #32]
 80057d8:	f023 0210 	bic.w	r2, r3, #16
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	021b      	lsls	r3, r3, #8
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	4313      	orrs	r3, r2
 800580a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f023 0320 	bic.w	r3, r3, #32
 8005812:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	011b      	lsls	r3, r3, #4
 800581a:	697a      	ldr	r2, [r7, #20]
 800581c:	4313      	orrs	r3, r2
 800581e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a2c      	ldr	r2, [pc, #176]	@ (80058d4 <TIM_OC2_SetConfig+0x110>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d007      	beq.n	8005838 <TIM_OC2_SetConfig+0x74>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a2b      	ldr	r2, [pc, #172]	@ (80058d8 <TIM_OC2_SetConfig+0x114>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d003      	beq.n	8005838 <TIM_OC2_SetConfig+0x74>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a2a      	ldr	r2, [pc, #168]	@ (80058dc <TIM_OC2_SetConfig+0x118>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d10d      	bne.n	8005854 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800583e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	011b      	lsls	r3, r3, #4
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	4313      	orrs	r3, r2
 800584a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005852:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a1f      	ldr	r2, [pc, #124]	@ (80058d4 <TIM_OC2_SetConfig+0x110>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d013      	beq.n	8005884 <TIM_OC2_SetConfig+0xc0>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a1e      	ldr	r2, [pc, #120]	@ (80058d8 <TIM_OC2_SetConfig+0x114>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d00f      	beq.n	8005884 <TIM_OC2_SetConfig+0xc0>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4a1e      	ldr	r2, [pc, #120]	@ (80058e0 <TIM_OC2_SetConfig+0x11c>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d00b      	beq.n	8005884 <TIM_OC2_SetConfig+0xc0>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a1d      	ldr	r2, [pc, #116]	@ (80058e4 <TIM_OC2_SetConfig+0x120>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d007      	beq.n	8005884 <TIM_OC2_SetConfig+0xc0>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	4a1c      	ldr	r2, [pc, #112]	@ (80058e8 <TIM_OC2_SetConfig+0x124>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d003      	beq.n	8005884 <TIM_OC2_SetConfig+0xc0>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4a17      	ldr	r2, [pc, #92]	@ (80058dc <TIM_OC2_SetConfig+0x118>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d113      	bne.n	80058ac <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800588a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005892:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	4313      	orrs	r3, r2
 800589e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	693a      	ldr	r2, [r7, #16]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	685a      	ldr	r2, [r3, #4]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	697a      	ldr	r2, [r7, #20]
 80058c4:	621a      	str	r2, [r3, #32]
}
 80058c6:	bf00      	nop
 80058c8:	371c      	adds	r7, #28
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	40012c00 	.word	0x40012c00
 80058d8:	40013400 	.word	0x40013400
 80058dc:	40015000 	.word	0x40015000
 80058e0:	40014000 	.word	0x40014000
 80058e4:	40014400 	.word	0x40014400
 80058e8:	40014800 	.word	0x40014800

080058ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b087      	sub	sp, #28
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a1b      	ldr	r3, [r3, #32]
 80058fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6a1b      	ldr	r3, [r3, #32]
 8005900:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	69db      	ldr	r3, [r3, #28]
 8005912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800591a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800591e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f023 0303 	bic.w	r3, r3, #3
 8005926:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68fa      	ldr	r2, [r7, #12]
 800592e:	4313      	orrs	r3, r2
 8005930:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005938:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	021b      	lsls	r3, r3, #8
 8005940:	697a      	ldr	r2, [r7, #20]
 8005942:	4313      	orrs	r3, r2
 8005944:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a2b      	ldr	r2, [pc, #172]	@ (80059f8 <TIM_OC3_SetConfig+0x10c>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d007      	beq.n	800595e <TIM_OC3_SetConfig+0x72>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a2a      	ldr	r2, [pc, #168]	@ (80059fc <TIM_OC3_SetConfig+0x110>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d003      	beq.n	800595e <TIM_OC3_SetConfig+0x72>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a29      	ldr	r2, [pc, #164]	@ (8005a00 <TIM_OC3_SetConfig+0x114>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d10d      	bne.n	800597a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005964:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	021b      	lsls	r3, r3, #8
 800596c:	697a      	ldr	r2, [r7, #20]
 800596e:	4313      	orrs	r3, r2
 8005970:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005978:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a1e      	ldr	r2, [pc, #120]	@ (80059f8 <TIM_OC3_SetConfig+0x10c>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d013      	beq.n	80059aa <TIM_OC3_SetConfig+0xbe>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a1d      	ldr	r2, [pc, #116]	@ (80059fc <TIM_OC3_SetConfig+0x110>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d00f      	beq.n	80059aa <TIM_OC3_SetConfig+0xbe>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a1d      	ldr	r2, [pc, #116]	@ (8005a04 <TIM_OC3_SetConfig+0x118>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d00b      	beq.n	80059aa <TIM_OC3_SetConfig+0xbe>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a1c      	ldr	r2, [pc, #112]	@ (8005a08 <TIM_OC3_SetConfig+0x11c>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d007      	beq.n	80059aa <TIM_OC3_SetConfig+0xbe>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a1b      	ldr	r2, [pc, #108]	@ (8005a0c <TIM_OC3_SetConfig+0x120>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d003      	beq.n	80059aa <TIM_OC3_SetConfig+0xbe>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a16      	ldr	r2, [pc, #88]	@ (8005a00 <TIM_OC3_SetConfig+0x114>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d113      	bne.n	80059d2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	011b      	lsls	r3, r3, #4
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	011b      	lsls	r3, r3, #4
 80059cc:	693a      	ldr	r2, [r7, #16]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	685a      	ldr	r2, [r3, #4]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	697a      	ldr	r2, [r7, #20]
 80059ea:	621a      	str	r2, [r3, #32]
}
 80059ec:	bf00      	nop
 80059ee:	371c      	adds	r7, #28
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr
 80059f8:	40012c00 	.word	0x40012c00
 80059fc:	40013400 	.word	0x40013400
 8005a00:	40015000 	.word	0x40015000
 8005a04:	40014000 	.word	0x40014000
 8005a08:	40014400 	.word	0x40014400
 8005a0c:	40014800 	.word	0x40014800

08005a10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b087      	sub	sp, #28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
 8005a1e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6a1b      	ldr	r3, [r3, #32]
 8005a24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	69db      	ldr	r3, [r3, #28]
 8005a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	021b      	lsls	r3, r3, #8
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	031b      	lsls	r3, r3, #12
 8005a66:	693a      	ldr	r2, [r7, #16]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a1a      	ldr	r2, [pc, #104]	@ (8005ad8 <TIM_OC4_SetConfig+0xc8>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d013      	beq.n	8005a9c <TIM_OC4_SetConfig+0x8c>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a19      	ldr	r2, [pc, #100]	@ (8005adc <TIM_OC4_SetConfig+0xcc>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d00f      	beq.n	8005a9c <TIM_OC4_SetConfig+0x8c>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a18      	ldr	r2, [pc, #96]	@ (8005ae0 <TIM_OC4_SetConfig+0xd0>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d00b      	beq.n	8005a9c <TIM_OC4_SetConfig+0x8c>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a17      	ldr	r2, [pc, #92]	@ (8005ae4 <TIM_OC4_SetConfig+0xd4>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d007      	beq.n	8005a9c <TIM_OC4_SetConfig+0x8c>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a16      	ldr	r2, [pc, #88]	@ (8005ae8 <TIM_OC4_SetConfig+0xd8>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d003      	beq.n	8005a9c <TIM_OC4_SetConfig+0x8c>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a15      	ldr	r2, [pc, #84]	@ (8005aec <TIM_OC4_SetConfig+0xdc>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d109      	bne.n	8005ab0 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005aa2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	695b      	ldr	r3, [r3, #20]
 8005aa8:	019b      	lsls	r3, r3, #6
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	693a      	ldr	r2, [r7, #16]
 8005ac8:	621a      	str	r2, [r3, #32]
}
 8005aca:	bf00      	nop
 8005acc:	371c      	adds	r7, #28
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	40012c00 	.word	0x40012c00
 8005adc:	40013400 	.word	0x40013400
 8005ae0:	40014000 	.word	0x40014000
 8005ae4:	40014400 	.word	0x40014400
 8005ae8:	40014800 	.word	0x40014800
 8005aec:	40015000 	.word	0x40015000

08005af0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b087      	sub	sp, #28
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a1b      	ldr	r3, [r3, #32]
 8005b04:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005b34:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	041b      	lsls	r3, r3, #16
 8005b3c:	693a      	ldr	r2, [r7, #16]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a19      	ldr	r2, [pc, #100]	@ (8005bac <TIM_OC5_SetConfig+0xbc>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d013      	beq.n	8005b72 <TIM_OC5_SetConfig+0x82>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a18      	ldr	r2, [pc, #96]	@ (8005bb0 <TIM_OC5_SetConfig+0xc0>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d00f      	beq.n	8005b72 <TIM_OC5_SetConfig+0x82>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a17      	ldr	r2, [pc, #92]	@ (8005bb4 <TIM_OC5_SetConfig+0xc4>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d00b      	beq.n	8005b72 <TIM_OC5_SetConfig+0x82>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a16      	ldr	r2, [pc, #88]	@ (8005bb8 <TIM_OC5_SetConfig+0xc8>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d007      	beq.n	8005b72 <TIM_OC5_SetConfig+0x82>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a15      	ldr	r2, [pc, #84]	@ (8005bbc <TIM_OC5_SetConfig+0xcc>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d003      	beq.n	8005b72 <TIM_OC5_SetConfig+0x82>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a14      	ldr	r2, [pc, #80]	@ (8005bc0 <TIM_OC5_SetConfig+0xd0>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d109      	bne.n	8005b86 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b78:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	021b      	lsls	r3, r3, #8
 8005b80:	697a      	ldr	r2, [r7, #20]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	697a      	ldr	r2, [r7, #20]
 8005b8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	685a      	ldr	r2, [r3, #4]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	621a      	str	r2, [r3, #32]
}
 8005ba0:	bf00      	nop
 8005ba2:	371c      	adds	r7, #28
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr
 8005bac:	40012c00 	.word	0x40012c00
 8005bb0:	40013400 	.word	0x40013400
 8005bb4:	40014000 	.word	0x40014000
 8005bb8:	40014400 	.word	0x40014400
 8005bbc:	40014800 	.word	0x40014800
 8005bc0:	40015000 	.word	0x40015000

08005bc4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b087      	sub	sp, #28
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a1b      	ldr	r3, [r3, #32]
 8005bd2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a1b      	ldr	r3, [r3, #32]
 8005bd8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	021b      	lsls	r3, r3, #8
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005c0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	051b      	lsls	r3, r3, #20
 8005c12:	693a      	ldr	r2, [r7, #16]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a1a      	ldr	r2, [pc, #104]	@ (8005c84 <TIM_OC6_SetConfig+0xc0>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d013      	beq.n	8005c48 <TIM_OC6_SetConfig+0x84>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a19      	ldr	r2, [pc, #100]	@ (8005c88 <TIM_OC6_SetConfig+0xc4>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d00f      	beq.n	8005c48 <TIM_OC6_SetConfig+0x84>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	4a18      	ldr	r2, [pc, #96]	@ (8005c8c <TIM_OC6_SetConfig+0xc8>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d00b      	beq.n	8005c48 <TIM_OC6_SetConfig+0x84>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4a17      	ldr	r2, [pc, #92]	@ (8005c90 <TIM_OC6_SetConfig+0xcc>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d007      	beq.n	8005c48 <TIM_OC6_SetConfig+0x84>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4a16      	ldr	r2, [pc, #88]	@ (8005c94 <TIM_OC6_SetConfig+0xd0>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d003      	beq.n	8005c48 <TIM_OC6_SetConfig+0x84>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a15      	ldr	r2, [pc, #84]	@ (8005c98 <TIM_OC6_SetConfig+0xd4>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d109      	bne.n	8005c5c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c4e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	029b      	lsls	r3, r3, #10
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	697a      	ldr	r2, [r7, #20]
 8005c60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	685a      	ldr	r2, [r3, #4]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	693a      	ldr	r2, [r7, #16]
 8005c74:	621a      	str	r2, [r3, #32]
}
 8005c76:	bf00      	nop
 8005c78:	371c      	adds	r7, #28
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	40012c00 	.word	0x40012c00
 8005c88:	40013400 	.word	0x40013400
 8005c8c:	40014000 	.word	0x40014000
 8005c90:	40014400 	.word	0x40014400
 8005c94:	40014800 	.word	0x40014800
 8005c98:	40015000 	.word	0x40015000

08005c9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b087      	sub	sp, #28
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	f003 031f 	and.w	r3, r3, #31
 8005cae:	2201      	movs	r2, #1
 8005cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6a1a      	ldr	r2, [r3, #32]
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	43db      	mvns	r3, r3
 8005cbe:	401a      	ands	r2, r3
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	6a1a      	ldr	r2, [r3, #32]
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	f003 031f 	and.w	r3, r3, #31
 8005cce:	6879      	ldr	r1, [r7, #4]
 8005cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8005cd4:	431a      	orrs	r2, r3
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	621a      	str	r2, [r3, #32]
}
 8005cda:	bf00      	nop
 8005cdc:	371c      	adds	r7, #28
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
	...

08005ce8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d101      	bne.n	8005d00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cfc:	2302      	movs	r3, #2
 8005cfe:	e06d      	b.n	8005ddc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2202      	movs	r2, #2
 8005d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a30      	ldr	r2, [pc, #192]	@ (8005de8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d009      	beq.n	8005d3e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a2f      	ldr	r2, [pc, #188]	@ (8005dec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d004      	beq.n	8005d3e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a2d      	ldr	r2, [pc, #180]	@ (8005df0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d108      	bne.n	8005d50 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005d44:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	68fa      	ldr	r2, [r7, #12]
 8005d68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a1e      	ldr	r2, [pc, #120]	@ (8005de8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d01d      	beq.n	8005db0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d7c:	d018      	beq.n	8005db0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a1c      	ldr	r2, [pc, #112]	@ (8005df4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d013      	beq.n	8005db0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a1a      	ldr	r2, [pc, #104]	@ (8005df8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d00e      	beq.n	8005db0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a15      	ldr	r2, [pc, #84]	@ (8005dec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d009      	beq.n	8005db0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a16      	ldr	r2, [pc, #88]	@ (8005dfc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d004      	beq.n	8005db0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a11      	ldr	r2, [pc, #68]	@ (8005df0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d10c      	bne.n	8005dca <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005db6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	68ba      	ldr	r2, [r7, #8]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68ba      	ldr	r2, [r7, #8]
 8005dc8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005dda:	2300      	movs	r3, #0
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3714      	adds	r7, #20
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr
 8005de8:	40012c00 	.word	0x40012c00
 8005dec:	40013400 	.word	0x40013400
 8005df0:	40015000 	.word	0x40015000
 8005df4:	40000400 	.word	0x40000400
 8005df8:	40000800 	.word	0x40000800
 8005dfc:	40014000 	.word	0x40014000

08005e00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b085      	sub	sp, #20
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d101      	bne.n	8005e1c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005e18:	2302      	movs	r3, #2
 8005e1a:	e06a      	b.n	8005ef2 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e82:	4313      	orrs	r3, r2
 8005e84:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	041b      	lsls	r3, r3, #16
 8005e92:	4313      	orrs	r3, r2
 8005e94:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a19      	ldr	r2, [pc, #100]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d009      	beq.n	8005eb4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a17      	ldr	r2, [pc, #92]	@ (8005f04 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d004      	beq.n	8005eb4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a16      	ldr	r2, [pc, #88]	@ (8005f08 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d115      	bne.n	8005ee0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ebe:	051b      	lsls	r3, r3, #20
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	69db      	ldr	r3, [r3, #28]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	6a1b      	ldr	r3, [r3, #32]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3714      	adds	r7, #20
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr
 8005efe:	bf00      	nop
 8005f00:	40012c00 	.word	0x40012c00
 8005f04:	40013400 	.word	0x40013400
 8005f08:	40015000 	.word	0x40015000

08005f0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b083      	sub	sp, #12
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f14:	bf00      	nop
 8005f16:	370c      	adds	r7, #12
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr

08005f20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f3c:	bf00      	nop
 8005f3e:	370c      	adds	r7, #12
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr

08005f48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b082      	sub	sp, #8
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d101      	bne.n	8005f5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e040      	b.n	8005fdc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d106      	bne.n	8005f70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f7fc fd50 	bl	8002a10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2224      	movs	r2, #36	@ 0x24
 8005f74:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f022 0201 	bic.w	r2, r2, #1
 8005f84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d002      	beq.n	8005f94 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f000 fb4e 	bl	8006630 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f000 f977 	bl	8006288 <UART_SetConfig>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d101      	bne.n	8005fa4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e01b      	b.n	8005fdc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	685a      	ldr	r2, [r3, #4]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	689a      	ldr	r2, [r3, #8]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005fc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f042 0201 	orr.w	r2, r2, #1
 8005fd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 fbcd 	bl	8006774 <UART_CheckIdleState>
 8005fda:	4603      	mov	r3, r0
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3708      	adds	r7, #8
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}

08005fe4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b08a      	sub	sp, #40	@ 0x28
 8005fe8:	af02      	add	r7, sp, #8
 8005fea:	60f8      	str	r0, [r7, #12]
 8005fec:	60b9      	str	r1, [r7, #8]
 8005fee:	603b      	str	r3, [r7, #0]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ff8:	2b20      	cmp	r3, #32
 8005ffa:	d177      	bne.n	80060ec <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d002      	beq.n	8006008 <HAL_UART_Transmit+0x24>
 8006002:	88fb      	ldrh	r3, [r7, #6]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d101      	bne.n	800600c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e070      	b.n	80060ee <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2200      	movs	r2, #0
 8006010:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2221      	movs	r2, #33	@ 0x21
 8006018:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800601a:	f7fc fed1 	bl	8002dc0 <HAL_GetTick>
 800601e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	88fa      	ldrh	r2, [r7, #6]
 8006024:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	88fa      	ldrh	r2, [r7, #6]
 800602c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006038:	d108      	bne.n	800604c <HAL_UART_Transmit+0x68>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	691b      	ldr	r3, [r3, #16]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d104      	bne.n	800604c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006042:	2300      	movs	r3, #0
 8006044:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	61bb      	str	r3, [r7, #24]
 800604a:	e003      	b.n	8006054 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006050:	2300      	movs	r3, #0
 8006052:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006054:	e02f      	b.n	80060b6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	9300      	str	r3, [sp, #0]
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	2200      	movs	r2, #0
 800605e:	2180      	movs	r1, #128	@ 0x80
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	f000 fc2f 	bl	80068c4 <UART_WaitOnFlagUntilTimeout>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d004      	beq.n	8006076 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2220      	movs	r2, #32
 8006070:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e03b      	b.n	80060ee <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d10b      	bne.n	8006094 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800607c:	69bb      	ldr	r3, [r7, #24]
 800607e:	881a      	ldrh	r2, [r3, #0]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006088:	b292      	uxth	r2, r2
 800608a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	3302      	adds	r3, #2
 8006090:	61bb      	str	r3, [r7, #24]
 8006092:	e007      	b.n	80060a4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	781a      	ldrb	r2, [r3, #0]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	3301      	adds	r3, #1
 80060a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	3b01      	subs	r3, #1
 80060ae:	b29a      	uxth	r2, r3
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80060bc:	b29b      	uxth	r3, r3
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d1c9      	bne.n	8006056 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	9300      	str	r3, [sp, #0]
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	2200      	movs	r2, #0
 80060ca:	2140      	movs	r1, #64	@ 0x40
 80060cc:	68f8      	ldr	r0, [r7, #12]
 80060ce:	f000 fbf9 	bl	80068c4 <UART_WaitOnFlagUntilTimeout>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d004      	beq.n	80060e2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2220      	movs	r2, #32
 80060dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e005      	b.n	80060ee <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2220      	movs	r2, #32
 80060e6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80060e8:	2300      	movs	r3, #0
 80060ea:	e000      	b.n	80060ee <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80060ec:	2302      	movs	r3, #2
  }
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3720      	adds	r7, #32
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}

080060f6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060f6:	b580      	push	{r7, lr}
 80060f8:	b08a      	sub	sp, #40	@ 0x28
 80060fa:	af02      	add	r7, sp, #8
 80060fc:	60f8      	str	r0, [r7, #12]
 80060fe:	60b9      	str	r1, [r7, #8]
 8006100:	603b      	str	r3, [r7, #0]
 8006102:	4613      	mov	r3, r2
 8006104:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800610c:	2b20      	cmp	r3, #32
 800610e:	f040 80b6 	bne.w	800627e <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d002      	beq.n	800611e <HAL_UART_Receive+0x28>
 8006118:	88fb      	ldrh	r3, [r7, #6]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e0ae      	b.n	8006280 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2200      	movs	r2, #0
 8006126:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2222      	movs	r2, #34	@ 0x22
 800612e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006138:	f7fc fe42 	bl	8002dc0 <HAL_GetTick>
 800613c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	88fa      	ldrh	r2, [r7, #6]
 8006142:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	88fa      	ldrh	r2, [r7, #6]
 800614a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006156:	d10e      	bne.n	8006176 <HAL_UART_Receive+0x80>
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	691b      	ldr	r3, [r3, #16]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d105      	bne.n	800616c <HAL_UART_Receive+0x76>
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006166:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800616a:	e02d      	b.n	80061c8 <HAL_UART_Receive+0xd2>
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	22ff      	movs	r2, #255	@ 0xff
 8006170:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006174:	e028      	b.n	80061c8 <HAL_UART_Receive+0xd2>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d10d      	bne.n	800619a <HAL_UART_Receive+0xa4>
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d104      	bne.n	8006190 <HAL_UART_Receive+0x9a>
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	22ff      	movs	r2, #255	@ 0xff
 800618a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800618e:	e01b      	b.n	80061c8 <HAL_UART_Receive+0xd2>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	227f      	movs	r2, #127	@ 0x7f
 8006194:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006198:	e016      	b.n	80061c8 <HAL_UART_Receive+0xd2>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80061a2:	d10d      	bne.n	80061c0 <HAL_UART_Receive+0xca>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	691b      	ldr	r3, [r3, #16]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d104      	bne.n	80061b6 <HAL_UART_Receive+0xc0>
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	227f      	movs	r2, #127	@ 0x7f
 80061b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061b4:	e008      	b.n	80061c8 <HAL_UART_Receive+0xd2>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	223f      	movs	r2, #63	@ 0x3f
 80061ba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061be:	e003      	b.n	80061c8 <HAL_UART_Receive+0xd2>
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80061ce:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061d8:	d108      	bne.n	80061ec <HAL_UART_Receive+0xf6>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d104      	bne.n	80061ec <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80061e2:	2300      	movs	r3, #0
 80061e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	61bb      	str	r3, [r7, #24]
 80061ea:	e003      	b.n	80061f4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061f0:	2300      	movs	r3, #0
 80061f2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80061f4:	e037      	b.n	8006266 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	9300      	str	r3, [sp, #0]
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	2200      	movs	r2, #0
 80061fe:	2120      	movs	r1, #32
 8006200:	68f8      	ldr	r0, [r7, #12]
 8006202:	f000 fb5f 	bl	80068c4 <UART_WaitOnFlagUntilTimeout>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d005      	beq.n	8006218 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2220      	movs	r2, #32
 8006210:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e033      	b.n	8006280 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8006218:	69fb      	ldr	r3, [r7, #28]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10c      	bne.n	8006238 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006224:	b29a      	uxth	r2, r3
 8006226:	8a7b      	ldrh	r3, [r7, #18]
 8006228:	4013      	ands	r3, r2
 800622a:	b29a      	uxth	r2, r3
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006230:	69bb      	ldr	r3, [r7, #24]
 8006232:	3302      	adds	r3, #2
 8006234:	61bb      	str	r3, [r7, #24]
 8006236:	e00d      	b.n	8006254 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800623e:	b29b      	uxth	r3, r3
 8006240:	b2da      	uxtb	r2, r3
 8006242:	8a7b      	ldrh	r3, [r7, #18]
 8006244:	b2db      	uxtb	r3, r3
 8006246:	4013      	ands	r3, r2
 8006248:	b2da      	uxtb	r2, r3
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	3301      	adds	r3, #1
 8006252:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800625a:	b29b      	uxth	r3, r3
 800625c:	3b01      	subs	r3, #1
 800625e:	b29a      	uxth	r2, r3
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800626c:	b29b      	uxth	r3, r3
 800626e:	2b00      	cmp	r3, #0
 8006270:	d1c1      	bne.n	80061f6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2220      	movs	r2, #32
 8006276:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800627a:	2300      	movs	r3, #0
 800627c:	e000      	b.n	8006280 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800627e:	2302      	movs	r3, #2
  }
}
 8006280:	4618      	mov	r0, r3
 8006282:	3720      	adds	r7, #32
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006290:	2300      	movs	r3, #0
 8006292:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	689a      	ldr	r2, [r3, #8]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	431a      	orrs	r2, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	695b      	ldr	r3, [r3, #20]
 80062a2:	431a      	orrs	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	69db      	ldr	r3, [r3, #28]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	4b92      	ldr	r3, [pc, #584]	@ (80064fc <UART_SetConfig+0x274>)
 80062b4:	4013      	ands	r3, r2
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	6812      	ldr	r2, [r2, #0]
 80062ba:	6979      	ldr	r1, [r7, #20]
 80062bc:	430b      	orrs	r3, r1
 80062be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	68da      	ldr	r2, [r3, #12]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a1b      	ldr	r3, [r3, #32]
 80062e0:	697a      	ldr	r2, [r7, #20]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	697a      	ldr	r2, [r7, #20]
 80062f6:	430a      	orrs	r2, r1
 80062f8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a80      	ldr	r2, [pc, #512]	@ (8006500 <UART_SetConfig+0x278>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d120      	bne.n	8006346 <UART_SetConfig+0xbe>
 8006304:	4b7f      	ldr	r3, [pc, #508]	@ (8006504 <UART_SetConfig+0x27c>)
 8006306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006308:	f003 0303 	and.w	r3, r3, #3
 800630c:	2b03      	cmp	r3, #3
 800630e:	d817      	bhi.n	8006340 <UART_SetConfig+0xb8>
 8006310:	a201      	add	r2, pc, #4	@ (adr r2, 8006318 <UART_SetConfig+0x90>)
 8006312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006316:	bf00      	nop
 8006318:	08006329 	.word	0x08006329
 800631c:	08006335 	.word	0x08006335
 8006320:	0800633b 	.word	0x0800633b
 8006324:	0800632f 	.word	0x0800632f
 8006328:	2301      	movs	r3, #1
 800632a:	77fb      	strb	r3, [r7, #31]
 800632c:	e0b5      	b.n	800649a <UART_SetConfig+0x212>
 800632e:	2302      	movs	r3, #2
 8006330:	77fb      	strb	r3, [r7, #31]
 8006332:	e0b2      	b.n	800649a <UART_SetConfig+0x212>
 8006334:	2304      	movs	r3, #4
 8006336:	77fb      	strb	r3, [r7, #31]
 8006338:	e0af      	b.n	800649a <UART_SetConfig+0x212>
 800633a:	2308      	movs	r3, #8
 800633c:	77fb      	strb	r3, [r7, #31]
 800633e:	e0ac      	b.n	800649a <UART_SetConfig+0x212>
 8006340:	2310      	movs	r3, #16
 8006342:	77fb      	strb	r3, [r7, #31]
 8006344:	e0a9      	b.n	800649a <UART_SetConfig+0x212>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a6f      	ldr	r2, [pc, #444]	@ (8006508 <UART_SetConfig+0x280>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d124      	bne.n	800639a <UART_SetConfig+0x112>
 8006350:	4b6c      	ldr	r3, [pc, #432]	@ (8006504 <UART_SetConfig+0x27c>)
 8006352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006354:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006358:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800635c:	d011      	beq.n	8006382 <UART_SetConfig+0xfa>
 800635e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006362:	d817      	bhi.n	8006394 <UART_SetConfig+0x10c>
 8006364:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006368:	d011      	beq.n	800638e <UART_SetConfig+0x106>
 800636a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800636e:	d811      	bhi.n	8006394 <UART_SetConfig+0x10c>
 8006370:	2b00      	cmp	r3, #0
 8006372:	d003      	beq.n	800637c <UART_SetConfig+0xf4>
 8006374:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006378:	d006      	beq.n	8006388 <UART_SetConfig+0x100>
 800637a:	e00b      	b.n	8006394 <UART_SetConfig+0x10c>
 800637c:	2300      	movs	r3, #0
 800637e:	77fb      	strb	r3, [r7, #31]
 8006380:	e08b      	b.n	800649a <UART_SetConfig+0x212>
 8006382:	2302      	movs	r3, #2
 8006384:	77fb      	strb	r3, [r7, #31]
 8006386:	e088      	b.n	800649a <UART_SetConfig+0x212>
 8006388:	2304      	movs	r3, #4
 800638a:	77fb      	strb	r3, [r7, #31]
 800638c:	e085      	b.n	800649a <UART_SetConfig+0x212>
 800638e:	2308      	movs	r3, #8
 8006390:	77fb      	strb	r3, [r7, #31]
 8006392:	e082      	b.n	800649a <UART_SetConfig+0x212>
 8006394:	2310      	movs	r3, #16
 8006396:	77fb      	strb	r3, [r7, #31]
 8006398:	e07f      	b.n	800649a <UART_SetConfig+0x212>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a5b      	ldr	r2, [pc, #364]	@ (800650c <UART_SetConfig+0x284>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d124      	bne.n	80063ee <UART_SetConfig+0x166>
 80063a4:	4b57      	ldr	r3, [pc, #348]	@ (8006504 <UART_SetConfig+0x27c>)
 80063a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80063ac:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80063b0:	d011      	beq.n	80063d6 <UART_SetConfig+0x14e>
 80063b2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80063b6:	d817      	bhi.n	80063e8 <UART_SetConfig+0x160>
 80063b8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80063bc:	d011      	beq.n	80063e2 <UART_SetConfig+0x15a>
 80063be:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80063c2:	d811      	bhi.n	80063e8 <UART_SetConfig+0x160>
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d003      	beq.n	80063d0 <UART_SetConfig+0x148>
 80063c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80063cc:	d006      	beq.n	80063dc <UART_SetConfig+0x154>
 80063ce:	e00b      	b.n	80063e8 <UART_SetConfig+0x160>
 80063d0:	2300      	movs	r3, #0
 80063d2:	77fb      	strb	r3, [r7, #31]
 80063d4:	e061      	b.n	800649a <UART_SetConfig+0x212>
 80063d6:	2302      	movs	r3, #2
 80063d8:	77fb      	strb	r3, [r7, #31]
 80063da:	e05e      	b.n	800649a <UART_SetConfig+0x212>
 80063dc:	2304      	movs	r3, #4
 80063de:	77fb      	strb	r3, [r7, #31]
 80063e0:	e05b      	b.n	800649a <UART_SetConfig+0x212>
 80063e2:	2308      	movs	r3, #8
 80063e4:	77fb      	strb	r3, [r7, #31]
 80063e6:	e058      	b.n	800649a <UART_SetConfig+0x212>
 80063e8:	2310      	movs	r3, #16
 80063ea:	77fb      	strb	r3, [r7, #31]
 80063ec:	e055      	b.n	800649a <UART_SetConfig+0x212>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a47      	ldr	r2, [pc, #284]	@ (8006510 <UART_SetConfig+0x288>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d124      	bne.n	8006442 <UART_SetConfig+0x1ba>
 80063f8:	4b42      	ldr	r3, [pc, #264]	@ (8006504 <UART_SetConfig+0x27c>)
 80063fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063fc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006400:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006404:	d011      	beq.n	800642a <UART_SetConfig+0x1a2>
 8006406:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800640a:	d817      	bhi.n	800643c <UART_SetConfig+0x1b4>
 800640c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006410:	d011      	beq.n	8006436 <UART_SetConfig+0x1ae>
 8006412:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006416:	d811      	bhi.n	800643c <UART_SetConfig+0x1b4>
 8006418:	2b00      	cmp	r3, #0
 800641a:	d003      	beq.n	8006424 <UART_SetConfig+0x19c>
 800641c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006420:	d006      	beq.n	8006430 <UART_SetConfig+0x1a8>
 8006422:	e00b      	b.n	800643c <UART_SetConfig+0x1b4>
 8006424:	2300      	movs	r3, #0
 8006426:	77fb      	strb	r3, [r7, #31]
 8006428:	e037      	b.n	800649a <UART_SetConfig+0x212>
 800642a:	2302      	movs	r3, #2
 800642c:	77fb      	strb	r3, [r7, #31]
 800642e:	e034      	b.n	800649a <UART_SetConfig+0x212>
 8006430:	2304      	movs	r3, #4
 8006432:	77fb      	strb	r3, [r7, #31]
 8006434:	e031      	b.n	800649a <UART_SetConfig+0x212>
 8006436:	2308      	movs	r3, #8
 8006438:	77fb      	strb	r3, [r7, #31]
 800643a:	e02e      	b.n	800649a <UART_SetConfig+0x212>
 800643c:	2310      	movs	r3, #16
 800643e:	77fb      	strb	r3, [r7, #31]
 8006440:	e02b      	b.n	800649a <UART_SetConfig+0x212>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a33      	ldr	r2, [pc, #204]	@ (8006514 <UART_SetConfig+0x28c>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d124      	bne.n	8006496 <UART_SetConfig+0x20e>
 800644c:	4b2d      	ldr	r3, [pc, #180]	@ (8006504 <UART_SetConfig+0x27c>)
 800644e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006450:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8006454:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006458:	d011      	beq.n	800647e <UART_SetConfig+0x1f6>
 800645a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800645e:	d817      	bhi.n	8006490 <UART_SetConfig+0x208>
 8006460:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006464:	d011      	beq.n	800648a <UART_SetConfig+0x202>
 8006466:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800646a:	d811      	bhi.n	8006490 <UART_SetConfig+0x208>
 800646c:	2b00      	cmp	r3, #0
 800646e:	d003      	beq.n	8006478 <UART_SetConfig+0x1f0>
 8006470:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006474:	d006      	beq.n	8006484 <UART_SetConfig+0x1fc>
 8006476:	e00b      	b.n	8006490 <UART_SetConfig+0x208>
 8006478:	2300      	movs	r3, #0
 800647a:	77fb      	strb	r3, [r7, #31]
 800647c:	e00d      	b.n	800649a <UART_SetConfig+0x212>
 800647e:	2302      	movs	r3, #2
 8006480:	77fb      	strb	r3, [r7, #31]
 8006482:	e00a      	b.n	800649a <UART_SetConfig+0x212>
 8006484:	2304      	movs	r3, #4
 8006486:	77fb      	strb	r3, [r7, #31]
 8006488:	e007      	b.n	800649a <UART_SetConfig+0x212>
 800648a:	2308      	movs	r3, #8
 800648c:	77fb      	strb	r3, [r7, #31]
 800648e:	e004      	b.n	800649a <UART_SetConfig+0x212>
 8006490:	2310      	movs	r3, #16
 8006492:	77fb      	strb	r3, [r7, #31]
 8006494:	e001      	b.n	800649a <UART_SetConfig+0x212>
 8006496:	2310      	movs	r3, #16
 8006498:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	69db      	ldr	r3, [r3, #28]
 800649e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064a2:	d16b      	bne.n	800657c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80064a4:	7ffb      	ldrb	r3, [r7, #31]
 80064a6:	2b08      	cmp	r3, #8
 80064a8:	d838      	bhi.n	800651c <UART_SetConfig+0x294>
 80064aa:	a201      	add	r2, pc, #4	@ (adr r2, 80064b0 <UART_SetConfig+0x228>)
 80064ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b0:	080064d5 	.word	0x080064d5
 80064b4:	080064dd 	.word	0x080064dd
 80064b8:	080064e5 	.word	0x080064e5
 80064bc:	0800651d 	.word	0x0800651d
 80064c0:	080064eb 	.word	0x080064eb
 80064c4:	0800651d 	.word	0x0800651d
 80064c8:	0800651d 	.word	0x0800651d
 80064cc:	0800651d 	.word	0x0800651d
 80064d0:	080064f3 	.word	0x080064f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064d4:	f7fe f962 	bl	800479c <HAL_RCC_GetPCLK1Freq>
 80064d8:	61b8      	str	r0, [r7, #24]
        break;
 80064da:	e024      	b.n	8006526 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064dc:	f7fe f980 	bl	80047e0 <HAL_RCC_GetPCLK2Freq>
 80064e0:	61b8      	str	r0, [r7, #24]
        break;
 80064e2:	e020      	b.n	8006526 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006518 <UART_SetConfig+0x290>)
 80064e6:	61bb      	str	r3, [r7, #24]
        break;
 80064e8:	e01d      	b.n	8006526 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064ea:	f7fe f8f7 	bl	80046dc <HAL_RCC_GetSysClockFreq>
 80064ee:	61b8      	str	r0, [r7, #24]
        break;
 80064f0:	e019      	b.n	8006526 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064f6:	61bb      	str	r3, [r7, #24]
        break;
 80064f8:	e015      	b.n	8006526 <UART_SetConfig+0x29e>
 80064fa:	bf00      	nop
 80064fc:	efff69f3 	.word	0xefff69f3
 8006500:	40013800 	.word	0x40013800
 8006504:	40021000 	.word	0x40021000
 8006508:	40004400 	.word	0x40004400
 800650c:	40004800 	.word	0x40004800
 8006510:	40004c00 	.word	0x40004c00
 8006514:	40005000 	.word	0x40005000
 8006518:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800651c:	2300      	movs	r3, #0
 800651e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	77bb      	strb	r3, [r7, #30]
        break;
 8006524:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006526:	69bb      	ldr	r3, [r7, #24]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d073      	beq.n	8006614 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	005a      	lsls	r2, r3, #1
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	085b      	lsrs	r3, r3, #1
 8006536:	441a      	add	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006540:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	2b0f      	cmp	r3, #15
 8006546:	d916      	bls.n	8006576 <UART_SetConfig+0x2ee>
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800654e:	d212      	bcs.n	8006576 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	b29b      	uxth	r3, r3
 8006554:	f023 030f 	bic.w	r3, r3, #15
 8006558:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	085b      	lsrs	r3, r3, #1
 800655e:	b29b      	uxth	r3, r3
 8006560:	f003 0307 	and.w	r3, r3, #7
 8006564:	b29a      	uxth	r2, r3
 8006566:	89fb      	ldrh	r3, [r7, #14]
 8006568:	4313      	orrs	r3, r2
 800656a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	89fa      	ldrh	r2, [r7, #14]
 8006572:	60da      	str	r2, [r3, #12]
 8006574:	e04e      	b.n	8006614 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	77bb      	strb	r3, [r7, #30]
 800657a:	e04b      	b.n	8006614 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800657c:	7ffb      	ldrb	r3, [r7, #31]
 800657e:	2b08      	cmp	r3, #8
 8006580:	d827      	bhi.n	80065d2 <UART_SetConfig+0x34a>
 8006582:	a201      	add	r2, pc, #4	@ (adr r2, 8006588 <UART_SetConfig+0x300>)
 8006584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006588:	080065ad 	.word	0x080065ad
 800658c:	080065b5 	.word	0x080065b5
 8006590:	080065bd 	.word	0x080065bd
 8006594:	080065d3 	.word	0x080065d3
 8006598:	080065c3 	.word	0x080065c3
 800659c:	080065d3 	.word	0x080065d3
 80065a0:	080065d3 	.word	0x080065d3
 80065a4:	080065d3 	.word	0x080065d3
 80065a8:	080065cb 	.word	0x080065cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065ac:	f7fe f8f6 	bl	800479c <HAL_RCC_GetPCLK1Freq>
 80065b0:	61b8      	str	r0, [r7, #24]
        break;
 80065b2:	e013      	b.n	80065dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065b4:	f7fe f914 	bl	80047e0 <HAL_RCC_GetPCLK2Freq>
 80065b8:	61b8      	str	r0, [r7, #24]
        break;
 80065ba:	e00f      	b.n	80065dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065bc:	4b1b      	ldr	r3, [pc, #108]	@ (800662c <UART_SetConfig+0x3a4>)
 80065be:	61bb      	str	r3, [r7, #24]
        break;
 80065c0:	e00c      	b.n	80065dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065c2:	f7fe f88b 	bl	80046dc <HAL_RCC_GetSysClockFreq>
 80065c6:	61b8      	str	r0, [r7, #24]
        break;
 80065c8:	e008      	b.n	80065dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065ce:	61bb      	str	r3, [r7, #24]
        break;
 80065d0:	e004      	b.n	80065dc <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80065d2:	2300      	movs	r3, #0
 80065d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	77bb      	strb	r3, [r7, #30]
        break;
 80065da:	bf00      	nop
    }

    if (pclk != 0U)
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d018      	beq.n	8006614 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	085a      	lsrs	r2, r3, #1
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	441a      	add	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065f4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	2b0f      	cmp	r3, #15
 80065fa:	d909      	bls.n	8006610 <UART_SetConfig+0x388>
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006602:	d205      	bcs.n	8006610 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	b29a      	uxth	r2, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	60da      	str	r2, [r3, #12]
 800660e:	e001      	b.n	8006614 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006620:	7fbb      	ldrb	r3, [r7, #30]
}
 8006622:	4618      	mov	r0, r3
 8006624:	3720      	adds	r7, #32
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	007a1200 	.word	0x007a1200

08006630 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800663c:	f003 0308 	and.w	r3, r3, #8
 8006640:	2b00      	cmp	r3, #0
 8006642:	d00a      	beq.n	800665a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b00      	cmp	r3, #0
 8006664:	d00a      	beq.n	800667c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	430a      	orrs	r2, r1
 800667a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00a      	beq.n	800669e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	430a      	orrs	r2, r1
 800669c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a2:	f003 0304 	and.w	r3, r3, #4
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00a      	beq.n	80066c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	430a      	orrs	r2, r1
 80066be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c4:	f003 0310 	and.w	r3, r3, #16
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00a      	beq.n	80066e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e6:	f003 0320 	and.w	r3, r3, #32
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d00a      	beq.n	8006704 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	430a      	orrs	r2, r1
 8006702:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800670c:	2b00      	cmp	r3, #0
 800670e:	d01a      	beq.n	8006746 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	430a      	orrs	r2, r1
 8006724:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800672a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800672e:	d10a      	bne.n	8006746 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	430a      	orrs	r2, r1
 8006744:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800674a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00a      	beq.n	8006768 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	430a      	orrs	r2, r1
 8006766:	605a      	str	r2, [r3, #4]
  }
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b098      	sub	sp, #96	@ 0x60
 8006778:	af02      	add	r7, sp, #8
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006784:	f7fc fb1c 	bl	8002dc0 <HAL_GetTick>
 8006788:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0308 	and.w	r3, r3, #8
 8006794:	2b08      	cmp	r3, #8
 8006796:	d12e      	bne.n	80067f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006798:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067a0:	2200      	movs	r2, #0
 80067a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f88c 	bl	80068c4 <UART_WaitOnFlagUntilTimeout>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d021      	beq.n	80067f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ba:	e853 3f00 	ldrex	r3, [r3]
 80067be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	461a      	mov	r2, r3
 80067ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80067d2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067d8:	e841 2300 	strex	r3, r2, [r1]
 80067dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80067de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1e6      	bne.n	80067b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2220      	movs	r2, #32
 80067e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e062      	b.n	80068bc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 0304 	and.w	r3, r3, #4
 8006800:	2b04      	cmp	r3, #4
 8006802:	d149      	bne.n	8006898 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006804:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006808:	9300      	str	r3, [sp, #0]
 800680a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800680c:	2200      	movs	r2, #0
 800680e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 f856 	bl	80068c4 <UART_WaitOnFlagUntilTimeout>
 8006818:	4603      	mov	r3, r0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d03c      	beq.n	8006898 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006826:	e853 3f00 	ldrex	r3, [r3]
 800682a:	623b      	str	r3, [r7, #32]
   return(result);
 800682c:	6a3b      	ldr	r3, [r7, #32]
 800682e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006832:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	461a      	mov	r2, r3
 800683a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800683c:	633b      	str	r3, [r7, #48]	@ 0x30
 800683e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006840:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006842:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006844:	e841 2300 	strex	r3, r2, [r1]
 8006848:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800684a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1e6      	bne.n	800681e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	3308      	adds	r3, #8
 8006856:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	e853 3f00 	ldrex	r3, [r3]
 800685e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f023 0301 	bic.w	r3, r3, #1
 8006866:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	3308      	adds	r3, #8
 800686e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006870:	61fa      	str	r2, [r7, #28]
 8006872:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006874:	69b9      	ldr	r1, [r7, #24]
 8006876:	69fa      	ldr	r2, [r7, #28]
 8006878:	e841 2300 	strex	r3, r2, [r1]
 800687c:	617b      	str	r3, [r7, #20]
   return(result);
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1e5      	bne.n	8006850 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2220      	movs	r2, #32
 8006888:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e011      	b.n	80068bc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2220      	movs	r2, #32
 800689c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2220      	movs	r2, #32
 80068a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3758      	adds	r7, #88	@ 0x58
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	603b      	str	r3, [r7, #0]
 80068d0:	4613      	mov	r3, r2
 80068d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068d4:	e04f      	b.n	8006976 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068dc:	d04b      	beq.n	8006976 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068de:	f7fc fa6f 	bl	8002dc0 <HAL_GetTick>
 80068e2:	4602      	mov	r2, r0
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	1ad3      	subs	r3, r2, r3
 80068e8:	69ba      	ldr	r2, [r7, #24]
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d302      	bcc.n	80068f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d101      	bne.n	80068f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80068f4:	2303      	movs	r3, #3
 80068f6:	e04e      	b.n	8006996 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 0304 	and.w	r3, r3, #4
 8006902:	2b00      	cmp	r3, #0
 8006904:	d037      	beq.n	8006976 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	2b80      	cmp	r3, #128	@ 0x80
 800690a:	d034      	beq.n	8006976 <UART_WaitOnFlagUntilTimeout+0xb2>
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	2b40      	cmp	r3, #64	@ 0x40
 8006910:	d031      	beq.n	8006976 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	69db      	ldr	r3, [r3, #28]
 8006918:	f003 0308 	and.w	r3, r3, #8
 800691c:	2b08      	cmp	r3, #8
 800691e:	d110      	bne.n	8006942 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2208      	movs	r2, #8
 8006926:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f000 f838 	bl	800699e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2208      	movs	r2, #8
 8006932:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2200      	movs	r2, #0
 800693a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	e029      	b.n	8006996 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	69db      	ldr	r3, [r3, #28]
 8006948:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800694c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006950:	d111      	bne.n	8006976 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800695a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 f81e 	bl	800699e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2220      	movs	r2, #32
 8006966:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2200      	movs	r2, #0
 800696e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006972:	2303      	movs	r3, #3
 8006974:	e00f      	b.n	8006996 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	69da      	ldr	r2, [r3, #28]
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	4013      	ands	r3, r2
 8006980:	68ba      	ldr	r2, [r7, #8]
 8006982:	429a      	cmp	r2, r3
 8006984:	bf0c      	ite	eq
 8006986:	2301      	moveq	r3, #1
 8006988:	2300      	movne	r3, #0
 800698a:	b2db      	uxtb	r3, r3
 800698c:	461a      	mov	r2, r3
 800698e:	79fb      	ldrb	r3, [r7, #7]
 8006990:	429a      	cmp	r2, r3
 8006992:	d0a0      	beq.n	80068d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006994:	2300      	movs	r3, #0
}
 8006996:	4618      	mov	r0, r3
 8006998:	3710      	adds	r7, #16
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}

0800699e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800699e:	b480      	push	{r7}
 80069a0:	b095      	sub	sp, #84	@ 0x54
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069ae:	e853 3f00 	ldrex	r3, [r3]
 80069b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	461a      	mov	r2, r3
 80069c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80069c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80069ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069cc:	e841 2300 	strex	r3, r2, [r1]
 80069d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80069d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d1e6      	bne.n	80069a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	3308      	adds	r3, #8
 80069de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e0:	6a3b      	ldr	r3, [r7, #32]
 80069e2:	e853 3f00 	ldrex	r3, [r3]
 80069e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	f023 0301 	bic.w	r3, r3, #1
 80069ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	3308      	adds	r3, #8
 80069f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a00:	e841 2300 	strex	r3, r2, [r1]
 8006a04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d1e5      	bne.n	80069d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d118      	bne.n	8006a46 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	e853 3f00 	ldrex	r3, [r3]
 8006a20:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	f023 0310 	bic.w	r3, r3, #16
 8006a28:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a32:	61bb      	str	r3, [r7, #24]
 8006a34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a36:	6979      	ldr	r1, [r7, #20]
 8006a38:	69ba      	ldr	r2, [r7, #24]
 8006a3a:	e841 2300 	strex	r3, r2, [r1]
 8006a3e:	613b      	str	r3, [r7, #16]
   return(result);
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1e6      	bne.n	8006a14 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2220      	movs	r2, #32
 8006a4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006a5a:	bf00      	nop
 8006a5c:	3754      	adds	r7, #84	@ 0x54
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
	...

08006a68 <std>:
 8006a68:	2300      	movs	r3, #0
 8006a6a:	b510      	push	{r4, lr}
 8006a6c:	4604      	mov	r4, r0
 8006a6e:	e9c0 3300 	strd	r3, r3, [r0]
 8006a72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a76:	6083      	str	r3, [r0, #8]
 8006a78:	8181      	strh	r1, [r0, #12]
 8006a7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006a7c:	81c2      	strh	r2, [r0, #14]
 8006a7e:	6183      	str	r3, [r0, #24]
 8006a80:	4619      	mov	r1, r3
 8006a82:	2208      	movs	r2, #8
 8006a84:	305c      	adds	r0, #92	@ 0x5c
 8006a86:	f000 ff55 	bl	8007934 <memset>
 8006a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac0 <std+0x58>)
 8006a8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac4 <std+0x5c>)
 8006a90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006a92:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac8 <std+0x60>)
 8006a94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006a96:	4b0d      	ldr	r3, [pc, #52]	@ (8006acc <std+0x64>)
 8006a98:	6323      	str	r3, [r4, #48]	@ 0x30
 8006a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ad0 <std+0x68>)
 8006a9c:	6224      	str	r4, [r4, #32]
 8006a9e:	429c      	cmp	r4, r3
 8006aa0:	d006      	beq.n	8006ab0 <std+0x48>
 8006aa2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006aa6:	4294      	cmp	r4, r2
 8006aa8:	d002      	beq.n	8006ab0 <std+0x48>
 8006aaa:	33d0      	adds	r3, #208	@ 0xd0
 8006aac:	429c      	cmp	r4, r3
 8006aae:	d105      	bne.n	8006abc <std+0x54>
 8006ab0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ab8:	f000 bf94 	b.w	80079e4 <__retarget_lock_init_recursive>
 8006abc:	bd10      	pop	{r4, pc}
 8006abe:	bf00      	nop
 8006ac0:	08009289 	.word	0x08009289
 8006ac4:	080092ab 	.word	0x080092ab
 8006ac8:	080092e3 	.word	0x080092e3
 8006acc:	08009307 	.word	0x08009307
 8006ad0:	200003c0 	.word	0x200003c0

08006ad4 <stdio_exit_handler>:
 8006ad4:	4a02      	ldr	r2, [pc, #8]	@ (8006ae0 <stdio_exit_handler+0xc>)
 8006ad6:	4903      	ldr	r1, [pc, #12]	@ (8006ae4 <stdio_exit_handler+0x10>)
 8006ad8:	4803      	ldr	r0, [pc, #12]	@ (8006ae8 <stdio_exit_handler+0x14>)
 8006ada:	f000 bf0d 	b.w	80078f8 <_fwalk_sglue>
 8006ade:	bf00      	nop
 8006ae0:	2000003c 	.word	0x2000003c
 8006ae4:	080088cd 	.word	0x080088cd
 8006ae8:	200001b8 	.word	0x200001b8

08006aec <cleanup_stdio>:
 8006aec:	6841      	ldr	r1, [r0, #4]
 8006aee:	4b0c      	ldr	r3, [pc, #48]	@ (8006b20 <cleanup_stdio+0x34>)
 8006af0:	4299      	cmp	r1, r3
 8006af2:	b510      	push	{r4, lr}
 8006af4:	4604      	mov	r4, r0
 8006af6:	d001      	beq.n	8006afc <cleanup_stdio+0x10>
 8006af8:	f001 fee8 	bl	80088cc <_fflush_r>
 8006afc:	68a1      	ldr	r1, [r4, #8]
 8006afe:	4b09      	ldr	r3, [pc, #36]	@ (8006b24 <cleanup_stdio+0x38>)
 8006b00:	4299      	cmp	r1, r3
 8006b02:	d002      	beq.n	8006b0a <cleanup_stdio+0x1e>
 8006b04:	4620      	mov	r0, r4
 8006b06:	f001 fee1 	bl	80088cc <_fflush_r>
 8006b0a:	68e1      	ldr	r1, [r4, #12]
 8006b0c:	4b06      	ldr	r3, [pc, #24]	@ (8006b28 <cleanup_stdio+0x3c>)
 8006b0e:	4299      	cmp	r1, r3
 8006b10:	d004      	beq.n	8006b1c <cleanup_stdio+0x30>
 8006b12:	4620      	mov	r0, r4
 8006b14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b18:	f001 bed8 	b.w	80088cc <_fflush_r>
 8006b1c:	bd10      	pop	{r4, pc}
 8006b1e:	bf00      	nop
 8006b20:	200003c0 	.word	0x200003c0
 8006b24:	20000428 	.word	0x20000428
 8006b28:	20000490 	.word	0x20000490

08006b2c <global_stdio_init.part.0>:
 8006b2c:	b510      	push	{r4, lr}
 8006b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8006b5c <global_stdio_init.part.0+0x30>)
 8006b30:	4c0b      	ldr	r4, [pc, #44]	@ (8006b60 <global_stdio_init.part.0+0x34>)
 8006b32:	4a0c      	ldr	r2, [pc, #48]	@ (8006b64 <global_stdio_init.part.0+0x38>)
 8006b34:	601a      	str	r2, [r3, #0]
 8006b36:	4620      	mov	r0, r4
 8006b38:	2200      	movs	r2, #0
 8006b3a:	2104      	movs	r1, #4
 8006b3c:	f7ff ff94 	bl	8006a68 <std>
 8006b40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006b44:	2201      	movs	r2, #1
 8006b46:	2109      	movs	r1, #9
 8006b48:	f7ff ff8e 	bl	8006a68 <std>
 8006b4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006b50:	2202      	movs	r2, #2
 8006b52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b56:	2112      	movs	r1, #18
 8006b58:	f7ff bf86 	b.w	8006a68 <std>
 8006b5c:	200004f8 	.word	0x200004f8
 8006b60:	200003c0 	.word	0x200003c0
 8006b64:	08006ad5 	.word	0x08006ad5

08006b68 <__sfp_lock_acquire>:
 8006b68:	4801      	ldr	r0, [pc, #4]	@ (8006b70 <__sfp_lock_acquire+0x8>)
 8006b6a:	f000 bf3c 	b.w	80079e6 <__retarget_lock_acquire_recursive>
 8006b6e:	bf00      	nop
 8006b70:	200004fd 	.word	0x200004fd

08006b74 <__sfp_lock_release>:
 8006b74:	4801      	ldr	r0, [pc, #4]	@ (8006b7c <__sfp_lock_release+0x8>)
 8006b76:	f000 bf37 	b.w	80079e8 <__retarget_lock_release_recursive>
 8006b7a:	bf00      	nop
 8006b7c:	200004fd 	.word	0x200004fd

08006b80 <__sinit>:
 8006b80:	b510      	push	{r4, lr}
 8006b82:	4604      	mov	r4, r0
 8006b84:	f7ff fff0 	bl	8006b68 <__sfp_lock_acquire>
 8006b88:	6a23      	ldr	r3, [r4, #32]
 8006b8a:	b11b      	cbz	r3, 8006b94 <__sinit+0x14>
 8006b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b90:	f7ff bff0 	b.w	8006b74 <__sfp_lock_release>
 8006b94:	4b04      	ldr	r3, [pc, #16]	@ (8006ba8 <__sinit+0x28>)
 8006b96:	6223      	str	r3, [r4, #32]
 8006b98:	4b04      	ldr	r3, [pc, #16]	@ (8006bac <__sinit+0x2c>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1f5      	bne.n	8006b8c <__sinit+0xc>
 8006ba0:	f7ff ffc4 	bl	8006b2c <global_stdio_init.part.0>
 8006ba4:	e7f2      	b.n	8006b8c <__sinit+0xc>
 8006ba6:	bf00      	nop
 8006ba8:	08006aed 	.word	0x08006aed
 8006bac:	200004f8 	.word	0x200004f8

08006bb0 <_vsniprintf_r>:
 8006bb0:	b530      	push	{r4, r5, lr}
 8006bb2:	4614      	mov	r4, r2
 8006bb4:	2c00      	cmp	r4, #0
 8006bb6:	b09b      	sub	sp, #108	@ 0x6c
 8006bb8:	4605      	mov	r5, r0
 8006bba:	461a      	mov	r2, r3
 8006bbc:	da05      	bge.n	8006bca <_vsniprintf_r+0x1a>
 8006bbe:	238b      	movs	r3, #139	@ 0x8b
 8006bc0:	6003      	str	r3, [r0, #0]
 8006bc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006bc6:	b01b      	add	sp, #108	@ 0x6c
 8006bc8:	bd30      	pop	{r4, r5, pc}
 8006bca:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006bce:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006bd2:	f04f 0300 	mov.w	r3, #0
 8006bd6:	9319      	str	r3, [sp, #100]	@ 0x64
 8006bd8:	bf14      	ite	ne
 8006bda:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006bde:	4623      	moveq	r3, r4
 8006be0:	9302      	str	r3, [sp, #8]
 8006be2:	9305      	str	r3, [sp, #20]
 8006be4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006be8:	9100      	str	r1, [sp, #0]
 8006bea:	9104      	str	r1, [sp, #16]
 8006bec:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006bf0:	4669      	mov	r1, sp
 8006bf2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006bf4:	f001 faaa 	bl	800814c <_svfiprintf_r>
 8006bf8:	1c43      	adds	r3, r0, #1
 8006bfa:	bfbc      	itt	lt
 8006bfc:	238b      	movlt	r3, #139	@ 0x8b
 8006bfe:	602b      	strlt	r3, [r5, #0]
 8006c00:	2c00      	cmp	r4, #0
 8006c02:	d0e0      	beq.n	8006bc6 <_vsniprintf_r+0x16>
 8006c04:	9b00      	ldr	r3, [sp, #0]
 8006c06:	2200      	movs	r2, #0
 8006c08:	701a      	strb	r2, [r3, #0]
 8006c0a:	e7dc      	b.n	8006bc6 <_vsniprintf_r+0x16>

08006c0c <vsniprintf>:
 8006c0c:	b507      	push	{r0, r1, r2, lr}
 8006c0e:	9300      	str	r3, [sp, #0]
 8006c10:	4613      	mov	r3, r2
 8006c12:	460a      	mov	r2, r1
 8006c14:	4601      	mov	r1, r0
 8006c16:	4803      	ldr	r0, [pc, #12]	@ (8006c24 <vsniprintf+0x18>)
 8006c18:	6800      	ldr	r0, [r0, #0]
 8006c1a:	f7ff ffc9 	bl	8006bb0 <_vsniprintf_r>
 8006c1e:	b003      	add	sp, #12
 8006c20:	f85d fb04 	ldr.w	pc, [sp], #4
 8006c24:	200001b4 	.word	0x200001b4

08006c28 <sulp>:
 8006c28:	b570      	push	{r4, r5, r6, lr}
 8006c2a:	4604      	mov	r4, r0
 8006c2c:	460d      	mov	r5, r1
 8006c2e:	ec45 4b10 	vmov	d0, r4, r5
 8006c32:	4616      	mov	r6, r2
 8006c34:	f002 f9ea 	bl	800900c <__ulp>
 8006c38:	ec51 0b10 	vmov	r0, r1, d0
 8006c3c:	b17e      	cbz	r6, 8006c5e <sulp+0x36>
 8006c3e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006c42:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	dd09      	ble.n	8006c5e <sulp+0x36>
 8006c4a:	051b      	lsls	r3, r3, #20
 8006c4c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006c50:	2400      	movs	r4, #0
 8006c52:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006c56:	4622      	mov	r2, r4
 8006c58:	462b      	mov	r3, r5
 8006c5a:	f7f9 fce5 	bl	8000628 <__aeabi_dmul>
 8006c5e:	ec41 0b10 	vmov	d0, r0, r1
 8006c62:	bd70      	pop	{r4, r5, r6, pc}
 8006c64:	0000      	movs	r0, r0
	...

08006c68 <_strtod_l>:
 8006c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c6c:	b09f      	sub	sp, #124	@ 0x7c
 8006c6e:	460c      	mov	r4, r1
 8006c70:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006c72:	2200      	movs	r2, #0
 8006c74:	921a      	str	r2, [sp, #104]	@ 0x68
 8006c76:	9005      	str	r0, [sp, #20]
 8006c78:	f04f 0a00 	mov.w	sl, #0
 8006c7c:	f04f 0b00 	mov.w	fp, #0
 8006c80:	460a      	mov	r2, r1
 8006c82:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c84:	7811      	ldrb	r1, [r2, #0]
 8006c86:	292b      	cmp	r1, #43	@ 0x2b
 8006c88:	d04a      	beq.n	8006d20 <_strtod_l+0xb8>
 8006c8a:	d838      	bhi.n	8006cfe <_strtod_l+0x96>
 8006c8c:	290d      	cmp	r1, #13
 8006c8e:	d832      	bhi.n	8006cf6 <_strtod_l+0x8e>
 8006c90:	2908      	cmp	r1, #8
 8006c92:	d832      	bhi.n	8006cfa <_strtod_l+0x92>
 8006c94:	2900      	cmp	r1, #0
 8006c96:	d03b      	beq.n	8006d10 <_strtod_l+0xa8>
 8006c98:	2200      	movs	r2, #0
 8006c9a:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c9c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006c9e:	782a      	ldrb	r2, [r5, #0]
 8006ca0:	2a30      	cmp	r2, #48	@ 0x30
 8006ca2:	f040 80b2 	bne.w	8006e0a <_strtod_l+0x1a2>
 8006ca6:	786a      	ldrb	r2, [r5, #1]
 8006ca8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006cac:	2a58      	cmp	r2, #88	@ 0x58
 8006cae:	d16e      	bne.n	8006d8e <_strtod_l+0x126>
 8006cb0:	9302      	str	r3, [sp, #8]
 8006cb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006cb4:	9301      	str	r3, [sp, #4]
 8006cb6:	ab1a      	add	r3, sp, #104	@ 0x68
 8006cb8:	9300      	str	r3, [sp, #0]
 8006cba:	4a8f      	ldr	r2, [pc, #572]	@ (8006ef8 <_strtod_l+0x290>)
 8006cbc:	9805      	ldr	r0, [sp, #20]
 8006cbe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006cc0:	a919      	add	r1, sp, #100	@ 0x64
 8006cc2:	f000 ff17 	bl	8007af4 <__gethex>
 8006cc6:	f010 060f 	ands.w	r6, r0, #15
 8006cca:	4604      	mov	r4, r0
 8006ccc:	d005      	beq.n	8006cda <_strtod_l+0x72>
 8006cce:	2e06      	cmp	r6, #6
 8006cd0:	d128      	bne.n	8006d24 <_strtod_l+0xbc>
 8006cd2:	3501      	adds	r5, #1
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	9519      	str	r5, [sp, #100]	@ 0x64
 8006cd8:	930e      	str	r3, [sp, #56]	@ 0x38
 8006cda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	f040 858e 	bne.w	80077fe <_strtod_l+0xb96>
 8006ce2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ce4:	b1cb      	cbz	r3, 8006d1a <_strtod_l+0xb2>
 8006ce6:	4652      	mov	r2, sl
 8006ce8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006cec:	ec43 2b10 	vmov	d0, r2, r3
 8006cf0:	b01f      	add	sp, #124	@ 0x7c
 8006cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cf6:	2920      	cmp	r1, #32
 8006cf8:	d1ce      	bne.n	8006c98 <_strtod_l+0x30>
 8006cfa:	3201      	adds	r2, #1
 8006cfc:	e7c1      	b.n	8006c82 <_strtod_l+0x1a>
 8006cfe:	292d      	cmp	r1, #45	@ 0x2d
 8006d00:	d1ca      	bne.n	8006c98 <_strtod_l+0x30>
 8006d02:	2101      	movs	r1, #1
 8006d04:	910e      	str	r1, [sp, #56]	@ 0x38
 8006d06:	1c51      	adds	r1, r2, #1
 8006d08:	9119      	str	r1, [sp, #100]	@ 0x64
 8006d0a:	7852      	ldrb	r2, [r2, #1]
 8006d0c:	2a00      	cmp	r2, #0
 8006d0e:	d1c5      	bne.n	8006c9c <_strtod_l+0x34>
 8006d10:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006d12:	9419      	str	r4, [sp, #100]	@ 0x64
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	f040 8570 	bne.w	80077fa <_strtod_l+0xb92>
 8006d1a:	4652      	mov	r2, sl
 8006d1c:	465b      	mov	r3, fp
 8006d1e:	e7e5      	b.n	8006cec <_strtod_l+0x84>
 8006d20:	2100      	movs	r1, #0
 8006d22:	e7ef      	b.n	8006d04 <_strtod_l+0x9c>
 8006d24:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006d26:	b13a      	cbz	r2, 8006d38 <_strtod_l+0xd0>
 8006d28:	2135      	movs	r1, #53	@ 0x35
 8006d2a:	a81c      	add	r0, sp, #112	@ 0x70
 8006d2c:	f002 fa68 	bl	8009200 <__copybits>
 8006d30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006d32:	9805      	ldr	r0, [sp, #20]
 8006d34:	f001 fe3e 	bl	80089b4 <_Bfree>
 8006d38:	3e01      	subs	r6, #1
 8006d3a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006d3c:	2e04      	cmp	r6, #4
 8006d3e:	d806      	bhi.n	8006d4e <_strtod_l+0xe6>
 8006d40:	e8df f006 	tbb	[pc, r6]
 8006d44:	201d0314 	.word	0x201d0314
 8006d48:	14          	.byte	0x14
 8006d49:	00          	.byte	0x00
 8006d4a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006d4e:	05e1      	lsls	r1, r4, #23
 8006d50:	bf48      	it	mi
 8006d52:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006d56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006d5a:	0d1b      	lsrs	r3, r3, #20
 8006d5c:	051b      	lsls	r3, r3, #20
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d1bb      	bne.n	8006cda <_strtod_l+0x72>
 8006d62:	f000 fe15 	bl	8007990 <__errno>
 8006d66:	2322      	movs	r3, #34	@ 0x22
 8006d68:	6003      	str	r3, [r0, #0]
 8006d6a:	e7b6      	b.n	8006cda <_strtod_l+0x72>
 8006d6c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006d70:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006d74:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006d78:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006d7c:	e7e7      	b.n	8006d4e <_strtod_l+0xe6>
 8006d7e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006f00 <_strtod_l+0x298>
 8006d82:	e7e4      	b.n	8006d4e <_strtod_l+0xe6>
 8006d84:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006d88:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006d8c:	e7df      	b.n	8006d4e <_strtod_l+0xe6>
 8006d8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d90:	1c5a      	adds	r2, r3, #1
 8006d92:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d94:	785b      	ldrb	r3, [r3, #1]
 8006d96:	2b30      	cmp	r3, #48	@ 0x30
 8006d98:	d0f9      	beq.n	8006d8e <_strtod_l+0x126>
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d09d      	beq.n	8006cda <_strtod_l+0x72>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	2700      	movs	r7, #0
 8006da2:	9308      	str	r3, [sp, #32]
 8006da4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006da6:	930c      	str	r3, [sp, #48]	@ 0x30
 8006da8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006daa:	46b9      	mov	r9, r7
 8006dac:	220a      	movs	r2, #10
 8006dae:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006db0:	7805      	ldrb	r5, [r0, #0]
 8006db2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006db6:	b2d9      	uxtb	r1, r3
 8006db8:	2909      	cmp	r1, #9
 8006dba:	d928      	bls.n	8006e0e <_strtod_l+0x1a6>
 8006dbc:	494f      	ldr	r1, [pc, #316]	@ (8006efc <_strtod_l+0x294>)
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f000 fdc0 	bl	8007944 <strncmp>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	d032      	beq.n	8006e2e <_strtod_l+0x1c6>
 8006dc8:	2000      	movs	r0, #0
 8006dca:	462a      	mov	r2, r5
 8006dcc:	900a      	str	r0, [sp, #40]	@ 0x28
 8006dce:	464d      	mov	r5, r9
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	2a65      	cmp	r2, #101	@ 0x65
 8006dd4:	d001      	beq.n	8006dda <_strtod_l+0x172>
 8006dd6:	2a45      	cmp	r2, #69	@ 0x45
 8006dd8:	d114      	bne.n	8006e04 <_strtod_l+0x19c>
 8006dda:	b91d      	cbnz	r5, 8006de4 <_strtod_l+0x17c>
 8006ddc:	9a08      	ldr	r2, [sp, #32]
 8006dde:	4302      	orrs	r2, r0
 8006de0:	d096      	beq.n	8006d10 <_strtod_l+0xa8>
 8006de2:	2500      	movs	r5, #0
 8006de4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006de6:	1c62      	adds	r2, r4, #1
 8006de8:	9219      	str	r2, [sp, #100]	@ 0x64
 8006dea:	7862      	ldrb	r2, [r4, #1]
 8006dec:	2a2b      	cmp	r2, #43	@ 0x2b
 8006dee:	d07a      	beq.n	8006ee6 <_strtod_l+0x27e>
 8006df0:	2a2d      	cmp	r2, #45	@ 0x2d
 8006df2:	d07e      	beq.n	8006ef2 <_strtod_l+0x28a>
 8006df4:	f04f 0c00 	mov.w	ip, #0
 8006df8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006dfc:	2909      	cmp	r1, #9
 8006dfe:	f240 8085 	bls.w	8006f0c <_strtod_l+0x2a4>
 8006e02:	9419      	str	r4, [sp, #100]	@ 0x64
 8006e04:	f04f 0800 	mov.w	r8, #0
 8006e08:	e0a5      	b.n	8006f56 <_strtod_l+0x2ee>
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	e7c8      	b.n	8006da0 <_strtod_l+0x138>
 8006e0e:	f1b9 0f08 	cmp.w	r9, #8
 8006e12:	bfd8      	it	le
 8006e14:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006e16:	f100 0001 	add.w	r0, r0, #1
 8006e1a:	bfda      	itte	le
 8006e1c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006e20:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006e22:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006e26:	f109 0901 	add.w	r9, r9, #1
 8006e2a:	9019      	str	r0, [sp, #100]	@ 0x64
 8006e2c:	e7bf      	b.n	8006dae <_strtod_l+0x146>
 8006e2e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e30:	1c5a      	adds	r2, r3, #1
 8006e32:	9219      	str	r2, [sp, #100]	@ 0x64
 8006e34:	785a      	ldrb	r2, [r3, #1]
 8006e36:	f1b9 0f00 	cmp.w	r9, #0
 8006e3a:	d03b      	beq.n	8006eb4 <_strtod_l+0x24c>
 8006e3c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e3e:	464d      	mov	r5, r9
 8006e40:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006e44:	2b09      	cmp	r3, #9
 8006e46:	d912      	bls.n	8006e6e <_strtod_l+0x206>
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e7c2      	b.n	8006dd2 <_strtod_l+0x16a>
 8006e4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e4e:	1c5a      	adds	r2, r3, #1
 8006e50:	9219      	str	r2, [sp, #100]	@ 0x64
 8006e52:	785a      	ldrb	r2, [r3, #1]
 8006e54:	3001      	adds	r0, #1
 8006e56:	2a30      	cmp	r2, #48	@ 0x30
 8006e58:	d0f8      	beq.n	8006e4c <_strtod_l+0x1e4>
 8006e5a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006e5e:	2b08      	cmp	r3, #8
 8006e60:	f200 84d2 	bhi.w	8007808 <_strtod_l+0xba0>
 8006e64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e66:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e68:	2000      	movs	r0, #0
 8006e6a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e6c:	4605      	mov	r5, r0
 8006e6e:	3a30      	subs	r2, #48	@ 0x30
 8006e70:	f100 0301 	add.w	r3, r0, #1
 8006e74:	d018      	beq.n	8006ea8 <_strtod_l+0x240>
 8006e76:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e78:	4419      	add	r1, r3
 8006e7a:	910a      	str	r1, [sp, #40]	@ 0x28
 8006e7c:	462e      	mov	r6, r5
 8006e7e:	f04f 0e0a 	mov.w	lr, #10
 8006e82:	1c71      	adds	r1, r6, #1
 8006e84:	eba1 0c05 	sub.w	ip, r1, r5
 8006e88:	4563      	cmp	r3, ip
 8006e8a:	dc15      	bgt.n	8006eb8 <_strtod_l+0x250>
 8006e8c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006e90:	182b      	adds	r3, r5, r0
 8006e92:	2b08      	cmp	r3, #8
 8006e94:	f105 0501 	add.w	r5, r5, #1
 8006e98:	4405      	add	r5, r0
 8006e9a:	dc1a      	bgt.n	8006ed2 <_strtod_l+0x26a>
 8006e9c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e9e:	230a      	movs	r3, #10
 8006ea0:	fb03 2301 	mla	r3, r3, r1, r2
 8006ea4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006eaa:	1c51      	adds	r1, r2, #1
 8006eac:	9119      	str	r1, [sp, #100]	@ 0x64
 8006eae:	7852      	ldrb	r2, [r2, #1]
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	e7c5      	b.n	8006e40 <_strtod_l+0x1d8>
 8006eb4:	4648      	mov	r0, r9
 8006eb6:	e7ce      	b.n	8006e56 <_strtod_l+0x1ee>
 8006eb8:	2e08      	cmp	r6, #8
 8006eba:	dc05      	bgt.n	8006ec8 <_strtod_l+0x260>
 8006ebc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006ebe:	fb0e f606 	mul.w	r6, lr, r6
 8006ec2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006ec4:	460e      	mov	r6, r1
 8006ec6:	e7dc      	b.n	8006e82 <_strtod_l+0x21a>
 8006ec8:	2910      	cmp	r1, #16
 8006eca:	bfd8      	it	le
 8006ecc:	fb0e f707 	mulle.w	r7, lr, r7
 8006ed0:	e7f8      	b.n	8006ec4 <_strtod_l+0x25c>
 8006ed2:	2b0f      	cmp	r3, #15
 8006ed4:	bfdc      	itt	le
 8006ed6:	230a      	movle	r3, #10
 8006ed8:	fb03 2707 	mlale	r7, r3, r7, r2
 8006edc:	e7e3      	b.n	8006ea6 <_strtod_l+0x23e>
 8006ede:	2300      	movs	r3, #0
 8006ee0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e77a      	b.n	8006ddc <_strtod_l+0x174>
 8006ee6:	f04f 0c00 	mov.w	ip, #0
 8006eea:	1ca2      	adds	r2, r4, #2
 8006eec:	9219      	str	r2, [sp, #100]	@ 0x64
 8006eee:	78a2      	ldrb	r2, [r4, #2]
 8006ef0:	e782      	b.n	8006df8 <_strtod_l+0x190>
 8006ef2:	f04f 0c01 	mov.w	ip, #1
 8006ef6:	e7f8      	b.n	8006eea <_strtod_l+0x282>
 8006ef8:	0800a5d8 	.word	0x0800a5d8
 8006efc:	0800a45c 	.word	0x0800a45c
 8006f00:	7ff00000 	.word	0x7ff00000
 8006f04:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006f06:	1c51      	adds	r1, r2, #1
 8006f08:	9119      	str	r1, [sp, #100]	@ 0x64
 8006f0a:	7852      	ldrb	r2, [r2, #1]
 8006f0c:	2a30      	cmp	r2, #48	@ 0x30
 8006f0e:	d0f9      	beq.n	8006f04 <_strtod_l+0x29c>
 8006f10:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006f14:	2908      	cmp	r1, #8
 8006f16:	f63f af75 	bhi.w	8006e04 <_strtod_l+0x19c>
 8006f1a:	3a30      	subs	r2, #48	@ 0x30
 8006f1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f1e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006f20:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006f22:	f04f 080a 	mov.w	r8, #10
 8006f26:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006f28:	1c56      	adds	r6, r2, #1
 8006f2a:	9619      	str	r6, [sp, #100]	@ 0x64
 8006f2c:	7852      	ldrb	r2, [r2, #1]
 8006f2e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006f32:	f1be 0f09 	cmp.w	lr, #9
 8006f36:	d939      	bls.n	8006fac <_strtod_l+0x344>
 8006f38:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006f3a:	1a76      	subs	r6, r6, r1
 8006f3c:	2e08      	cmp	r6, #8
 8006f3e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006f42:	dc03      	bgt.n	8006f4c <_strtod_l+0x2e4>
 8006f44:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f46:	4588      	cmp	r8, r1
 8006f48:	bfa8      	it	ge
 8006f4a:	4688      	movge	r8, r1
 8006f4c:	f1bc 0f00 	cmp.w	ip, #0
 8006f50:	d001      	beq.n	8006f56 <_strtod_l+0x2ee>
 8006f52:	f1c8 0800 	rsb	r8, r8, #0
 8006f56:	2d00      	cmp	r5, #0
 8006f58:	d14e      	bne.n	8006ff8 <_strtod_l+0x390>
 8006f5a:	9908      	ldr	r1, [sp, #32]
 8006f5c:	4308      	orrs	r0, r1
 8006f5e:	f47f aebc 	bne.w	8006cda <_strtod_l+0x72>
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	f47f aed4 	bne.w	8006d10 <_strtod_l+0xa8>
 8006f68:	2a69      	cmp	r2, #105	@ 0x69
 8006f6a:	d028      	beq.n	8006fbe <_strtod_l+0x356>
 8006f6c:	dc25      	bgt.n	8006fba <_strtod_l+0x352>
 8006f6e:	2a49      	cmp	r2, #73	@ 0x49
 8006f70:	d025      	beq.n	8006fbe <_strtod_l+0x356>
 8006f72:	2a4e      	cmp	r2, #78	@ 0x4e
 8006f74:	f47f aecc 	bne.w	8006d10 <_strtod_l+0xa8>
 8006f78:	499a      	ldr	r1, [pc, #616]	@ (80071e4 <_strtod_l+0x57c>)
 8006f7a:	a819      	add	r0, sp, #100	@ 0x64
 8006f7c:	f000 ffdc 	bl	8007f38 <__match>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	f43f aec5 	beq.w	8006d10 <_strtod_l+0xa8>
 8006f86:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	2b28      	cmp	r3, #40	@ 0x28
 8006f8c:	d12e      	bne.n	8006fec <_strtod_l+0x384>
 8006f8e:	4996      	ldr	r1, [pc, #600]	@ (80071e8 <_strtod_l+0x580>)
 8006f90:	aa1c      	add	r2, sp, #112	@ 0x70
 8006f92:	a819      	add	r0, sp, #100	@ 0x64
 8006f94:	f000 ffe4 	bl	8007f60 <__hexnan>
 8006f98:	2805      	cmp	r0, #5
 8006f9a:	d127      	bne.n	8006fec <_strtod_l+0x384>
 8006f9c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006f9e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006fa2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006fa6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006faa:	e696      	b.n	8006cda <_strtod_l+0x72>
 8006fac:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006fae:	fb08 2101 	mla	r1, r8, r1, r2
 8006fb2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006fb6:	9209      	str	r2, [sp, #36]	@ 0x24
 8006fb8:	e7b5      	b.n	8006f26 <_strtod_l+0x2be>
 8006fba:	2a6e      	cmp	r2, #110	@ 0x6e
 8006fbc:	e7da      	b.n	8006f74 <_strtod_l+0x30c>
 8006fbe:	498b      	ldr	r1, [pc, #556]	@ (80071ec <_strtod_l+0x584>)
 8006fc0:	a819      	add	r0, sp, #100	@ 0x64
 8006fc2:	f000 ffb9 	bl	8007f38 <__match>
 8006fc6:	2800      	cmp	r0, #0
 8006fc8:	f43f aea2 	beq.w	8006d10 <_strtod_l+0xa8>
 8006fcc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006fce:	4988      	ldr	r1, [pc, #544]	@ (80071f0 <_strtod_l+0x588>)
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	a819      	add	r0, sp, #100	@ 0x64
 8006fd4:	9319      	str	r3, [sp, #100]	@ 0x64
 8006fd6:	f000 ffaf 	bl	8007f38 <__match>
 8006fda:	b910      	cbnz	r0, 8006fe2 <_strtod_l+0x37a>
 8006fdc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006fde:	3301      	adds	r3, #1
 8006fe0:	9319      	str	r3, [sp, #100]	@ 0x64
 8006fe2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007200 <_strtod_l+0x598>
 8006fe6:	f04f 0a00 	mov.w	sl, #0
 8006fea:	e676      	b.n	8006cda <_strtod_l+0x72>
 8006fec:	4881      	ldr	r0, [pc, #516]	@ (80071f4 <_strtod_l+0x58c>)
 8006fee:	f000 fd0b 	bl	8007a08 <nan>
 8006ff2:	ec5b ab10 	vmov	sl, fp, d0
 8006ff6:	e670      	b.n	8006cda <_strtod_l+0x72>
 8006ff8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ffa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006ffc:	eba8 0303 	sub.w	r3, r8, r3
 8007000:	f1b9 0f00 	cmp.w	r9, #0
 8007004:	bf08      	it	eq
 8007006:	46a9      	moveq	r9, r5
 8007008:	2d10      	cmp	r5, #16
 800700a:	9309      	str	r3, [sp, #36]	@ 0x24
 800700c:	462c      	mov	r4, r5
 800700e:	bfa8      	it	ge
 8007010:	2410      	movge	r4, #16
 8007012:	f7f9 fa8f 	bl	8000534 <__aeabi_ui2d>
 8007016:	2d09      	cmp	r5, #9
 8007018:	4682      	mov	sl, r0
 800701a:	468b      	mov	fp, r1
 800701c:	dc13      	bgt.n	8007046 <_strtod_l+0x3de>
 800701e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007020:	2b00      	cmp	r3, #0
 8007022:	f43f ae5a 	beq.w	8006cda <_strtod_l+0x72>
 8007026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007028:	dd78      	ble.n	800711c <_strtod_l+0x4b4>
 800702a:	2b16      	cmp	r3, #22
 800702c:	dc5f      	bgt.n	80070ee <_strtod_l+0x486>
 800702e:	4972      	ldr	r1, [pc, #456]	@ (80071f8 <_strtod_l+0x590>)
 8007030:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007034:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007038:	4652      	mov	r2, sl
 800703a:	465b      	mov	r3, fp
 800703c:	f7f9 faf4 	bl	8000628 <__aeabi_dmul>
 8007040:	4682      	mov	sl, r0
 8007042:	468b      	mov	fp, r1
 8007044:	e649      	b.n	8006cda <_strtod_l+0x72>
 8007046:	4b6c      	ldr	r3, [pc, #432]	@ (80071f8 <_strtod_l+0x590>)
 8007048:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800704c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007050:	f7f9 faea 	bl	8000628 <__aeabi_dmul>
 8007054:	4682      	mov	sl, r0
 8007056:	4638      	mov	r0, r7
 8007058:	468b      	mov	fp, r1
 800705a:	f7f9 fa6b 	bl	8000534 <__aeabi_ui2d>
 800705e:	4602      	mov	r2, r0
 8007060:	460b      	mov	r3, r1
 8007062:	4650      	mov	r0, sl
 8007064:	4659      	mov	r1, fp
 8007066:	f7f9 f929 	bl	80002bc <__adddf3>
 800706a:	2d0f      	cmp	r5, #15
 800706c:	4682      	mov	sl, r0
 800706e:	468b      	mov	fp, r1
 8007070:	ddd5      	ble.n	800701e <_strtod_l+0x3b6>
 8007072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007074:	1b2c      	subs	r4, r5, r4
 8007076:	441c      	add	r4, r3
 8007078:	2c00      	cmp	r4, #0
 800707a:	f340 8093 	ble.w	80071a4 <_strtod_l+0x53c>
 800707e:	f014 030f 	ands.w	r3, r4, #15
 8007082:	d00a      	beq.n	800709a <_strtod_l+0x432>
 8007084:	495c      	ldr	r1, [pc, #368]	@ (80071f8 <_strtod_l+0x590>)
 8007086:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800708a:	4652      	mov	r2, sl
 800708c:	465b      	mov	r3, fp
 800708e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007092:	f7f9 fac9 	bl	8000628 <__aeabi_dmul>
 8007096:	4682      	mov	sl, r0
 8007098:	468b      	mov	fp, r1
 800709a:	f034 040f 	bics.w	r4, r4, #15
 800709e:	d073      	beq.n	8007188 <_strtod_l+0x520>
 80070a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80070a4:	dd49      	ble.n	800713a <_strtod_l+0x4d2>
 80070a6:	2400      	movs	r4, #0
 80070a8:	46a0      	mov	r8, r4
 80070aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80070ac:	46a1      	mov	r9, r4
 80070ae:	9a05      	ldr	r2, [sp, #20]
 80070b0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007200 <_strtod_l+0x598>
 80070b4:	2322      	movs	r3, #34	@ 0x22
 80070b6:	6013      	str	r3, [r2, #0]
 80070b8:	f04f 0a00 	mov.w	sl, #0
 80070bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f43f ae0b 	beq.w	8006cda <_strtod_l+0x72>
 80070c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80070c6:	9805      	ldr	r0, [sp, #20]
 80070c8:	f001 fc74 	bl	80089b4 <_Bfree>
 80070cc:	9805      	ldr	r0, [sp, #20]
 80070ce:	4649      	mov	r1, r9
 80070d0:	f001 fc70 	bl	80089b4 <_Bfree>
 80070d4:	9805      	ldr	r0, [sp, #20]
 80070d6:	4641      	mov	r1, r8
 80070d8:	f001 fc6c 	bl	80089b4 <_Bfree>
 80070dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80070de:	9805      	ldr	r0, [sp, #20]
 80070e0:	f001 fc68 	bl	80089b4 <_Bfree>
 80070e4:	9805      	ldr	r0, [sp, #20]
 80070e6:	4621      	mov	r1, r4
 80070e8:	f001 fc64 	bl	80089b4 <_Bfree>
 80070ec:	e5f5      	b.n	8006cda <_strtod_l+0x72>
 80070ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80070f4:	4293      	cmp	r3, r2
 80070f6:	dbbc      	blt.n	8007072 <_strtod_l+0x40a>
 80070f8:	4c3f      	ldr	r4, [pc, #252]	@ (80071f8 <_strtod_l+0x590>)
 80070fa:	f1c5 050f 	rsb	r5, r5, #15
 80070fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007102:	4652      	mov	r2, sl
 8007104:	465b      	mov	r3, fp
 8007106:	e9d1 0100 	ldrd	r0, r1, [r1]
 800710a:	f7f9 fa8d 	bl	8000628 <__aeabi_dmul>
 800710e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007110:	1b5d      	subs	r5, r3, r5
 8007112:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007116:	e9d4 2300 	ldrd	r2, r3, [r4]
 800711a:	e78f      	b.n	800703c <_strtod_l+0x3d4>
 800711c:	3316      	adds	r3, #22
 800711e:	dba8      	blt.n	8007072 <_strtod_l+0x40a>
 8007120:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007122:	eba3 0808 	sub.w	r8, r3, r8
 8007126:	4b34      	ldr	r3, [pc, #208]	@ (80071f8 <_strtod_l+0x590>)
 8007128:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800712c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007130:	4650      	mov	r0, sl
 8007132:	4659      	mov	r1, fp
 8007134:	f7f9 fba2 	bl	800087c <__aeabi_ddiv>
 8007138:	e782      	b.n	8007040 <_strtod_l+0x3d8>
 800713a:	2300      	movs	r3, #0
 800713c:	4f2f      	ldr	r7, [pc, #188]	@ (80071fc <_strtod_l+0x594>)
 800713e:	1124      	asrs	r4, r4, #4
 8007140:	4650      	mov	r0, sl
 8007142:	4659      	mov	r1, fp
 8007144:	461e      	mov	r6, r3
 8007146:	2c01      	cmp	r4, #1
 8007148:	dc21      	bgt.n	800718e <_strtod_l+0x526>
 800714a:	b10b      	cbz	r3, 8007150 <_strtod_l+0x4e8>
 800714c:	4682      	mov	sl, r0
 800714e:	468b      	mov	fp, r1
 8007150:	492a      	ldr	r1, [pc, #168]	@ (80071fc <_strtod_l+0x594>)
 8007152:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007156:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800715a:	4652      	mov	r2, sl
 800715c:	465b      	mov	r3, fp
 800715e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007162:	f7f9 fa61 	bl	8000628 <__aeabi_dmul>
 8007166:	4b26      	ldr	r3, [pc, #152]	@ (8007200 <_strtod_l+0x598>)
 8007168:	460a      	mov	r2, r1
 800716a:	400b      	ands	r3, r1
 800716c:	4925      	ldr	r1, [pc, #148]	@ (8007204 <_strtod_l+0x59c>)
 800716e:	428b      	cmp	r3, r1
 8007170:	4682      	mov	sl, r0
 8007172:	d898      	bhi.n	80070a6 <_strtod_l+0x43e>
 8007174:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007178:	428b      	cmp	r3, r1
 800717a:	bf86      	itte	hi
 800717c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007208 <_strtod_l+0x5a0>
 8007180:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8007184:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007188:	2300      	movs	r3, #0
 800718a:	9308      	str	r3, [sp, #32]
 800718c:	e076      	b.n	800727c <_strtod_l+0x614>
 800718e:	07e2      	lsls	r2, r4, #31
 8007190:	d504      	bpl.n	800719c <_strtod_l+0x534>
 8007192:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007196:	f7f9 fa47 	bl	8000628 <__aeabi_dmul>
 800719a:	2301      	movs	r3, #1
 800719c:	3601      	adds	r6, #1
 800719e:	1064      	asrs	r4, r4, #1
 80071a0:	3708      	adds	r7, #8
 80071a2:	e7d0      	b.n	8007146 <_strtod_l+0x4de>
 80071a4:	d0f0      	beq.n	8007188 <_strtod_l+0x520>
 80071a6:	4264      	negs	r4, r4
 80071a8:	f014 020f 	ands.w	r2, r4, #15
 80071ac:	d00a      	beq.n	80071c4 <_strtod_l+0x55c>
 80071ae:	4b12      	ldr	r3, [pc, #72]	@ (80071f8 <_strtod_l+0x590>)
 80071b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071b4:	4650      	mov	r0, sl
 80071b6:	4659      	mov	r1, fp
 80071b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071bc:	f7f9 fb5e 	bl	800087c <__aeabi_ddiv>
 80071c0:	4682      	mov	sl, r0
 80071c2:	468b      	mov	fp, r1
 80071c4:	1124      	asrs	r4, r4, #4
 80071c6:	d0df      	beq.n	8007188 <_strtod_l+0x520>
 80071c8:	2c1f      	cmp	r4, #31
 80071ca:	dd1f      	ble.n	800720c <_strtod_l+0x5a4>
 80071cc:	2400      	movs	r4, #0
 80071ce:	46a0      	mov	r8, r4
 80071d0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80071d2:	46a1      	mov	r9, r4
 80071d4:	9a05      	ldr	r2, [sp, #20]
 80071d6:	2322      	movs	r3, #34	@ 0x22
 80071d8:	f04f 0a00 	mov.w	sl, #0
 80071dc:	f04f 0b00 	mov.w	fp, #0
 80071e0:	6013      	str	r3, [r2, #0]
 80071e2:	e76b      	b.n	80070bc <_strtod_l+0x454>
 80071e4:	0800a467 	.word	0x0800a467
 80071e8:	0800a5c4 	.word	0x0800a5c4
 80071ec:	0800a45e 	.word	0x0800a45e
 80071f0:	0800a461 	.word	0x0800a461
 80071f4:	0800a5c1 	.word	0x0800a5c1
 80071f8:	0800a750 	.word	0x0800a750
 80071fc:	0800a728 	.word	0x0800a728
 8007200:	7ff00000 	.word	0x7ff00000
 8007204:	7ca00000 	.word	0x7ca00000
 8007208:	7fefffff 	.word	0x7fefffff
 800720c:	f014 0310 	ands.w	r3, r4, #16
 8007210:	bf18      	it	ne
 8007212:	236a      	movne	r3, #106	@ 0x6a
 8007214:	4ea9      	ldr	r6, [pc, #676]	@ (80074bc <_strtod_l+0x854>)
 8007216:	9308      	str	r3, [sp, #32]
 8007218:	4650      	mov	r0, sl
 800721a:	4659      	mov	r1, fp
 800721c:	2300      	movs	r3, #0
 800721e:	07e7      	lsls	r7, r4, #31
 8007220:	d504      	bpl.n	800722c <_strtod_l+0x5c4>
 8007222:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007226:	f7f9 f9ff 	bl	8000628 <__aeabi_dmul>
 800722a:	2301      	movs	r3, #1
 800722c:	1064      	asrs	r4, r4, #1
 800722e:	f106 0608 	add.w	r6, r6, #8
 8007232:	d1f4      	bne.n	800721e <_strtod_l+0x5b6>
 8007234:	b10b      	cbz	r3, 800723a <_strtod_l+0x5d2>
 8007236:	4682      	mov	sl, r0
 8007238:	468b      	mov	fp, r1
 800723a:	9b08      	ldr	r3, [sp, #32]
 800723c:	b1b3      	cbz	r3, 800726c <_strtod_l+0x604>
 800723e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007242:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007246:	2b00      	cmp	r3, #0
 8007248:	4659      	mov	r1, fp
 800724a:	dd0f      	ble.n	800726c <_strtod_l+0x604>
 800724c:	2b1f      	cmp	r3, #31
 800724e:	dd56      	ble.n	80072fe <_strtod_l+0x696>
 8007250:	2b34      	cmp	r3, #52	@ 0x34
 8007252:	bfde      	ittt	le
 8007254:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8007258:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800725c:	4093      	lslle	r3, r2
 800725e:	f04f 0a00 	mov.w	sl, #0
 8007262:	bfcc      	ite	gt
 8007264:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007268:	ea03 0b01 	andle.w	fp, r3, r1
 800726c:	2200      	movs	r2, #0
 800726e:	2300      	movs	r3, #0
 8007270:	4650      	mov	r0, sl
 8007272:	4659      	mov	r1, fp
 8007274:	f7f9 fc40 	bl	8000af8 <__aeabi_dcmpeq>
 8007278:	2800      	cmp	r0, #0
 800727a:	d1a7      	bne.n	80071cc <_strtod_l+0x564>
 800727c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800727e:	9300      	str	r3, [sp, #0]
 8007280:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007282:	9805      	ldr	r0, [sp, #20]
 8007284:	462b      	mov	r3, r5
 8007286:	464a      	mov	r2, r9
 8007288:	f001 fbfc 	bl	8008a84 <__s2b>
 800728c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800728e:	2800      	cmp	r0, #0
 8007290:	f43f af09 	beq.w	80070a6 <_strtod_l+0x43e>
 8007294:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007296:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007298:	2a00      	cmp	r2, #0
 800729a:	eba3 0308 	sub.w	r3, r3, r8
 800729e:	bfa8      	it	ge
 80072a0:	2300      	movge	r3, #0
 80072a2:	9312      	str	r3, [sp, #72]	@ 0x48
 80072a4:	2400      	movs	r4, #0
 80072a6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80072aa:	9316      	str	r3, [sp, #88]	@ 0x58
 80072ac:	46a0      	mov	r8, r4
 80072ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072b0:	9805      	ldr	r0, [sp, #20]
 80072b2:	6859      	ldr	r1, [r3, #4]
 80072b4:	f001 fb3e 	bl	8008934 <_Balloc>
 80072b8:	4681      	mov	r9, r0
 80072ba:	2800      	cmp	r0, #0
 80072bc:	f43f aef7 	beq.w	80070ae <_strtod_l+0x446>
 80072c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072c2:	691a      	ldr	r2, [r3, #16]
 80072c4:	3202      	adds	r2, #2
 80072c6:	f103 010c 	add.w	r1, r3, #12
 80072ca:	0092      	lsls	r2, r2, #2
 80072cc:	300c      	adds	r0, #12
 80072ce:	f000 fb8c 	bl	80079ea <memcpy>
 80072d2:	ec4b ab10 	vmov	d0, sl, fp
 80072d6:	9805      	ldr	r0, [sp, #20]
 80072d8:	aa1c      	add	r2, sp, #112	@ 0x70
 80072da:	a91b      	add	r1, sp, #108	@ 0x6c
 80072dc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80072e0:	f001 ff04 	bl	80090ec <__d2b>
 80072e4:	901a      	str	r0, [sp, #104]	@ 0x68
 80072e6:	2800      	cmp	r0, #0
 80072e8:	f43f aee1 	beq.w	80070ae <_strtod_l+0x446>
 80072ec:	9805      	ldr	r0, [sp, #20]
 80072ee:	2101      	movs	r1, #1
 80072f0:	f001 fc5e 	bl	8008bb0 <__i2b>
 80072f4:	4680      	mov	r8, r0
 80072f6:	b948      	cbnz	r0, 800730c <_strtod_l+0x6a4>
 80072f8:	f04f 0800 	mov.w	r8, #0
 80072fc:	e6d7      	b.n	80070ae <_strtod_l+0x446>
 80072fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007302:	fa02 f303 	lsl.w	r3, r2, r3
 8007306:	ea03 0a0a 	and.w	sl, r3, sl
 800730a:	e7af      	b.n	800726c <_strtod_l+0x604>
 800730c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800730e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007310:	2d00      	cmp	r5, #0
 8007312:	bfab      	itete	ge
 8007314:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007316:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007318:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800731a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800731c:	bfac      	ite	ge
 800731e:	18ef      	addge	r7, r5, r3
 8007320:	1b5e      	sublt	r6, r3, r5
 8007322:	9b08      	ldr	r3, [sp, #32]
 8007324:	1aed      	subs	r5, r5, r3
 8007326:	4415      	add	r5, r2
 8007328:	4b65      	ldr	r3, [pc, #404]	@ (80074c0 <_strtod_l+0x858>)
 800732a:	3d01      	subs	r5, #1
 800732c:	429d      	cmp	r5, r3
 800732e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007332:	da50      	bge.n	80073d6 <_strtod_l+0x76e>
 8007334:	1b5b      	subs	r3, r3, r5
 8007336:	2b1f      	cmp	r3, #31
 8007338:	eba2 0203 	sub.w	r2, r2, r3
 800733c:	f04f 0101 	mov.w	r1, #1
 8007340:	dc3d      	bgt.n	80073be <_strtod_l+0x756>
 8007342:	fa01 f303 	lsl.w	r3, r1, r3
 8007346:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007348:	2300      	movs	r3, #0
 800734a:	9310      	str	r3, [sp, #64]	@ 0x40
 800734c:	18bd      	adds	r5, r7, r2
 800734e:	9b08      	ldr	r3, [sp, #32]
 8007350:	42af      	cmp	r7, r5
 8007352:	4416      	add	r6, r2
 8007354:	441e      	add	r6, r3
 8007356:	463b      	mov	r3, r7
 8007358:	bfa8      	it	ge
 800735a:	462b      	movge	r3, r5
 800735c:	42b3      	cmp	r3, r6
 800735e:	bfa8      	it	ge
 8007360:	4633      	movge	r3, r6
 8007362:	2b00      	cmp	r3, #0
 8007364:	bfc2      	ittt	gt
 8007366:	1aed      	subgt	r5, r5, r3
 8007368:	1af6      	subgt	r6, r6, r3
 800736a:	1aff      	subgt	r7, r7, r3
 800736c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800736e:	2b00      	cmp	r3, #0
 8007370:	dd16      	ble.n	80073a0 <_strtod_l+0x738>
 8007372:	4641      	mov	r1, r8
 8007374:	9805      	ldr	r0, [sp, #20]
 8007376:	461a      	mov	r2, r3
 8007378:	f001 fcd2 	bl	8008d20 <__pow5mult>
 800737c:	4680      	mov	r8, r0
 800737e:	2800      	cmp	r0, #0
 8007380:	d0ba      	beq.n	80072f8 <_strtod_l+0x690>
 8007382:	4601      	mov	r1, r0
 8007384:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007386:	9805      	ldr	r0, [sp, #20]
 8007388:	f001 fc28 	bl	8008bdc <__multiply>
 800738c:	900a      	str	r0, [sp, #40]	@ 0x28
 800738e:	2800      	cmp	r0, #0
 8007390:	f43f ae8d 	beq.w	80070ae <_strtod_l+0x446>
 8007394:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007396:	9805      	ldr	r0, [sp, #20]
 8007398:	f001 fb0c 	bl	80089b4 <_Bfree>
 800739c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800739e:	931a      	str	r3, [sp, #104]	@ 0x68
 80073a0:	2d00      	cmp	r5, #0
 80073a2:	dc1d      	bgt.n	80073e0 <_strtod_l+0x778>
 80073a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	dd23      	ble.n	80073f2 <_strtod_l+0x78a>
 80073aa:	4649      	mov	r1, r9
 80073ac:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80073ae:	9805      	ldr	r0, [sp, #20]
 80073b0:	f001 fcb6 	bl	8008d20 <__pow5mult>
 80073b4:	4681      	mov	r9, r0
 80073b6:	b9e0      	cbnz	r0, 80073f2 <_strtod_l+0x78a>
 80073b8:	f04f 0900 	mov.w	r9, #0
 80073bc:	e677      	b.n	80070ae <_strtod_l+0x446>
 80073be:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80073c2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80073c6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80073ca:	35e2      	adds	r5, #226	@ 0xe2
 80073cc:	fa01 f305 	lsl.w	r3, r1, r5
 80073d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80073d2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80073d4:	e7ba      	b.n	800734c <_strtod_l+0x6e4>
 80073d6:	2300      	movs	r3, #0
 80073d8:	9310      	str	r3, [sp, #64]	@ 0x40
 80073da:	2301      	movs	r3, #1
 80073dc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80073de:	e7b5      	b.n	800734c <_strtod_l+0x6e4>
 80073e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80073e2:	9805      	ldr	r0, [sp, #20]
 80073e4:	462a      	mov	r2, r5
 80073e6:	f001 fcf5 	bl	8008dd4 <__lshift>
 80073ea:	901a      	str	r0, [sp, #104]	@ 0x68
 80073ec:	2800      	cmp	r0, #0
 80073ee:	d1d9      	bne.n	80073a4 <_strtod_l+0x73c>
 80073f0:	e65d      	b.n	80070ae <_strtod_l+0x446>
 80073f2:	2e00      	cmp	r6, #0
 80073f4:	dd07      	ble.n	8007406 <_strtod_l+0x79e>
 80073f6:	4649      	mov	r1, r9
 80073f8:	9805      	ldr	r0, [sp, #20]
 80073fa:	4632      	mov	r2, r6
 80073fc:	f001 fcea 	bl	8008dd4 <__lshift>
 8007400:	4681      	mov	r9, r0
 8007402:	2800      	cmp	r0, #0
 8007404:	d0d8      	beq.n	80073b8 <_strtod_l+0x750>
 8007406:	2f00      	cmp	r7, #0
 8007408:	dd08      	ble.n	800741c <_strtod_l+0x7b4>
 800740a:	4641      	mov	r1, r8
 800740c:	9805      	ldr	r0, [sp, #20]
 800740e:	463a      	mov	r2, r7
 8007410:	f001 fce0 	bl	8008dd4 <__lshift>
 8007414:	4680      	mov	r8, r0
 8007416:	2800      	cmp	r0, #0
 8007418:	f43f ae49 	beq.w	80070ae <_strtod_l+0x446>
 800741c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800741e:	9805      	ldr	r0, [sp, #20]
 8007420:	464a      	mov	r2, r9
 8007422:	f001 fd5f 	bl	8008ee4 <__mdiff>
 8007426:	4604      	mov	r4, r0
 8007428:	2800      	cmp	r0, #0
 800742a:	f43f ae40 	beq.w	80070ae <_strtod_l+0x446>
 800742e:	68c3      	ldr	r3, [r0, #12]
 8007430:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007432:	2300      	movs	r3, #0
 8007434:	60c3      	str	r3, [r0, #12]
 8007436:	4641      	mov	r1, r8
 8007438:	f001 fd38 	bl	8008eac <__mcmp>
 800743c:	2800      	cmp	r0, #0
 800743e:	da45      	bge.n	80074cc <_strtod_l+0x864>
 8007440:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007442:	ea53 030a 	orrs.w	r3, r3, sl
 8007446:	d16b      	bne.n	8007520 <_strtod_l+0x8b8>
 8007448:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800744c:	2b00      	cmp	r3, #0
 800744e:	d167      	bne.n	8007520 <_strtod_l+0x8b8>
 8007450:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007454:	0d1b      	lsrs	r3, r3, #20
 8007456:	051b      	lsls	r3, r3, #20
 8007458:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800745c:	d960      	bls.n	8007520 <_strtod_l+0x8b8>
 800745e:	6963      	ldr	r3, [r4, #20]
 8007460:	b913      	cbnz	r3, 8007468 <_strtod_l+0x800>
 8007462:	6923      	ldr	r3, [r4, #16]
 8007464:	2b01      	cmp	r3, #1
 8007466:	dd5b      	ble.n	8007520 <_strtod_l+0x8b8>
 8007468:	4621      	mov	r1, r4
 800746a:	2201      	movs	r2, #1
 800746c:	9805      	ldr	r0, [sp, #20]
 800746e:	f001 fcb1 	bl	8008dd4 <__lshift>
 8007472:	4641      	mov	r1, r8
 8007474:	4604      	mov	r4, r0
 8007476:	f001 fd19 	bl	8008eac <__mcmp>
 800747a:	2800      	cmp	r0, #0
 800747c:	dd50      	ble.n	8007520 <_strtod_l+0x8b8>
 800747e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007482:	9a08      	ldr	r2, [sp, #32]
 8007484:	0d1b      	lsrs	r3, r3, #20
 8007486:	051b      	lsls	r3, r3, #20
 8007488:	2a00      	cmp	r2, #0
 800748a:	d06a      	beq.n	8007562 <_strtod_l+0x8fa>
 800748c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007490:	d867      	bhi.n	8007562 <_strtod_l+0x8fa>
 8007492:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007496:	f67f ae9d 	bls.w	80071d4 <_strtod_l+0x56c>
 800749a:	4b0a      	ldr	r3, [pc, #40]	@ (80074c4 <_strtod_l+0x85c>)
 800749c:	4650      	mov	r0, sl
 800749e:	4659      	mov	r1, fp
 80074a0:	2200      	movs	r2, #0
 80074a2:	f7f9 f8c1 	bl	8000628 <__aeabi_dmul>
 80074a6:	4b08      	ldr	r3, [pc, #32]	@ (80074c8 <_strtod_l+0x860>)
 80074a8:	400b      	ands	r3, r1
 80074aa:	4682      	mov	sl, r0
 80074ac:	468b      	mov	fp, r1
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	f47f ae08 	bne.w	80070c4 <_strtod_l+0x45c>
 80074b4:	9a05      	ldr	r2, [sp, #20]
 80074b6:	2322      	movs	r3, #34	@ 0x22
 80074b8:	6013      	str	r3, [r2, #0]
 80074ba:	e603      	b.n	80070c4 <_strtod_l+0x45c>
 80074bc:	0800a5f0 	.word	0x0800a5f0
 80074c0:	fffffc02 	.word	0xfffffc02
 80074c4:	39500000 	.word	0x39500000
 80074c8:	7ff00000 	.word	0x7ff00000
 80074cc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80074d0:	d165      	bne.n	800759e <_strtod_l+0x936>
 80074d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80074d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80074d8:	b35a      	cbz	r2, 8007532 <_strtod_l+0x8ca>
 80074da:	4a9f      	ldr	r2, [pc, #636]	@ (8007758 <_strtod_l+0xaf0>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d12b      	bne.n	8007538 <_strtod_l+0x8d0>
 80074e0:	9b08      	ldr	r3, [sp, #32]
 80074e2:	4651      	mov	r1, sl
 80074e4:	b303      	cbz	r3, 8007528 <_strtod_l+0x8c0>
 80074e6:	4b9d      	ldr	r3, [pc, #628]	@ (800775c <_strtod_l+0xaf4>)
 80074e8:	465a      	mov	r2, fp
 80074ea:	4013      	ands	r3, r2
 80074ec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80074f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80074f4:	d81b      	bhi.n	800752e <_strtod_l+0x8c6>
 80074f6:	0d1b      	lsrs	r3, r3, #20
 80074f8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80074fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007500:	4299      	cmp	r1, r3
 8007502:	d119      	bne.n	8007538 <_strtod_l+0x8d0>
 8007504:	4b96      	ldr	r3, [pc, #600]	@ (8007760 <_strtod_l+0xaf8>)
 8007506:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007508:	429a      	cmp	r2, r3
 800750a:	d102      	bne.n	8007512 <_strtod_l+0x8aa>
 800750c:	3101      	adds	r1, #1
 800750e:	f43f adce 	beq.w	80070ae <_strtod_l+0x446>
 8007512:	4b92      	ldr	r3, [pc, #584]	@ (800775c <_strtod_l+0xaf4>)
 8007514:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007516:	401a      	ands	r2, r3
 8007518:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800751c:	f04f 0a00 	mov.w	sl, #0
 8007520:	9b08      	ldr	r3, [sp, #32]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d1b9      	bne.n	800749a <_strtod_l+0x832>
 8007526:	e5cd      	b.n	80070c4 <_strtod_l+0x45c>
 8007528:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800752c:	e7e8      	b.n	8007500 <_strtod_l+0x898>
 800752e:	4613      	mov	r3, r2
 8007530:	e7e6      	b.n	8007500 <_strtod_l+0x898>
 8007532:	ea53 030a 	orrs.w	r3, r3, sl
 8007536:	d0a2      	beq.n	800747e <_strtod_l+0x816>
 8007538:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800753a:	b1db      	cbz	r3, 8007574 <_strtod_l+0x90c>
 800753c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800753e:	4213      	tst	r3, r2
 8007540:	d0ee      	beq.n	8007520 <_strtod_l+0x8b8>
 8007542:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007544:	9a08      	ldr	r2, [sp, #32]
 8007546:	4650      	mov	r0, sl
 8007548:	4659      	mov	r1, fp
 800754a:	b1bb      	cbz	r3, 800757c <_strtod_l+0x914>
 800754c:	f7ff fb6c 	bl	8006c28 <sulp>
 8007550:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007554:	ec53 2b10 	vmov	r2, r3, d0
 8007558:	f7f8 feb0 	bl	80002bc <__adddf3>
 800755c:	4682      	mov	sl, r0
 800755e:	468b      	mov	fp, r1
 8007560:	e7de      	b.n	8007520 <_strtod_l+0x8b8>
 8007562:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007566:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800756a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800756e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007572:	e7d5      	b.n	8007520 <_strtod_l+0x8b8>
 8007574:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007576:	ea13 0f0a 	tst.w	r3, sl
 800757a:	e7e1      	b.n	8007540 <_strtod_l+0x8d8>
 800757c:	f7ff fb54 	bl	8006c28 <sulp>
 8007580:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007584:	ec53 2b10 	vmov	r2, r3, d0
 8007588:	f7f8 fe96 	bl	80002b8 <__aeabi_dsub>
 800758c:	2200      	movs	r2, #0
 800758e:	2300      	movs	r3, #0
 8007590:	4682      	mov	sl, r0
 8007592:	468b      	mov	fp, r1
 8007594:	f7f9 fab0 	bl	8000af8 <__aeabi_dcmpeq>
 8007598:	2800      	cmp	r0, #0
 800759a:	d0c1      	beq.n	8007520 <_strtod_l+0x8b8>
 800759c:	e61a      	b.n	80071d4 <_strtod_l+0x56c>
 800759e:	4641      	mov	r1, r8
 80075a0:	4620      	mov	r0, r4
 80075a2:	f001 fdfb 	bl	800919c <__ratio>
 80075a6:	ec57 6b10 	vmov	r6, r7, d0
 80075aa:	2200      	movs	r2, #0
 80075ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80075b0:	4630      	mov	r0, r6
 80075b2:	4639      	mov	r1, r7
 80075b4:	f7f9 fab4 	bl	8000b20 <__aeabi_dcmple>
 80075b8:	2800      	cmp	r0, #0
 80075ba:	d06f      	beq.n	800769c <_strtod_l+0xa34>
 80075bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d17a      	bne.n	80076b8 <_strtod_l+0xa50>
 80075c2:	f1ba 0f00 	cmp.w	sl, #0
 80075c6:	d158      	bne.n	800767a <_strtod_l+0xa12>
 80075c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d15a      	bne.n	8007688 <_strtod_l+0xa20>
 80075d2:	4b64      	ldr	r3, [pc, #400]	@ (8007764 <_strtod_l+0xafc>)
 80075d4:	2200      	movs	r2, #0
 80075d6:	4630      	mov	r0, r6
 80075d8:	4639      	mov	r1, r7
 80075da:	f7f9 fa97 	bl	8000b0c <__aeabi_dcmplt>
 80075de:	2800      	cmp	r0, #0
 80075e0:	d159      	bne.n	8007696 <_strtod_l+0xa2e>
 80075e2:	4630      	mov	r0, r6
 80075e4:	4639      	mov	r1, r7
 80075e6:	4b60      	ldr	r3, [pc, #384]	@ (8007768 <_strtod_l+0xb00>)
 80075e8:	2200      	movs	r2, #0
 80075ea:	f7f9 f81d 	bl	8000628 <__aeabi_dmul>
 80075ee:	4606      	mov	r6, r0
 80075f0:	460f      	mov	r7, r1
 80075f2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80075f6:	9606      	str	r6, [sp, #24]
 80075f8:	9307      	str	r3, [sp, #28]
 80075fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075fe:	4d57      	ldr	r5, [pc, #348]	@ (800775c <_strtod_l+0xaf4>)
 8007600:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007604:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007606:	401d      	ands	r5, r3
 8007608:	4b58      	ldr	r3, [pc, #352]	@ (800776c <_strtod_l+0xb04>)
 800760a:	429d      	cmp	r5, r3
 800760c:	f040 80b2 	bne.w	8007774 <_strtod_l+0xb0c>
 8007610:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007612:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007616:	ec4b ab10 	vmov	d0, sl, fp
 800761a:	f001 fcf7 	bl	800900c <__ulp>
 800761e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007622:	ec51 0b10 	vmov	r0, r1, d0
 8007626:	f7f8 ffff 	bl	8000628 <__aeabi_dmul>
 800762a:	4652      	mov	r2, sl
 800762c:	465b      	mov	r3, fp
 800762e:	f7f8 fe45 	bl	80002bc <__adddf3>
 8007632:	460b      	mov	r3, r1
 8007634:	4949      	ldr	r1, [pc, #292]	@ (800775c <_strtod_l+0xaf4>)
 8007636:	4a4e      	ldr	r2, [pc, #312]	@ (8007770 <_strtod_l+0xb08>)
 8007638:	4019      	ands	r1, r3
 800763a:	4291      	cmp	r1, r2
 800763c:	4682      	mov	sl, r0
 800763e:	d942      	bls.n	80076c6 <_strtod_l+0xa5e>
 8007640:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007642:	4b47      	ldr	r3, [pc, #284]	@ (8007760 <_strtod_l+0xaf8>)
 8007644:	429a      	cmp	r2, r3
 8007646:	d103      	bne.n	8007650 <_strtod_l+0x9e8>
 8007648:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800764a:	3301      	adds	r3, #1
 800764c:	f43f ad2f 	beq.w	80070ae <_strtod_l+0x446>
 8007650:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007760 <_strtod_l+0xaf8>
 8007654:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007658:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800765a:	9805      	ldr	r0, [sp, #20]
 800765c:	f001 f9aa 	bl	80089b4 <_Bfree>
 8007660:	9805      	ldr	r0, [sp, #20]
 8007662:	4649      	mov	r1, r9
 8007664:	f001 f9a6 	bl	80089b4 <_Bfree>
 8007668:	9805      	ldr	r0, [sp, #20]
 800766a:	4641      	mov	r1, r8
 800766c:	f001 f9a2 	bl	80089b4 <_Bfree>
 8007670:	9805      	ldr	r0, [sp, #20]
 8007672:	4621      	mov	r1, r4
 8007674:	f001 f99e 	bl	80089b4 <_Bfree>
 8007678:	e619      	b.n	80072ae <_strtod_l+0x646>
 800767a:	f1ba 0f01 	cmp.w	sl, #1
 800767e:	d103      	bne.n	8007688 <_strtod_l+0xa20>
 8007680:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007682:	2b00      	cmp	r3, #0
 8007684:	f43f ada6 	beq.w	80071d4 <_strtod_l+0x56c>
 8007688:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007738 <_strtod_l+0xad0>
 800768c:	4f35      	ldr	r7, [pc, #212]	@ (8007764 <_strtod_l+0xafc>)
 800768e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007692:	2600      	movs	r6, #0
 8007694:	e7b1      	b.n	80075fa <_strtod_l+0x992>
 8007696:	4f34      	ldr	r7, [pc, #208]	@ (8007768 <_strtod_l+0xb00>)
 8007698:	2600      	movs	r6, #0
 800769a:	e7aa      	b.n	80075f2 <_strtod_l+0x98a>
 800769c:	4b32      	ldr	r3, [pc, #200]	@ (8007768 <_strtod_l+0xb00>)
 800769e:	4630      	mov	r0, r6
 80076a0:	4639      	mov	r1, r7
 80076a2:	2200      	movs	r2, #0
 80076a4:	f7f8 ffc0 	bl	8000628 <__aeabi_dmul>
 80076a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80076aa:	4606      	mov	r6, r0
 80076ac:	460f      	mov	r7, r1
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d09f      	beq.n	80075f2 <_strtod_l+0x98a>
 80076b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80076b6:	e7a0      	b.n	80075fa <_strtod_l+0x992>
 80076b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007740 <_strtod_l+0xad8>
 80076bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80076c0:	ec57 6b17 	vmov	r6, r7, d7
 80076c4:	e799      	b.n	80075fa <_strtod_l+0x992>
 80076c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80076ca:	9b08      	ldr	r3, [sp, #32]
 80076cc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d1c1      	bne.n	8007658 <_strtod_l+0x9f0>
 80076d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80076d8:	0d1b      	lsrs	r3, r3, #20
 80076da:	051b      	lsls	r3, r3, #20
 80076dc:	429d      	cmp	r5, r3
 80076de:	d1bb      	bne.n	8007658 <_strtod_l+0x9f0>
 80076e0:	4630      	mov	r0, r6
 80076e2:	4639      	mov	r1, r7
 80076e4:	f7f9 fac0 	bl	8000c68 <__aeabi_d2lz>
 80076e8:	f7f8 ff70 	bl	80005cc <__aeabi_l2d>
 80076ec:	4602      	mov	r2, r0
 80076ee:	460b      	mov	r3, r1
 80076f0:	4630      	mov	r0, r6
 80076f2:	4639      	mov	r1, r7
 80076f4:	f7f8 fde0 	bl	80002b8 <__aeabi_dsub>
 80076f8:	460b      	mov	r3, r1
 80076fa:	4602      	mov	r2, r0
 80076fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007700:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007706:	ea46 060a 	orr.w	r6, r6, sl
 800770a:	431e      	orrs	r6, r3
 800770c:	d06f      	beq.n	80077ee <_strtod_l+0xb86>
 800770e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007748 <_strtod_l+0xae0>)
 8007710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007714:	f7f9 f9fa 	bl	8000b0c <__aeabi_dcmplt>
 8007718:	2800      	cmp	r0, #0
 800771a:	f47f acd3 	bne.w	80070c4 <_strtod_l+0x45c>
 800771e:	a30c      	add	r3, pc, #48	@ (adr r3, 8007750 <_strtod_l+0xae8>)
 8007720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007724:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007728:	f7f9 fa0e 	bl	8000b48 <__aeabi_dcmpgt>
 800772c:	2800      	cmp	r0, #0
 800772e:	d093      	beq.n	8007658 <_strtod_l+0x9f0>
 8007730:	e4c8      	b.n	80070c4 <_strtod_l+0x45c>
 8007732:	bf00      	nop
 8007734:	f3af 8000 	nop.w
 8007738:	00000000 	.word	0x00000000
 800773c:	bff00000 	.word	0xbff00000
 8007740:	00000000 	.word	0x00000000
 8007744:	3ff00000 	.word	0x3ff00000
 8007748:	94a03595 	.word	0x94a03595
 800774c:	3fdfffff 	.word	0x3fdfffff
 8007750:	35afe535 	.word	0x35afe535
 8007754:	3fe00000 	.word	0x3fe00000
 8007758:	000fffff 	.word	0x000fffff
 800775c:	7ff00000 	.word	0x7ff00000
 8007760:	7fefffff 	.word	0x7fefffff
 8007764:	3ff00000 	.word	0x3ff00000
 8007768:	3fe00000 	.word	0x3fe00000
 800776c:	7fe00000 	.word	0x7fe00000
 8007770:	7c9fffff 	.word	0x7c9fffff
 8007774:	9b08      	ldr	r3, [sp, #32]
 8007776:	b323      	cbz	r3, 80077c2 <_strtod_l+0xb5a>
 8007778:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800777c:	d821      	bhi.n	80077c2 <_strtod_l+0xb5a>
 800777e:	a328      	add	r3, pc, #160	@ (adr r3, 8007820 <_strtod_l+0xbb8>)
 8007780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007784:	4630      	mov	r0, r6
 8007786:	4639      	mov	r1, r7
 8007788:	f7f9 f9ca 	bl	8000b20 <__aeabi_dcmple>
 800778c:	b1a0      	cbz	r0, 80077b8 <_strtod_l+0xb50>
 800778e:	4639      	mov	r1, r7
 8007790:	4630      	mov	r0, r6
 8007792:	f7f9 f9f9 	bl	8000b88 <__aeabi_d2uiz>
 8007796:	2801      	cmp	r0, #1
 8007798:	bf38      	it	cc
 800779a:	2001      	movcc	r0, #1
 800779c:	f7f8 feca 	bl	8000534 <__aeabi_ui2d>
 80077a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077a2:	4606      	mov	r6, r0
 80077a4:	460f      	mov	r7, r1
 80077a6:	b9fb      	cbnz	r3, 80077e8 <_strtod_l+0xb80>
 80077a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80077ac:	9014      	str	r0, [sp, #80]	@ 0x50
 80077ae:	9315      	str	r3, [sp, #84]	@ 0x54
 80077b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80077b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80077b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80077ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80077be:	1b5b      	subs	r3, r3, r5
 80077c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80077c2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80077c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80077ca:	f001 fc1f 	bl	800900c <__ulp>
 80077ce:	4650      	mov	r0, sl
 80077d0:	ec53 2b10 	vmov	r2, r3, d0
 80077d4:	4659      	mov	r1, fp
 80077d6:	f7f8 ff27 	bl	8000628 <__aeabi_dmul>
 80077da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80077de:	f7f8 fd6d 	bl	80002bc <__adddf3>
 80077e2:	4682      	mov	sl, r0
 80077e4:	468b      	mov	fp, r1
 80077e6:	e770      	b.n	80076ca <_strtod_l+0xa62>
 80077e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80077ec:	e7e0      	b.n	80077b0 <_strtod_l+0xb48>
 80077ee:	a30e      	add	r3, pc, #56	@ (adr r3, 8007828 <_strtod_l+0xbc0>)
 80077f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f4:	f7f9 f98a 	bl	8000b0c <__aeabi_dcmplt>
 80077f8:	e798      	b.n	800772c <_strtod_l+0xac4>
 80077fa:	2300      	movs	r3, #0
 80077fc:	930e      	str	r3, [sp, #56]	@ 0x38
 80077fe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007800:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007802:	6013      	str	r3, [r2, #0]
 8007804:	f7ff ba6d 	b.w	8006ce2 <_strtod_l+0x7a>
 8007808:	2a65      	cmp	r2, #101	@ 0x65
 800780a:	f43f ab68 	beq.w	8006ede <_strtod_l+0x276>
 800780e:	2a45      	cmp	r2, #69	@ 0x45
 8007810:	f43f ab65 	beq.w	8006ede <_strtod_l+0x276>
 8007814:	2301      	movs	r3, #1
 8007816:	f7ff bba0 	b.w	8006f5a <_strtod_l+0x2f2>
 800781a:	bf00      	nop
 800781c:	f3af 8000 	nop.w
 8007820:	ffc00000 	.word	0xffc00000
 8007824:	41dfffff 	.word	0x41dfffff
 8007828:	94a03595 	.word	0x94a03595
 800782c:	3fcfffff 	.word	0x3fcfffff

08007830 <strtof>:
 8007830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007834:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 80078f4 <strtof+0xc4>
 8007838:	4b29      	ldr	r3, [pc, #164]	@ (80078e0 <strtof+0xb0>)
 800783a:	460a      	mov	r2, r1
 800783c:	ed2d 8b02 	vpush	{d8}
 8007840:	4601      	mov	r1, r0
 8007842:	f8d8 0000 	ldr.w	r0, [r8]
 8007846:	f7ff fa0f 	bl	8006c68 <_strtod_l>
 800784a:	ec55 4b10 	vmov	r4, r5, d0
 800784e:	4622      	mov	r2, r4
 8007850:	462b      	mov	r3, r5
 8007852:	4620      	mov	r0, r4
 8007854:	4629      	mov	r1, r5
 8007856:	f7f9 f981 	bl	8000b5c <__aeabi_dcmpun>
 800785a:	b190      	cbz	r0, 8007882 <strtof+0x52>
 800785c:	2d00      	cmp	r5, #0
 800785e:	4821      	ldr	r0, [pc, #132]	@ (80078e4 <strtof+0xb4>)
 8007860:	da09      	bge.n	8007876 <strtof+0x46>
 8007862:	f000 f8d9 	bl	8007a18 <nanf>
 8007866:	eeb1 8a40 	vneg.f32	s16, s0
 800786a:	eeb0 0a48 	vmov.f32	s0, s16
 800786e:	ecbd 8b02 	vpop	{d8}
 8007872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007876:	ecbd 8b02 	vpop	{d8}
 800787a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800787e:	f000 b8cb 	b.w	8007a18 <nanf>
 8007882:	4620      	mov	r0, r4
 8007884:	4629      	mov	r1, r5
 8007886:	f7f9 f99f 	bl	8000bc8 <__aeabi_d2f>
 800788a:	ee08 0a10 	vmov	s16, r0
 800788e:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80078e8 <strtof+0xb8>
 8007892:	eeb0 7ac8 	vabs.f32	s14, s16
 8007896:	eeb4 7a67 	vcmp.f32	s14, s15
 800789a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800789e:	dd11      	ble.n	80078c4 <strtof+0x94>
 80078a0:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 80078a4:	4b11      	ldr	r3, [pc, #68]	@ (80078ec <strtof+0xbc>)
 80078a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80078aa:	4620      	mov	r0, r4
 80078ac:	4639      	mov	r1, r7
 80078ae:	f7f9 f955 	bl	8000b5c <__aeabi_dcmpun>
 80078b2:	b980      	cbnz	r0, 80078d6 <strtof+0xa6>
 80078b4:	4b0d      	ldr	r3, [pc, #52]	@ (80078ec <strtof+0xbc>)
 80078b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80078ba:	4620      	mov	r0, r4
 80078bc:	4639      	mov	r1, r7
 80078be:	f7f9 f92f 	bl	8000b20 <__aeabi_dcmple>
 80078c2:	b940      	cbnz	r0, 80078d6 <strtof+0xa6>
 80078c4:	ee18 3a10 	vmov	r3, s16
 80078c8:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80078cc:	d1cd      	bne.n	800786a <strtof+0x3a>
 80078ce:	4b08      	ldr	r3, [pc, #32]	@ (80078f0 <strtof+0xc0>)
 80078d0:	402b      	ands	r3, r5
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d0c9      	beq.n	800786a <strtof+0x3a>
 80078d6:	f8d8 3000 	ldr.w	r3, [r8]
 80078da:	2222      	movs	r2, #34	@ 0x22
 80078dc:	601a      	str	r2, [r3, #0]
 80078de:	e7c4      	b.n	800786a <strtof+0x3a>
 80078e0:	20000048 	.word	0x20000048
 80078e4:	0800a5c1 	.word	0x0800a5c1
 80078e8:	7f7fffff 	.word	0x7f7fffff
 80078ec:	7fefffff 	.word	0x7fefffff
 80078f0:	7ff00000 	.word	0x7ff00000
 80078f4:	200001b4 	.word	0x200001b4

080078f8 <_fwalk_sglue>:
 80078f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078fc:	4607      	mov	r7, r0
 80078fe:	4688      	mov	r8, r1
 8007900:	4614      	mov	r4, r2
 8007902:	2600      	movs	r6, #0
 8007904:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007908:	f1b9 0901 	subs.w	r9, r9, #1
 800790c:	d505      	bpl.n	800791a <_fwalk_sglue+0x22>
 800790e:	6824      	ldr	r4, [r4, #0]
 8007910:	2c00      	cmp	r4, #0
 8007912:	d1f7      	bne.n	8007904 <_fwalk_sglue+0xc>
 8007914:	4630      	mov	r0, r6
 8007916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800791a:	89ab      	ldrh	r3, [r5, #12]
 800791c:	2b01      	cmp	r3, #1
 800791e:	d907      	bls.n	8007930 <_fwalk_sglue+0x38>
 8007920:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007924:	3301      	adds	r3, #1
 8007926:	d003      	beq.n	8007930 <_fwalk_sglue+0x38>
 8007928:	4629      	mov	r1, r5
 800792a:	4638      	mov	r0, r7
 800792c:	47c0      	blx	r8
 800792e:	4306      	orrs	r6, r0
 8007930:	3568      	adds	r5, #104	@ 0x68
 8007932:	e7e9      	b.n	8007908 <_fwalk_sglue+0x10>

08007934 <memset>:
 8007934:	4402      	add	r2, r0
 8007936:	4603      	mov	r3, r0
 8007938:	4293      	cmp	r3, r2
 800793a:	d100      	bne.n	800793e <memset+0xa>
 800793c:	4770      	bx	lr
 800793e:	f803 1b01 	strb.w	r1, [r3], #1
 8007942:	e7f9      	b.n	8007938 <memset+0x4>

08007944 <strncmp>:
 8007944:	b510      	push	{r4, lr}
 8007946:	b16a      	cbz	r2, 8007964 <strncmp+0x20>
 8007948:	3901      	subs	r1, #1
 800794a:	1884      	adds	r4, r0, r2
 800794c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007950:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007954:	429a      	cmp	r2, r3
 8007956:	d103      	bne.n	8007960 <strncmp+0x1c>
 8007958:	42a0      	cmp	r0, r4
 800795a:	d001      	beq.n	8007960 <strncmp+0x1c>
 800795c:	2a00      	cmp	r2, #0
 800795e:	d1f5      	bne.n	800794c <strncmp+0x8>
 8007960:	1ad0      	subs	r0, r2, r3
 8007962:	bd10      	pop	{r4, pc}
 8007964:	4610      	mov	r0, r2
 8007966:	e7fc      	b.n	8007962 <strncmp+0x1e>

08007968 <strncpy>:
 8007968:	b510      	push	{r4, lr}
 800796a:	3901      	subs	r1, #1
 800796c:	4603      	mov	r3, r0
 800796e:	b132      	cbz	r2, 800797e <strncpy+0x16>
 8007970:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007974:	f803 4b01 	strb.w	r4, [r3], #1
 8007978:	3a01      	subs	r2, #1
 800797a:	2c00      	cmp	r4, #0
 800797c:	d1f7      	bne.n	800796e <strncpy+0x6>
 800797e:	441a      	add	r2, r3
 8007980:	2100      	movs	r1, #0
 8007982:	4293      	cmp	r3, r2
 8007984:	d100      	bne.n	8007988 <strncpy+0x20>
 8007986:	bd10      	pop	{r4, pc}
 8007988:	f803 1b01 	strb.w	r1, [r3], #1
 800798c:	e7f9      	b.n	8007982 <strncpy+0x1a>
	...

08007990 <__errno>:
 8007990:	4b01      	ldr	r3, [pc, #4]	@ (8007998 <__errno+0x8>)
 8007992:	6818      	ldr	r0, [r3, #0]
 8007994:	4770      	bx	lr
 8007996:	bf00      	nop
 8007998:	200001b4 	.word	0x200001b4

0800799c <__libc_init_array>:
 800799c:	b570      	push	{r4, r5, r6, lr}
 800799e:	4d0d      	ldr	r5, [pc, #52]	@ (80079d4 <__libc_init_array+0x38>)
 80079a0:	4c0d      	ldr	r4, [pc, #52]	@ (80079d8 <__libc_init_array+0x3c>)
 80079a2:	1b64      	subs	r4, r4, r5
 80079a4:	10a4      	asrs	r4, r4, #2
 80079a6:	2600      	movs	r6, #0
 80079a8:	42a6      	cmp	r6, r4
 80079aa:	d109      	bne.n	80079c0 <__libc_init_array+0x24>
 80079ac:	4d0b      	ldr	r5, [pc, #44]	@ (80079dc <__libc_init_array+0x40>)
 80079ae:	4c0c      	ldr	r4, [pc, #48]	@ (80079e0 <__libc_init_array+0x44>)
 80079b0:	f002 f90a 	bl	8009bc8 <_init>
 80079b4:	1b64      	subs	r4, r4, r5
 80079b6:	10a4      	asrs	r4, r4, #2
 80079b8:	2600      	movs	r6, #0
 80079ba:	42a6      	cmp	r6, r4
 80079bc:	d105      	bne.n	80079ca <__libc_init_array+0x2e>
 80079be:	bd70      	pop	{r4, r5, r6, pc}
 80079c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80079c4:	4798      	blx	r3
 80079c6:	3601      	adds	r6, #1
 80079c8:	e7ee      	b.n	80079a8 <__libc_init_array+0xc>
 80079ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80079ce:	4798      	blx	r3
 80079d0:	3601      	adds	r6, #1
 80079d2:	e7f2      	b.n	80079ba <__libc_init_array+0x1e>
 80079d4:	0800a820 	.word	0x0800a820
 80079d8:	0800a820 	.word	0x0800a820
 80079dc:	0800a820 	.word	0x0800a820
 80079e0:	0800a824 	.word	0x0800a824

080079e4 <__retarget_lock_init_recursive>:
 80079e4:	4770      	bx	lr

080079e6 <__retarget_lock_acquire_recursive>:
 80079e6:	4770      	bx	lr

080079e8 <__retarget_lock_release_recursive>:
 80079e8:	4770      	bx	lr

080079ea <memcpy>:
 80079ea:	440a      	add	r2, r1
 80079ec:	4291      	cmp	r1, r2
 80079ee:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80079f2:	d100      	bne.n	80079f6 <memcpy+0xc>
 80079f4:	4770      	bx	lr
 80079f6:	b510      	push	{r4, lr}
 80079f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a00:	4291      	cmp	r1, r2
 8007a02:	d1f9      	bne.n	80079f8 <memcpy+0xe>
 8007a04:	bd10      	pop	{r4, pc}
	...

08007a08 <nan>:
 8007a08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007a10 <nan+0x8>
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop
 8007a10:	00000000 	.word	0x00000000
 8007a14:	7ff80000 	.word	0x7ff80000

08007a18 <nanf>:
 8007a18:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007a20 <nanf+0x8>
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	7fc00000 	.word	0x7fc00000

08007a24 <rshift>:
 8007a24:	6903      	ldr	r3, [r0, #16]
 8007a26:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007a2a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a2e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007a32:	f100 0414 	add.w	r4, r0, #20
 8007a36:	dd45      	ble.n	8007ac4 <rshift+0xa0>
 8007a38:	f011 011f 	ands.w	r1, r1, #31
 8007a3c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007a40:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007a44:	d10c      	bne.n	8007a60 <rshift+0x3c>
 8007a46:	f100 0710 	add.w	r7, r0, #16
 8007a4a:	4629      	mov	r1, r5
 8007a4c:	42b1      	cmp	r1, r6
 8007a4e:	d334      	bcc.n	8007aba <rshift+0x96>
 8007a50:	1a9b      	subs	r3, r3, r2
 8007a52:	009b      	lsls	r3, r3, #2
 8007a54:	1eea      	subs	r2, r5, #3
 8007a56:	4296      	cmp	r6, r2
 8007a58:	bf38      	it	cc
 8007a5a:	2300      	movcc	r3, #0
 8007a5c:	4423      	add	r3, r4
 8007a5e:	e015      	b.n	8007a8c <rshift+0x68>
 8007a60:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007a64:	f1c1 0820 	rsb	r8, r1, #32
 8007a68:	40cf      	lsrs	r7, r1
 8007a6a:	f105 0e04 	add.w	lr, r5, #4
 8007a6e:	46a1      	mov	r9, r4
 8007a70:	4576      	cmp	r6, lr
 8007a72:	46f4      	mov	ip, lr
 8007a74:	d815      	bhi.n	8007aa2 <rshift+0x7e>
 8007a76:	1a9a      	subs	r2, r3, r2
 8007a78:	0092      	lsls	r2, r2, #2
 8007a7a:	3a04      	subs	r2, #4
 8007a7c:	3501      	adds	r5, #1
 8007a7e:	42ae      	cmp	r6, r5
 8007a80:	bf38      	it	cc
 8007a82:	2200      	movcc	r2, #0
 8007a84:	18a3      	adds	r3, r4, r2
 8007a86:	50a7      	str	r7, [r4, r2]
 8007a88:	b107      	cbz	r7, 8007a8c <rshift+0x68>
 8007a8a:	3304      	adds	r3, #4
 8007a8c:	1b1a      	subs	r2, r3, r4
 8007a8e:	42a3      	cmp	r3, r4
 8007a90:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007a94:	bf08      	it	eq
 8007a96:	2300      	moveq	r3, #0
 8007a98:	6102      	str	r2, [r0, #16]
 8007a9a:	bf08      	it	eq
 8007a9c:	6143      	streq	r3, [r0, #20]
 8007a9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007aa2:	f8dc c000 	ldr.w	ip, [ip]
 8007aa6:	fa0c fc08 	lsl.w	ip, ip, r8
 8007aaa:	ea4c 0707 	orr.w	r7, ip, r7
 8007aae:	f849 7b04 	str.w	r7, [r9], #4
 8007ab2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007ab6:	40cf      	lsrs	r7, r1
 8007ab8:	e7da      	b.n	8007a70 <rshift+0x4c>
 8007aba:	f851 cb04 	ldr.w	ip, [r1], #4
 8007abe:	f847 cf04 	str.w	ip, [r7, #4]!
 8007ac2:	e7c3      	b.n	8007a4c <rshift+0x28>
 8007ac4:	4623      	mov	r3, r4
 8007ac6:	e7e1      	b.n	8007a8c <rshift+0x68>

08007ac8 <__hexdig_fun>:
 8007ac8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007acc:	2b09      	cmp	r3, #9
 8007ace:	d802      	bhi.n	8007ad6 <__hexdig_fun+0xe>
 8007ad0:	3820      	subs	r0, #32
 8007ad2:	b2c0      	uxtb	r0, r0
 8007ad4:	4770      	bx	lr
 8007ad6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007ada:	2b05      	cmp	r3, #5
 8007adc:	d801      	bhi.n	8007ae2 <__hexdig_fun+0x1a>
 8007ade:	3847      	subs	r0, #71	@ 0x47
 8007ae0:	e7f7      	b.n	8007ad2 <__hexdig_fun+0xa>
 8007ae2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007ae6:	2b05      	cmp	r3, #5
 8007ae8:	d801      	bhi.n	8007aee <__hexdig_fun+0x26>
 8007aea:	3827      	subs	r0, #39	@ 0x27
 8007aec:	e7f1      	b.n	8007ad2 <__hexdig_fun+0xa>
 8007aee:	2000      	movs	r0, #0
 8007af0:	4770      	bx	lr
	...

08007af4 <__gethex>:
 8007af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af8:	b085      	sub	sp, #20
 8007afa:	468a      	mov	sl, r1
 8007afc:	9302      	str	r3, [sp, #8]
 8007afe:	680b      	ldr	r3, [r1, #0]
 8007b00:	9001      	str	r0, [sp, #4]
 8007b02:	4690      	mov	r8, r2
 8007b04:	1c9c      	adds	r4, r3, #2
 8007b06:	46a1      	mov	r9, r4
 8007b08:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007b0c:	2830      	cmp	r0, #48	@ 0x30
 8007b0e:	d0fa      	beq.n	8007b06 <__gethex+0x12>
 8007b10:	eba9 0303 	sub.w	r3, r9, r3
 8007b14:	f1a3 0b02 	sub.w	fp, r3, #2
 8007b18:	f7ff ffd6 	bl	8007ac8 <__hexdig_fun>
 8007b1c:	4605      	mov	r5, r0
 8007b1e:	2800      	cmp	r0, #0
 8007b20:	d168      	bne.n	8007bf4 <__gethex+0x100>
 8007b22:	49a0      	ldr	r1, [pc, #640]	@ (8007da4 <__gethex+0x2b0>)
 8007b24:	2201      	movs	r2, #1
 8007b26:	4648      	mov	r0, r9
 8007b28:	f7ff ff0c 	bl	8007944 <strncmp>
 8007b2c:	4607      	mov	r7, r0
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	d167      	bne.n	8007c02 <__gethex+0x10e>
 8007b32:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007b36:	4626      	mov	r6, r4
 8007b38:	f7ff ffc6 	bl	8007ac8 <__hexdig_fun>
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	d062      	beq.n	8007c06 <__gethex+0x112>
 8007b40:	4623      	mov	r3, r4
 8007b42:	7818      	ldrb	r0, [r3, #0]
 8007b44:	2830      	cmp	r0, #48	@ 0x30
 8007b46:	4699      	mov	r9, r3
 8007b48:	f103 0301 	add.w	r3, r3, #1
 8007b4c:	d0f9      	beq.n	8007b42 <__gethex+0x4e>
 8007b4e:	f7ff ffbb 	bl	8007ac8 <__hexdig_fun>
 8007b52:	fab0 f580 	clz	r5, r0
 8007b56:	096d      	lsrs	r5, r5, #5
 8007b58:	f04f 0b01 	mov.w	fp, #1
 8007b5c:	464a      	mov	r2, r9
 8007b5e:	4616      	mov	r6, r2
 8007b60:	3201      	adds	r2, #1
 8007b62:	7830      	ldrb	r0, [r6, #0]
 8007b64:	f7ff ffb0 	bl	8007ac8 <__hexdig_fun>
 8007b68:	2800      	cmp	r0, #0
 8007b6a:	d1f8      	bne.n	8007b5e <__gethex+0x6a>
 8007b6c:	498d      	ldr	r1, [pc, #564]	@ (8007da4 <__gethex+0x2b0>)
 8007b6e:	2201      	movs	r2, #1
 8007b70:	4630      	mov	r0, r6
 8007b72:	f7ff fee7 	bl	8007944 <strncmp>
 8007b76:	2800      	cmp	r0, #0
 8007b78:	d13f      	bne.n	8007bfa <__gethex+0x106>
 8007b7a:	b944      	cbnz	r4, 8007b8e <__gethex+0x9a>
 8007b7c:	1c74      	adds	r4, r6, #1
 8007b7e:	4622      	mov	r2, r4
 8007b80:	4616      	mov	r6, r2
 8007b82:	3201      	adds	r2, #1
 8007b84:	7830      	ldrb	r0, [r6, #0]
 8007b86:	f7ff ff9f 	bl	8007ac8 <__hexdig_fun>
 8007b8a:	2800      	cmp	r0, #0
 8007b8c:	d1f8      	bne.n	8007b80 <__gethex+0x8c>
 8007b8e:	1ba4      	subs	r4, r4, r6
 8007b90:	00a7      	lsls	r7, r4, #2
 8007b92:	7833      	ldrb	r3, [r6, #0]
 8007b94:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007b98:	2b50      	cmp	r3, #80	@ 0x50
 8007b9a:	d13e      	bne.n	8007c1a <__gethex+0x126>
 8007b9c:	7873      	ldrb	r3, [r6, #1]
 8007b9e:	2b2b      	cmp	r3, #43	@ 0x2b
 8007ba0:	d033      	beq.n	8007c0a <__gethex+0x116>
 8007ba2:	2b2d      	cmp	r3, #45	@ 0x2d
 8007ba4:	d034      	beq.n	8007c10 <__gethex+0x11c>
 8007ba6:	1c71      	adds	r1, r6, #1
 8007ba8:	2400      	movs	r4, #0
 8007baa:	7808      	ldrb	r0, [r1, #0]
 8007bac:	f7ff ff8c 	bl	8007ac8 <__hexdig_fun>
 8007bb0:	1e43      	subs	r3, r0, #1
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	2b18      	cmp	r3, #24
 8007bb6:	d830      	bhi.n	8007c1a <__gethex+0x126>
 8007bb8:	f1a0 0210 	sub.w	r2, r0, #16
 8007bbc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007bc0:	f7ff ff82 	bl	8007ac8 <__hexdig_fun>
 8007bc4:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8007bc8:	fa5f fc8c 	uxtb.w	ip, ip
 8007bcc:	f1bc 0f18 	cmp.w	ip, #24
 8007bd0:	f04f 030a 	mov.w	r3, #10
 8007bd4:	d91e      	bls.n	8007c14 <__gethex+0x120>
 8007bd6:	b104      	cbz	r4, 8007bda <__gethex+0xe6>
 8007bd8:	4252      	negs	r2, r2
 8007bda:	4417      	add	r7, r2
 8007bdc:	f8ca 1000 	str.w	r1, [sl]
 8007be0:	b1ed      	cbz	r5, 8007c1e <__gethex+0x12a>
 8007be2:	f1bb 0f00 	cmp.w	fp, #0
 8007be6:	bf0c      	ite	eq
 8007be8:	2506      	moveq	r5, #6
 8007bea:	2500      	movne	r5, #0
 8007bec:	4628      	mov	r0, r5
 8007bee:	b005      	add	sp, #20
 8007bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf4:	2500      	movs	r5, #0
 8007bf6:	462c      	mov	r4, r5
 8007bf8:	e7b0      	b.n	8007b5c <__gethex+0x68>
 8007bfa:	2c00      	cmp	r4, #0
 8007bfc:	d1c7      	bne.n	8007b8e <__gethex+0x9a>
 8007bfe:	4627      	mov	r7, r4
 8007c00:	e7c7      	b.n	8007b92 <__gethex+0x9e>
 8007c02:	464e      	mov	r6, r9
 8007c04:	462f      	mov	r7, r5
 8007c06:	2501      	movs	r5, #1
 8007c08:	e7c3      	b.n	8007b92 <__gethex+0x9e>
 8007c0a:	2400      	movs	r4, #0
 8007c0c:	1cb1      	adds	r1, r6, #2
 8007c0e:	e7cc      	b.n	8007baa <__gethex+0xb6>
 8007c10:	2401      	movs	r4, #1
 8007c12:	e7fb      	b.n	8007c0c <__gethex+0x118>
 8007c14:	fb03 0002 	mla	r0, r3, r2, r0
 8007c18:	e7ce      	b.n	8007bb8 <__gethex+0xc4>
 8007c1a:	4631      	mov	r1, r6
 8007c1c:	e7de      	b.n	8007bdc <__gethex+0xe8>
 8007c1e:	eba6 0309 	sub.w	r3, r6, r9
 8007c22:	3b01      	subs	r3, #1
 8007c24:	4629      	mov	r1, r5
 8007c26:	2b07      	cmp	r3, #7
 8007c28:	dc0a      	bgt.n	8007c40 <__gethex+0x14c>
 8007c2a:	9801      	ldr	r0, [sp, #4]
 8007c2c:	f000 fe82 	bl	8008934 <_Balloc>
 8007c30:	4604      	mov	r4, r0
 8007c32:	b940      	cbnz	r0, 8007c46 <__gethex+0x152>
 8007c34:	4b5c      	ldr	r3, [pc, #368]	@ (8007da8 <__gethex+0x2b4>)
 8007c36:	4602      	mov	r2, r0
 8007c38:	21e4      	movs	r1, #228	@ 0xe4
 8007c3a:	485c      	ldr	r0, [pc, #368]	@ (8007dac <__gethex+0x2b8>)
 8007c3c:	f001 fc12 	bl	8009464 <__assert_func>
 8007c40:	3101      	adds	r1, #1
 8007c42:	105b      	asrs	r3, r3, #1
 8007c44:	e7ef      	b.n	8007c26 <__gethex+0x132>
 8007c46:	f100 0a14 	add.w	sl, r0, #20
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	4655      	mov	r5, sl
 8007c4e:	469b      	mov	fp, r3
 8007c50:	45b1      	cmp	r9, r6
 8007c52:	d337      	bcc.n	8007cc4 <__gethex+0x1d0>
 8007c54:	f845 bb04 	str.w	fp, [r5], #4
 8007c58:	eba5 050a 	sub.w	r5, r5, sl
 8007c5c:	10ad      	asrs	r5, r5, #2
 8007c5e:	6125      	str	r5, [r4, #16]
 8007c60:	4658      	mov	r0, fp
 8007c62:	f000 ff59 	bl	8008b18 <__hi0bits>
 8007c66:	016d      	lsls	r5, r5, #5
 8007c68:	f8d8 6000 	ldr.w	r6, [r8]
 8007c6c:	1a2d      	subs	r5, r5, r0
 8007c6e:	42b5      	cmp	r5, r6
 8007c70:	dd54      	ble.n	8007d1c <__gethex+0x228>
 8007c72:	1bad      	subs	r5, r5, r6
 8007c74:	4629      	mov	r1, r5
 8007c76:	4620      	mov	r0, r4
 8007c78:	f001 fae5 	bl	8009246 <__any_on>
 8007c7c:	4681      	mov	r9, r0
 8007c7e:	b178      	cbz	r0, 8007ca0 <__gethex+0x1ac>
 8007c80:	1e6b      	subs	r3, r5, #1
 8007c82:	1159      	asrs	r1, r3, #5
 8007c84:	f003 021f 	and.w	r2, r3, #31
 8007c88:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007c8c:	f04f 0901 	mov.w	r9, #1
 8007c90:	fa09 f202 	lsl.w	r2, r9, r2
 8007c94:	420a      	tst	r2, r1
 8007c96:	d003      	beq.n	8007ca0 <__gethex+0x1ac>
 8007c98:	454b      	cmp	r3, r9
 8007c9a:	dc36      	bgt.n	8007d0a <__gethex+0x216>
 8007c9c:	f04f 0902 	mov.w	r9, #2
 8007ca0:	4629      	mov	r1, r5
 8007ca2:	4620      	mov	r0, r4
 8007ca4:	f7ff febe 	bl	8007a24 <rshift>
 8007ca8:	442f      	add	r7, r5
 8007caa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007cae:	42bb      	cmp	r3, r7
 8007cb0:	da42      	bge.n	8007d38 <__gethex+0x244>
 8007cb2:	9801      	ldr	r0, [sp, #4]
 8007cb4:	4621      	mov	r1, r4
 8007cb6:	f000 fe7d 	bl	80089b4 <_Bfree>
 8007cba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	6013      	str	r3, [r2, #0]
 8007cc0:	25a3      	movs	r5, #163	@ 0xa3
 8007cc2:	e793      	b.n	8007bec <__gethex+0xf8>
 8007cc4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007cc8:	2a2e      	cmp	r2, #46	@ 0x2e
 8007cca:	d012      	beq.n	8007cf2 <__gethex+0x1fe>
 8007ccc:	2b20      	cmp	r3, #32
 8007cce:	d104      	bne.n	8007cda <__gethex+0x1e6>
 8007cd0:	f845 bb04 	str.w	fp, [r5], #4
 8007cd4:	f04f 0b00 	mov.w	fp, #0
 8007cd8:	465b      	mov	r3, fp
 8007cda:	7830      	ldrb	r0, [r6, #0]
 8007cdc:	9303      	str	r3, [sp, #12]
 8007cde:	f7ff fef3 	bl	8007ac8 <__hexdig_fun>
 8007ce2:	9b03      	ldr	r3, [sp, #12]
 8007ce4:	f000 000f 	and.w	r0, r0, #15
 8007ce8:	4098      	lsls	r0, r3
 8007cea:	ea4b 0b00 	orr.w	fp, fp, r0
 8007cee:	3304      	adds	r3, #4
 8007cf0:	e7ae      	b.n	8007c50 <__gethex+0x15c>
 8007cf2:	45b1      	cmp	r9, r6
 8007cf4:	d8ea      	bhi.n	8007ccc <__gethex+0x1d8>
 8007cf6:	492b      	ldr	r1, [pc, #172]	@ (8007da4 <__gethex+0x2b0>)
 8007cf8:	9303      	str	r3, [sp, #12]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	4630      	mov	r0, r6
 8007cfe:	f7ff fe21 	bl	8007944 <strncmp>
 8007d02:	9b03      	ldr	r3, [sp, #12]
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d1e1      	bne.n	8007ccc <__gethex+0x1d8>
 8007d08:	e7a2      	b.n	8007c50 <__gethex+0x15c>
 8007d0a:	1ea9      	subs	r1, r5, #2
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	f001 fa9a 	bl	8009246 <__any_on>
 8007d12:	2800      	cmp	r0, #0
 8007d14:	d0c2      	beq.n	8007c9c <__gethex+0x1a8>
 8007d16:	f04f 0903 	mov.w	r9, #3
 8007d1a:	e7c1      	b.n	8007ca0 <__gethex+0x1ac>
 8007d1c:	da09      	bge.n	8007d32 <__gethex+0x23e>
 8007d1e:	1b75      	subs	r5, r6, r5
 8007d20:	4621      	mov	r1, r4
 8007d22:	9801      	ldr	r0, [sp, #4]
 8007d24:	462a      	mov	r2, r5
 8007d26:	f001 f855 	bl	8008dd4 <__lshift>
 8007d2a:	1b7f      	subs	r7, r7, r5
 8007d2c:	4604      	mov	r4, r0
 8007d2e:	f100 0a14 	add.w	sl, r0, #20
 8007d32:	f04f 0900 	mov.w	r9, #0
 8007d36:	e7b8      	b.n	8007caa <__gethex+0x1b6>
 8007d38:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007d3c:	42bd      	cmp	r5, r7
 8007d3e:	dd6f      	ble.n	8007e20 <__gethex+0x32c>
 8007d40:	1bed      	subs	r5, r5, r7
 8007d42:	42ae      	cmp	r6, r5
 8007d44:	dc34      	bgt.n	8007db0 <__gethex+0x2bc>
 8007d46:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007d4a:	2b02      	cmp	r3, #2
 8007d4c:	d022      	beq.n	8007d94 <__gethex+0x2a0>
 8007d4e:	2b03      	cmp	r3, #3
 8007d50:	d024      	beq.n	8007d9c <__gethex+0x2a8>
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d115      	bne.n	8007d82 <__gethex+0x28e>
 8007d56:	42ae      	cmp	r6, r5
 8007d58:	d113      	bne.n	8007d82 <__gethex+0x28e>
 8007d5a:	2e01      	cmp	r6, #1
 8007d5c:	d10b      	bne.n	8007d76 <__gethex+0x282>
 8007d5e:	9a02      	ldr	r2, [sp, #8]
 8007d60:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007d64:	6013      	str	r3, [r2, #0]
 8007d66:	2301      	movs	r3, #1
 8007d68:	6123      	str	r3, [r4, #16]
 8007d6a:	f8ca 3000 	str.w	r3, [sl]
 8007d6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d70:	2562      	movs	r5, #98	@ 0x62
 8007d72:	601c      	str	r4, [r3, #0]
 8007d74:	e73a      	b.n	8007bec <__gethex+0xf8>
 8007d76:	1e71      	subs	r1, r6, #1
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f001 fa64 	bl	8009246 <__any_on>
 8007d7e:	2800      	cmp	r0, #0
 8007d80:	d1ed      	bne.n	8007d5e <__gethex+0x26a>
 8007d82:	9801      	ldr	r0, [sp, #4]
 8007d84:	4621      	mov	r1, r4
 8007d86:	f000 fe15 	bl	80089b4 <_Bfree>
 8007d8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	6013      	str	r3, [r2, #0]
 8007d90:	2550      	movs	r5, #80	@ 0x50
 8007d92:	e72b      	b.n	8007bec <__gethex+0xf8>
 8007d94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1f3      	bne.n	8007d82 <__gethex+0x28e>
 8007d9a:	e7e0      	b.n	8007d5e <__gethex+0x26a>
 8007d9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d1dd      	bne.n	8007d5e <__gethex+0x26a>
 8007da2:	e7ee      	b.n	8007d82 <__gethex+0x28e>
 8007da4:	0800a45c 	.word	0x0800a45c
 8007da8:	0800a472 	.word	0x0800a472
 8007dac:	0800a483 	.word	0x0800a483
 8007db0:	1e6f      	subs	r7, r5, #1
 8007db2:	f1b9 0f00 	cmp.w	r9, #0
 8007db6:	d130      	bne.n	8007e1a <__gethex+0x326>
 8007db8:	b127      	cbz	r7, 8007dc4 <__gethex+0x2d0>
 8007dba:	4639      	mov	r1, r7
 8007dbc:	4620      	mov	r0, r4
 8007dbe:	f001 fa42 	bl	8009246 <__any_on>
 8007dc2:	4681      	mov	r9, r0
 8007dc4:	117a      	asrs	r2, r7, #5
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007dcc:	f007 071f 	and.w	r7, r7, #31
 8007dd0:	40bb      	lsls	r3, r7
 8007dd2:	4213      	tst	r3, r2
 8007dd4:	4629      	mov	r1, r5
 8007dd6:	4620      	mov	r0, r4
 8007dd8:	bf18      	it	ne
 8007dda:	f049 0902 	orrne.w	r9, r9, #2
 8007dde:	f7ff fe21 	bl	8007a24 <rshift>
 8007de2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007de6:	1b76      	subs	r6, r6, r5
 8007de8:	2502      	movs	r5, #2
 8007dea:	f1b9 0f00 	cmp.w	r9, #0
 8007dee:	d047      	beq.n	8007e80 <__gethex+0x38c>
 8007df0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	d015      	beq.n	8007e24 <__gethex+0x330>
 8007df8:	2b03      	cmp	r3, #3
 8007dfa:	d017      	beq.n	8007e2c <__gethex+0x338>
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d109      	bne.n	8007e14 <__gethex+0x320>
 8007e00:	f019 0f02 	tst.w	r9, #2
 8007e04:	d006      	beq.n	8007e14 <__gethex+0x320>
 8007e06:	f8da 3000 	ldr.w	r3, [sl]
 8007e0a:	ea49 0903 	orr.w	r9, r9, r3
 8007e0e:	f019 0f01 	tst.w	r9, #1
 8007e12:	d10e      	bne.n	8007e32 <__gethex+0x33e>
 8007e14:	f045 0510 	orr.w	r5, r5, #16
 8007e18:	e032      	b.n	8007e80 <__gethex+0x38c>
 8007e1a:	f04f 0901 	mov.w	r9, #1
 8007e1e:	e7d1      	b.n	8007dc4 <__gethex+0x2d0>
 8007e20:	2501      	movs	r5, #1
 8007e22:	e7e2      	b.n	8007dea <__gethex+0x2f6>
 8007e24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e26:	f1c3 0301 	rsb	r3, r3, #1
 8007e2a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007e2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d0f0      	beq.n	8007e14 <__gethex+0x320>
 8007e32:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007e36:	f104 0314 	add.w	r3, r4, #20
 8007e3a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007e3e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007e42:	f04f 0c00 	mov.w	ip, #0
 8007e46:	4618      	mov	r0, r3
 8007e48:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e4c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8007e50:	d01b      	beq.n	8007e8a <__gethex+0x396>
 8007e52:	3201      	adds	r2, #1
 8007e54:	6002      	str	r2, [r0, #0]
 8007e56:	2d02      	cmp	r5, #2
 8007e58:	f104 0314 	add.w	r3, r4, #20
 8007e5c:	d13c      	bne.n	8007ed8 <__gethex+0x3e4>
 8007e5e:	f8d8 2000 	ldr.w	r2, [r8]
 8007e62:	3a01      	subs	r2, #1
 8007e64:	42b2      	cmp	r2, r6
 8007e66:	d109      	bne.n	8007e7c <__gethex+0x388>
 8007e68:	1171      	asrs	r1, r6, #5
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007e70:	f006 061f 	and.w	r6, r6, #31
 8007e74:	fa02 f606 	lsl.w	r6, r2, r6
 8007e78:	421e      	tst	r6, r3
 8007e7a:	d13a      	bne.n	8007ef2 <__gethex+0x3fe>
 8007e7c:	f045 0520 	orr.w	r5, r5, #32
 8007e80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e82:	601c      	str	r4, [r3, #0]
 8007e84:	9b02      	ldr	r3, [sp, #8]
 8007e86:	601f      	str	r7, [r3, #0]
 8007e88:	e6b0      	b.n	8007bec <__gethex+0xf8>
 8007e8a:	4299      	cmp	r1, r3
 8007e8c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007e90:	d8d9      	bhi.n	8007e46 <__gethex+0x352>
 8007e92:	68a3      	ldr	r3, [r4, #8]
 8007e94:	459b      	cmp	fp, r3
 8007e96:	db17      	blt.n	8007ec8 <__gethex+0x3d4>
 8007e98:	6861      	ldr	r1, [r4, #4]
 8007e9a:	9801      	ldr	r0, [sp, #4]
 8007e9c:	3101      	adds	r1, #1
 8007e9e:	f000 fd49 	bl	8008934 <_Balloc>
 8007ea2:	4681      	mov	r9, r0
 8007ea4:	b918      	cbnz	r0, 8007eae <__gethex+0x3ba>
 8007ea6:	4b1a      	ldr	r3, [pc, #104]	@ (8007f10 <__gethex+0x41c>)
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	2184      	movs	r1, #132	@ 0x84
 8007eac:	e6c5      	b.n	8007c3a <__gethex+0x146>
 8007eae:	6922      	ldr	r2, [r4, #16]
 8007eb0:	3202      	adds	r2, #2
 8007eb2:	f104 010c 	add.w	r1, r4, #12
 8007eb6:	0092      	lsls	r2, r2, #2
 8007eb8:	300c      	adds	r0, #12
 8007eba:	f7ff fd96 	bl	80079ea <memcpy>
 8007ebe:	4621      	mov	r1, r4
 8007ec0:	9801      	ldr	r0, [sp, #4]
 8007ec2:	f000 fd77 	bl	80089b4 <_Bfree>
 8007ec6:	464c      	mov	r4, r9
 8007ec8:	6923      	ldr	r3, [r4, #16]
 8007eca:	1c5a      	adds	r2, r3, #1
 8007ecc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007ed0:	6122      	str	r2, [r4, #16]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	615a      	str	r2, [r3, #20]
 8007ed6:	e7be      	b.n	8007e56 <__gethex+0x362>
 8007ed8:	6922      	ldr	r2, [r4, #16]
 8007eda:	455a      	cmp	r2, fp
 8007edc:	dd0b      	ble.n	8007ef6 <__gethex+0x402>
 8007ede:	2101      	movs	r1, #1
 8007ee0:	4620      	mov	r0, r4
 8007ee2:	f7ff fd9f 	bl	8007a24 <rshift>
 8007ee6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007eea:	3701      	adds	r7, #1
 8007eec:	42bb      	cmp	r3, r7
 8007eee:	f6ff aee0 	blt.w	8007cb2 <__gethex+0x1be>
 8007ef2:	2501      	movs	r5, #1
 8007ef4:	e7c2      	b.n	8007e7c <__gethex+0x388>
 8007ef6:	f016 061f 	ands.w	r6, r6, #31
 8007efa:	d0fa      	beq.n	8007ef2 <__gethex+0x3fe>
 8007efc:	4453      	add	r3, sl
 8007efe:	f1c6 0620 	rsb	r6, r6, #32
 8007f02:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007f06:	f000 fe07 	bl	8008b18 <__hi0bits>
 8007f0a:	42b0      	cmp	r0, r6
 8007f0c:	dbe7      	blt.n	8007ede <__gethex+0x3ea>
 8007f0e:	e7f0      	b.n	8007ef2 <__gethex+0x3fe>
 8007f10:	0800a472 	.word	0x0800a472

08007f14 <L_shift>:
 8007f14:	f1c2 0208 	rsb	r2, r2, #8
 8007f18:	0092      	lsls	r2, r2, #2
 8007f1a:	b570      	push	{r4, r5, r6, lr}
 8007f1c:	f1c2 0620 	rsb	r6, r2, #32
 8007f20:	6843      	ldr	r3, [r0, #4]
 8007f22:	6804      	ldr	r4, [r0, #0]
 8007f24:	fa03 f506 	lsl.w	r5, r3, r6
 8007f28:	432c      	orrs	r4, r5
 8007f2a:	40d3      	lsrs	r3, r2
 8007f2c:	6004      	str	r4, [r0, #0]
 8007f2e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007f32:	4288      	cmp	r0, r1
 8007f34:	d3f4      	bcc.n	8007f20 <L_shift+0xc>
 8007f36:	bd70      	pop	{r4, r5, r6, pc}

08007f38 <__match>:
 8007f38:	b530      	push	{r4, r5, lr}
 8007f3a:	6803      	ldr	r3, [r0, #0]
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f42:	b914      	cbnz	r4, 8007f4a <__match+0x12>
 8007f44:	6003      	str	r3, [r0, #0]
 8007f46:	2001      	movs	r0, #1
 8007f48:	bd30      	pop	{r4, r5, pc}
 8007f4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f4e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007f52:	2d19      	cmp	r5, #25
 8007f54:	bf98      	it	ls
 8007f56:	3220      	addls	r2, #32
 8007f58:	42a2      	cmp	r2, r4
 8007f5a:	d0f0      	beq.n	8007f3e <__match+0x6>
 8007f5c:	2000      	movs	r0, #0
 8007f5e:	e7f3      	b.n	8007f48 <__match+0x10>

08007f60 <__hexnan>:
 8007f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f64:	680b      	ldr	r3, [r1, #0]
 8007f66:	6801      	ldr	r1, [r0, #0]
 8007f68:	115e      	asrs	r6, r3, #5
 8007f6a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007f6e:	f013 031f 	ands.w	r3, r3, #31
 8007f72:	b087      	sub	sp, #28
 8007f74:	bf18      	it	ne
 8007f76:	3604      	addne	r6, #4
 8007f78:	2500      	movs	r5, #0
 8007f7a:	1f37      	subs	r7, r6, #4
 8007f7c:	4682      	mov	sl, r0
 8007f7e:	4690      	mov	r8, r2
 8007f80:	9301      	str	r3, [sp, #4]
 8007f82:	f846 5c04 	str.w	r5, [r6, #-4]
 8007f86:	46b9      	mov	r9, r7
 8007f88:	463c      	mov	r4, r7
 8007f8a:	9502      	str	r5, [sp, #8]
 8007f8c:	46ab      	mov	fp, r5
 8007f8e:	784a      	ldrb	r2, [r1, #1]
 8007f90:	1c4b      	adds	r3, r1, #1
 8007f92:	9303      	str	r3, [sp, #12]
 8007f94:	b342      	cbz	r2, 8007fe8 <__hexnan+0x88>
 8007f96:	4610      	mov	r0, r2
 8007f98:	9105      	str	r1, [sp, #20]
 8007f9a:	9204      	str	r2, [sp, #16]
 8007f9c:	f7ff fd94 	bl	8007ac8 <__hexdig_fun>
 8007fa0:	2800      	cmp	r0, #0
 8007fa2:	d151      	bne.n	8008048 <__hexnan+0xe8>
 8007fa4:	9a04      	ldr	r2, [sp, #16]
 8007fa6:	9905      	ldr	r1, [sp, #20]
 8007fa8:	2a20      	cmp	r2, #32
 8007faa:	d818      	bhi.n	8007fde <__hexnan+0x7e>
 8007fac:	9b02      	ldr	r3, [sp, #8]
 8007fae:	459b      	cmp	fp, r3
 8007fb0:	dd13      	ble.n	8007fda <__hexnan+0x7a>
 8007fb2:	454c      	cmp	r4, r9
 8007fb4:	d206      	bcs.n	8007fc4 <__hexnan+0x64>
 8007fb6:	2d07      	cmp	r5, #7
 8007fb8:	dc04      	bgt.n	8007fc4 <__hexnan+0x64>
 8007fba:	462a      	mov	r2, r5
 8007fbc:	4649      	mov	r1, r9
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	f7ff ffa8 	bl	8007f14 <L_shift>
 8007fc4:	4544      	cmp	r4, r8
 8007fc6:	d952      	bls.n	800806e <__hexnan+0x10e>
 8007fc8:	2300      	movs	r3, #0
 8007fca:	f1a4 0904 	sub.w	r9, r4, #4
 8007fce:	f844 3c04 	str.w	r3, [r4, #-4]
 8007fd2:	f8cd b008 	str.w	fp, [sp, #8]
 8007fd6:	464c      	mov	r4, r9
 8007fd8:	461d      	mov	r5, r3
 8007fda:	9903      	ldr	r1, [sp, #12]
 8007fdc:	e7d7      	b.n	8007f8e <__hexnan+0x2e>
 8007fde:	2a29      	cmp	r2, #41	@ 0x29
 8007fe0:	d157      	bne.n	8008092 <__hexnan+0x132>
 8007fe2:	3102      	adds	r1, #2
 8007fe4:	f8ca 1000 	str.w	r1, [sl]
 8007fe8:	f1bb 0f00 	cmp.w	fp, #0
 8007fec:	d051      	beq.n	8008092 <__hexnan+0x132>
 8007fee:	454c      	cmp	r4, r9
 8007ff0:	d206      	bcs.n	8008000 <__hexnan+0xa0>
 8007ff2:	2d07      	cmp	r5, #7
 8007ff4:	dc04      	bgt.n	8008000 <__hexnan+0xa0>
 8007ff6:	462a      	mov	r2, r5
 8007ff8:	4649      	mov	r1, r9
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	f7ff ff8a 	bl	8007f14 <L_shift>
 8008000:	4544      	cmp	r4, r8
 8008002:	d936      	bls.n	8008072 <__hexnan+0x112>
 8008004:	f1a8 0204 	sub.w	r2, r8, #4
 8008008:	4623      	mov	r3, r4
 800800a:	f853 1b04 	ldr.w	r1, [r3], #4
 800800e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008012:	429f      	cmp	r7, r3
 8008014:	d2f9      	bcs.n	800800a <__hexnan+0xaa>
 8008016:	1b3b      	subs	r3, r7, r4
 8008018:	f023 0303 	bic.w	r3, r3, #3
 800801c:	3304      	adds	r3, #4
 800801e:	3401      	adds	r4, #1
 8008020:	3e03      	subs	r6, #3
 8008022:	42b4      	cmp	r4, r6
 8008024:	bf88      	it	hi
 8008026:	2304      	movhi	r3, #4
 8008028:	4443      	add	r3, r8
 800802a:	2200      	movs	r2, #0
 800802c:	f843 2b04 	str.w	r2, [r3], #4
 8008030:	429f      	cmp	r7, r3
 8008032:	d2fb      	bcs.n	800802c <__hexnan+0xcc>
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	b91b      	cbnz	r3, 8008040 <__hexnan+0xe0>
 8008038:	4547      	cmp	r7, r8
 800803a:	d128      	bne.n	800808e <__hexnan+0x12e>
 800803c:	2301      	movs	r3, #1
 800803e:	603b      	str	r3, [r7, #0]
 8008040:	2005      	movs	r0, #5
 8008042:	b007      	add	sp, #28
 8008044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008048:	3501      	adds	r5, #1
 800804a:	2d08      	cmp	r5, #8
 800804c:	f10b 0b01 	add.w	fp, fp, #1
 8008050:	dd06      	ble.n	8008060 <__hexnan+0x100>
 8008052:	4544      	cmp	r4, r8
 8008054:	d9c1      	bls.n	8007fda <__hexnan+0x7a>
 8008056:	2300      	movs	r3, #0
 8008058:	f844 3c04 	str.w	r3, [r4, #-4]
 800805c:	2501      	movs	r5, #1
 800805e:	3c04      	subs	r4, #4
 8008060:	6822      	ldr	r2, [r4, #0]
 8008062:	f000 000f 	and.w	r0, r0, #15
 8008066:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800806a:	6020      	str	r0, [r4, #0]
 800806c:	e7b5      	b.n	8007fda <__hexnan+0x7a>
 800806e:	2508      	movs	r5, #8
 8008070:	e7b3      	b.n	8007fda <__hexnan+0x7a>
 8008072:	9b01      	ldr	r3, [sp, #4]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d0dd      	beq.n	8008034 <__hexnan+0xd4>
 8008078:	f1c3 0320 	rsb	r3, r3, #32
 800807c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008080:	40da      	lsrs	r2, r3
 8008082:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008086:	4013      	ands	r3, r2
 8008088:	f846 3c04 	str.w	r3, [r6, #-4]
 800808c:	e7d2      	b.n	8008034 <__hexnan+0xd4>
 800808e:	3f04      	subs	r7, #4
 8008090:	e7d0      	b.n	8008034 <__hexnan+0xd4>
 8008092:	2004      	movs	r0, #4
 8008094:	e7d5      	b.n	8008042 <__hexnan+0xe2>

08008096 <__ssputs_r>:
 8008096:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800809a:	688e      	ldr	r6, [r1, #8]
 800809c:	461f      	mov	r7, r3
 800809e:	42be      	cmp	r6, r7
 80080a0:	680b      	ldr	r3, [r1, #0]
 80080a2:	4682      	mov	sl, r0
 80080a4:	460c      	mov	r4, r1
 80080a6:	4690      	mov	r8, r2
 80080a8:	d82d      	bhi.n	8008106 <__ssputs_r+0x70>
 80080aa:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080ae:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80080b2:	d026      	beq.n	8008102 <__ssputs_r+0x6c>
 80080b4:	6965      	ldr	r5, [r4, #20]
 80080b6:	6909      	ldr	r1, [r1, #16]
 80080b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080bc:	eba3 0901 	sub.w	r9, r3, r1
 80080c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080c4:	1c7b      	adds	r3, r7, #1
 80080c6:	444b      	add	r3, r9
 80080c8:	106d      	asrs	r5, r5, #1
 80080ca:	429d      	cmp	r5, r3
 80080cc:	bf38      	it	cc
 80080ce:	461d      	movcc	r5, r3
 80080d0:	0553      	lsls	r3, r2, #21
 80080d2:	d527      	bpl.n	8008124 <__ssputs_r+0x8e>
 80080d4:	4629      	mov	r1, r5
 80080d6:	f000 f957 	bl	8008388 <_malloc_r>
 80080da:	4606      	mov	r6, r0
 80080dc:	b360      	cbz	r0, 8008138 <__ssputs_r+0xa2>
 80080de:	6921      	ldr	r1, [r4, #16]
 80080e0:	464a      	mov	r2, r9
 80080e2:	f7ff fc82 	bl	80079ea <memcpy>
 80080e6:	89a3      	ldrh	r3, [r4, #12]
 80080e8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80080ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080f0:	81a3      	strh	r3, [r4, #12]
 80080f2:	6126      	str	r6, [r4, #16]
 80080f4:	6165      	str	r5, [r4, #20]
 80080f6:	444e      	add	r6, r9
 80080f8:	eba5 0509 	sub.w	r5, r5, r9
 80080fc:	6026      	str	r6, [r4, #0]
 80080fe:	60a5      	str	r5, [r4, #8]
 8008100:	463e      	mov	r6, r7
 8008102:	42be      	cmp	r6, r7
 8008104:	d900      	bls.n	8008108 <__ssputs_r+0x72>
 8008106:	463e      	mov	r6, r7
 8008108:	6820      	ldr	r0, [r4, #0]
 800810a:	4632      	mov	r2, r6
 800810c:	4641      	mov	r1, r8
 800810e:	f001 f939 	bl	8009384 <memmove>
 8008112:	68a3      	ldr	r3, [r4, #8]
 8008114:	1b9b      	subs	r3, r3, r6
 8008116:	60a3      	str	r3, [r4, #8]
 8008118:	6823      	ldr	r3, [r4, #0]
 800811a:	4433      	add	r3, r6
 800811c:	6023      	str	r3, [r4, #0]
 800811e:	2000      	movs	r0, #0
 8008120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008124:	462a      	mov	r2, r5
 8008126:	f001 f8f2 	bl	800930e <_realloc_r>
 800812a:	4606      	mov	r6, r0
 800812c:	2800      	cmp	r0, #0
 800812e:	d1e0      	bne.n	80080f2 <__ssputs_r+0x5c>
 8008130:	6921      	ldr	r1, [r4, #16]
 8008132:	4650      	mov	r0, sl
 8008134:	f001 f9c8 	bl	80094c8 <_free_r>
 8008138:	230c      	movs	r3, #12
 800813a:	f8ca 3000 	str.w	r3, [sl]
 800813e:	89a3      	ldrh	r3, [r4, #12]
 8008140:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008144:	81a3      	strh	r3, [r4, #12]
 8008146:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800814a:	e7e9      	b.n	8008120 <__ssputs_r+0x8a>

0800814c <_svfiprintf_r>:
 800814c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008150:	4698      	mov	r8, r3
 8008152:	898b      	ldrh	r3, [r1, #12]
 8008154:	061b      	lsls	r3, r3, #24
 8008156:	b09d      	sub	sp, #116	@ 0x74
 8008158:	4607      	mov	r7, r0
 800815a:	460d      	mov	r5, r1
 800815c:	4614      	mov	r4, r2
 800815e:	d510      	bpl.n	8008182 <_svfiprintf_r+0x36>
 8008160:	690b      	ldr	r3, [r1, #16]
 8008162:	b973      	cbnz	r3, 8008182 <_svfiprintf_r+0x36>
 8008164:	2140      	movs	r1, #64	@ 0x40
 8008166:	f000 f90f 	bl	8008388 <_malloc_r>
 800816a:	6028      	str	r0, [r5, #0]
 800816c:	6128      	str	r0, [r5, #16]
 800816e:	b930      	cbnz	r0, 800817e <_svfiprintf_r+0x32>
 8008170:	230c      	movs	r3, #12
 8008172:	603b      	str	r3, [r7, #0]
 8008174:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008178:	b01d      	add	sp, #116	@ 0x74
 800817a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800817e:	2340      	movs	r3, #64	@ 0x40
 8008180:	616b      	str	r3, [r5, #20]
 8008182:	2300      	movs	r3, #0
 8008184:	9309      	str	r3, [sp, #36]	@ 0x24
 8008186:	2320      	movs	r3, #32
 8008188:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800818c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008190:	2330      	movs	r3, #48	@ 0x30
 8008192:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008330 <_svfiprintf_r+0x1e4>
 8008196:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800819a:	f04f 0901 	mov.w	r9, #1
 800819e:	4623      	mov	r3, r4
 80081a0:	469a      	mov	sl, r3
 80081a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081a6:	b10a      	cbz	r2, 80081ac <_svfiprintf_r+0x60>
 80081a8:	2a25      	cmp	r2, #37	@ 0x25
 80081aa:	d1f9      	bne.n	80081a0 <_svfiprintf_r+0x54>
 80081ac:	ebba 0b04 	subs.w	fp, sl, r4
 80081b0:	d00b      	beq.n	80081ca <_svfiprintf_r+0x7e>
 80081b2:	465b      	mov	r3, fp
 80081b4:	4622      	mov	r2, r4
 80081b6:	4629      	mov	r1, r5
 80081b8:	4638      	mov	r0, r7
 80081ba:	f7ff ff6c 	bl	8008096 <__ssputs_r>
 80081be:	3001      	adds	r0, #1
 80081c0:	f000 80a7 	beq.w	8008312 <_svfiprintf_r+0x1c6>
 80081c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081c6:	445a      	add	r2, fp
 80081c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80081ca:	f89a 3000 	ldrb.w	r3, [sl]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	f000 809f 	beq.w	8008312 <_svfiprintf_r+0x1c6>
 80081d4:	2300      	movs	r3, #0
 80081d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80081da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081de:	f10a 0a01 	add.w	sl, sl, #1
 80081e2:	9304      	str	r3, [sp, #16]
 80081e4:	9307      	str	r3, [sp, #28]
 80081e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80081ec:	4654      	mov	r4, sl
 80081ee:	2205      	movs	r2, #5
 80081f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081f4:	484e      	ldr	r0, [pc, #312]	@ (8008330 <_svfiprintf_r+0x1e4>)
 80081f6:	f7f8 f80b 	bl	8000210 <memchr>
 80081fa:	9a04      	ldr	r2, [sp, #16]
 80081fc:	b9d8      	cbnz	r0, 8008236 <_svfiprintf_r+0xea>
 80081fe:	06d0      	lsls	r0, r2, #27
 8008200:	bf44      	itt	mi
 8008202:	2320      	movmi	r3, #32
 8008204:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008208:	0711      	lsls	r1, r2, #28
 800820a:	bf44      	itt	mi
 800820c:	232b      	movmi	r3, #43	@ 0x2b
 800820e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008212:	f89a 3000 	ldrb.w	r3, [sl]
 8008216:	2b2a      	cmp	r3, #42	@ 0x2a
 8008218:	d015      	beq.n	8008246 <_svfiprintf_r+0xfa>
 800821a:	9a07      	ldr	r2, [sp, #28]
 800821c:	4654      	mov	r4, sl
 800821e:	2000      	movs	r0, #0
 8008220:	f04f 0c0a 	mov.w	ip, #10
 8008224:	4621      	mov	r1, r4
 8008226:	f811 3b01 	ldrb.w	r3, [r1], #1
 800822a:	3b30      	subs	r3, #48	@ 0x30
 800822c:	2b09      	cmp	r3, #9
 800822e:	d94b      	bls.n	80082c8 <_svfiprintf_r+0x17c>
 8008230:	b1b0      	cbz	r0, 8008260 <_svfiprintf_r+0x114>
 8008232:	9207      	str	r2, [sp, #28]
 8008234:	e014      	b.n	8008260 <_svfiprintf_r+0x114>
 8008236:	eba0 0308 	sub.w	r3, r0, r8
 800823a:	fa09 f303 	lsl.w	r3, r9, r3
 800823e:	4313      	orrs	r3, r2
 8008240:	9304      	str	r3, [sp, #16]
 8008242:	46a2      	mov	sl, r4
 8008244:	e7d2      	b.n	80081ec <_svfiprintf_r+0xa0>
 8008246:	9b03      	ldr	r3, [sp, #12]
 8008248:	1d19      	adds	r1, r3, #4
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	9103      	str	r1, [sp, #12]
 800824e:	2b00      	cmp	r3, #0
 8008250:	bfbb      	ittet	lt
 8008252:	425b      	neglt	r3, r3
 8008254:	f042 0202 	orrlt.w	r2, r2, #2
 8008258:	9307      	strge	r3, [sp, #28]
 800825a:	9307      	strlt	r3, [sp, #28]
 800825c:	bfb8      	it	lt
 800825e:	9204      	strlt	r2, [sp, #16]
 8008260:	7823      	ldrb	r3, [r4, #0]
 8008262:	2b2e      	cmp	r3, #46	@ 0x2e
 8008264:	d10a      	bne.n	800827c <_svfiprintf_r+0x130>
 8008266:	7863      	ldrb	r3, [r4, #1]
 8008268:	2b2a      	cmp	r3, #42	@ 0x2a
 800826a:	d132      	bne.n	80082d2 <_svfiprintf_r+0x186>
 800826c:	9b03      	ldr	r3, [sp, #12]
 800826e:	1d1a      	adds	r2, r3, #4
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	9203      	str	r2, [sp, #12]
 8008274:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008278:	3402      	adds	r4, #2
 800827a:	9305      	str	r3, [sp, #20]
 800827c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008340 <_svfiprintf_r+0x1f4>
 8008280:	7821      	ldrb	r1, [r4, #0]
 8008282:	2203      	movs	r2, #3
 8008284:	4650      	mov	r0, sl
 8008286:	f7f7 ffc3 	bl	8000210 <memchr>
 800828a:	b138      	cbz	r0, 800829c <_svfiprintf_r+0x150>
 800828c:	9b04      	ldr	r3, [sp, #16]
 800828e:	eba0 000a 	sub.w	r0, r0, sl
 8008292:	2240      	movs	r2, #64	@ 0x40
 8008294:	4082      	lsls	r2, r0
 8008296:	4313      	orrs	r3, r2
 8008298:	3401      	adds	r4, #1
 800829a:	9304      	str	r3, [sp, #16]
 800829c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082a0:	4824      	ldr	r0, [pc, #144]	@ (8008334 <_svfiprintf_r+0x1e8>)
 80082a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082a6:	2206      	movs	r2, #6
 80082a8:	f7f7 ffb2 	bl	8000210 <memchr>
 80082ac:	2800      	cmp	r0, #0
 80082ae:	d036      	beq.n	800831e <_svfiprintf_r+0x1d2>
 80082b0:	4b21      	ldr	r3, [pc, #132]	@ (8008338 <_svfiprintf_r+0x1ec>)
 80082b2:	bb1b      	cbnz	r3, 80082fc <_svfiprintf_r+0x1b0>
 80082b4:	9b03      	ldr	r3, [sp, #12]
 80082b6:	3307      	adds	r3, #7
 80082b8:	f023 0307 	bic.w	r3, r3, #7
 80082bc:	3308      	adds	r3, #8
 80082be:	9303      	str	r3, [sp, #12]
 80082c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082c2:	4433      	add	r3, r6
 80082c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80082c6:	e76a      	b.n	800819e <_svfiprintf_r+0x52>
 80082c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80082cc:	460c      	mov	r4, r1
 80082ce:	2001      	movs	r0, #1
 80082d0:	e7a8      	b.n	8008224 <_svfiprintf_r+0xd8>
 80082d2:	2300      	movs	r3, #0
 80082d4:	3401      	adds	r4, #1
 80082d6:	9305      	str	r3, [sp, #20]
 80082d8:	4619      	mov	r1, r3
 80082da:	f04f 0c0a 	mov.w	ip, #10
 80082de:	4620      	mov	r0, r4
 80082e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082e4:	3a30      	subs	r2, #48	@ 0x30
 80082e6:	2a09      	cmp	r2, #9
 80082e8:	d903      	bls.n	80082f2 <_svfiprintf_r+0x1a6>
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d0c6      	beq.n	800827c <_svfiprintf_r+0x130>
 80082ee:	9105      	str	r1, [sp, #20]
 80082f0:	e7c4      	b.n	800827c <_svfiprintf_r+0x130>
 80082f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80082f6:	4604      	mov	r4, r0
 80082f8:	2301      	movs	r3, #1
 80082fa:	e7f0      	b.n	80082de <_svfiprintf_r+0x192>
 80082fc:	ab03      	add	r3, sp, #12
 80082fe:	9300      	str	r3, [sp, #0]
 8008300:	462a      	mov	r2, r5
 8008302:	4b0e      	ldr	r3, [pc, #56]	@ (800833c <_svfiprintf_r+0x1f0>)
 8008304:	a904      	add	r1, sp, #16
 8008306:	4638      	mov	r0, r7
 8008308:	f3af 8000 	nop.w
 800830c:	1c42      	adds	r2, r0, #1
 800830e:	4606      	mov	r6, r0
 8008310:	d1d6      	bne.n	80082c0 <_svfiprintf_r+0x174>
 8008312:	89ab      	ldrh	r3, [r5, #12]
 8008314:	065b      	lsls	r3, r3, #25
 8008316:	f53f af2d 	bmi.w	8008174 <_svfiprintf_r+0x28>
 800831a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800831c:	e72c      	b.n	8008178 <_svfiprintf_r+0x2c>
 800831e:	ab03      	add	r3, sp, #12
 8008320:	9300      	str	r3, [sp, #0]
 8008322:	462a      	mov	r2, r5
 8008324:	4b05      	ldr	r3, [pc, #20]	@ (800833c <_svfiprintf_r+0x1f0>)
 8008326:	a904      	add	r1, sp, #16
 8008328:	4638      	mov	r0, r7
 800832a:	f000 f92d 	bl	8008588 <_printf_i>
 800832e:	e7ed      	b.n	800830c <_svfiprintf_r+0x1c0>
 8008330:	0800a4e3 	.word	0x0800a4e3
 8008334:	0800a4ed 	.word	0x0800a4ed
 8008338:	00000000 	.word	0x00000000
 800833c:	08008097 	.word	0x08008097
 8008340:	0800a4e9 	.word	0x0800a4e9

08008344 <sbrk_aligned>:
 8008344:	b570      	push	{r4, r5, r6, lr}
 8008346:	4e0f      	ldr	r6, [pc, #60]	@ (8008384 <sbrk_aligned+0x40>)
 8008348:	460c      	mov	r4, r1
 800834a:	6831      	ldr	r1, [r6, #0]
 800834c:	4605      	mov	r5, r0
 800834e:	b911      	cbnz	r1, 8008356 <sbrk_aligned+0x12>
 8008350:	f001 f856 	bl	8009400 <_sbrk_r>
 8008354:	6030      	str	r0, [r6, #0]
 8008356:	4621      	mov	r1, r4
 8008358:	4628      	mov	r0, r5
 800835a:	f001 f851 	bl	8009400 <_sbrk_r>
 800835e:	1c43      	adds	r3, r0, #1
 8008360:	d103      	bne.n	800836a <sbrk_aligned+0x26>
 8008362:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008366:	4620      	mov	r0, r4
 8008368:	bd70      	pop	{r4, r5, r6, pc}
 800836a:	1cc4      	adds	r4, r0, #3
 800836c:	f024 0403 	bic.w	r4, r4, #3
 8008370:	42a0      	cmp	r0, r4
 8008372:	d0f8      	beq.n	8008366 <sbrk_aligned+0x22>
 8008374:	1a21      	subs	r1, r4, r0
 8008376:	4628      	mov	r0, r5
 8008378:	f001 f842 	bl	8009400 <_sbrk_r>
 800837c:	3001      	adds	r0, #1
 800837e:	d1f2      	bne.n	8008366 <sbrk_aligned+0x22>
 8008380:	e7ef      	b.n	8008362 <sbrk_aligned+0x1e>
 8008382:	bf00      	nop
 8008384:	20000500 	.word	0x20000500

08008388 <_malloc_r>:
 8008388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800838c:	1ccd      	adds	r5, r1, #3
 800838e:	f025 0503 	bic.w	r5, r5, #3
 8008392:	3508      	adds	r5, #8
 8008394:	2d0c      	cmp	r5, #12
 8008396:	bf38      	it	cc
 8008398:	250c      	movcc	r5, #12
 800839a:	2d00      	cmp	r5, #0
 800839c:	4606      	mov	r6, r0
 800839e:	db01      	blt.n	80083a4 <_malloc_r+0x1c>
 80083a0:	42a9      	cmp	r1, r5
 80083a2:	d904      	bls.n	80083ae <_malloc_r+0x26>
 80083a4:	230c      	movs	r3, #12
 80083a6:	6033      	str	r3, [r6, #0]
 80083a8:	2000      	movs	r0, #0
 80083aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008484 <_malloc_r+0xfc>
 80083b2:	f000 fab3 	bl	800891c <__malloc_lock>
 80083b6:	f8d8 3000 	ldr.w	r3, [r8]
 80083ba:	461c      	mov	r4, r3
 80083bc:	bb44      	cbnz	r4, 8008410 <_malloc_r+0x88>
 80083be:	4629      	mov	r1, r5
 80083c0:	4630      	mov	r0, r6
 80083c2:	f7ff ffbf 	bl	8008344 <sbrk_aligned>
 80083c6:	1c43      	adds	r3, r0, #1
 80083c8:	4604      	mov	r4, r0
 80083ca:	d158      	bne.n	800847e <_malloc_r+0xf6>
 80083cc:	f8d8 4000 	ldr.w	r4, [r8]
 80083d0:	4627      	mov	r7, r4
 80083d2:	2f00      	cmp	r7, #0
 80083d4:	d143      	bne.n	800845e <_malloc_r+0xd6>
 80083d6:	2c00      	cmp	r4, #0
 80083d8:	d04b      	beq.n	8008472 <_malloc_r+0xea>
 80083da:	6823      	ldr	r3, [r4, #0]
 80083dc:	4639      	mov	r1, r7
 80083de:	4630      	mov	r0, r6
 80083e0:	eb04 0903 	add.w	r9, r4, r3
 80083e4:	f001 f80c 	bl	8009400 <_sbrk_r>
 80083e8:	4581      	cmp	r9, r0
 80083ea:	d142      	bne.n	8008472 <_malloc_r+0xea>
 80083ec:	6821      	ldr	r1, [r4, #0]
 80083ee:	1a6d      	subs	r5, r5, r1
 80083f0:	4629      	mov	r1, r5
 80083f2:	4630      	mov	r0, r6
 80083f4:	f7ff ffa6 	bl	8008344 <sbrk_aligned>
 80083f8:	3001      	adds	r0, #1
 80083fa:	d03a      	beq.n	8008472 <_malloc_r+0xea>
 80083fc:	6823      	ldr	r3, [r4, #0]
 80083fe:	442b      	add	r3, r5
 8008400:	6023      	str	r3, [r4, #0]
 8008402:	f8d8 3000 	ldr.w	r3, [r8]
 8008406:	685a      	ldr	r2, [r3, #4]
 8008408:	bb62      	cbnz	r2, 8008464 <_malloc_r+0xdc>
 800840a:	f8c8 7000 	str.w	r7, [r8]
 800840e:	e00f      	b.n	8008430 <_malloc_r+0xa8>
 8008410:	6822      	ldr	r2, [r4, #0]
 8008412:	1b52      	subs	r2, r2, r5
 8008414:	d420      	bmi.n	8008458 <_malloc_r+0xd0>
 8008416:	2a0b      	cmp	r2, #11
 8008418:	d917      	bls.n	800844a <_malloc_r+0xc2>
 800841a:	1961      	adds	r1, r4, r5
 800841c:	42a3      	cmp	r3, r4
 800841e:	6025      	str	r5, [r4, #0]
 8008420:	bf18      	it	ne
 8008422:	6059      	strne	r1, [r3, #4]
 8008424:	6863      	ldr	r3, [r4, #4]
 8008426:	bf08      	it	eq
 8008428:	f8c8 1000 	streq.w	r1, [r8]
 800842c:	5162      	str	r2, [r4, r5]
 800842e:	604b      	str	r3, [r1, #4]
 8008430:	4630      	mov	r0, r6
 8008432:	f000 fa79 	bl	8008928 <__malloc_unlock>
 8008436:	f104 000b 	add.w	r0, r4, #11
 800843a:	1d23      	adds	r3, r4, #4
 800843c:	f020 0007 	bic.w	r0, r0, #7
 8008440:	1ac2      	subs	r2, r0, r3
 8008442:	bf1c      	itt	ne
 8008444:	1a1b      	subne	r3, r3, r0
 8008446:	50a3      	strne	r3, [r4, r2]
 8008448:	e7af      	b.n	80083aa <_malloc_r+0x22>
 800844a:	6862      	ldr	r2, [r4, #4]
 800844c:	42a3      	cmp	r3, r4
 800844e:	bf0c      	ite	eq
 8008450:	f8c8 2000 	streq.w	r2, [r8]
 8008454:	605a      	strne	r2, [r3, #4]
 8008456:	e7eb      	b.n	8008430 <_malloc_r+0xa8>
 8008458:	4623      	mov	r3, r4
 800845a:	6864      	ldr	r4, [r4, #4]
 800845c:	e7ae      	b.n	80083bc <_malloc_r+0x34>
 800845e:	463c      	mov	r4, r7
 8008460:	687f      	ldr	r7, [r7, #4]
 8008462:	e7b6      	b.n	80083d2 <_malloc_r+0x4a>
 8008464:	461a      	mov	r2, r3
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	42a3      	cmp	r3, r4
 800846a:	d1fb      	bne.n	8008464 <_malloc_r+0xdc>
 800846c:	2300      	movs	r3, #0
 800846e:	6053      	str	r3, [r2, #4]
 8008470:	e7de      	b.n	8008430 <_malloc_r+0xa8>
 8008472:	230c      	movs	r3, #12
 8008474:	6033      	str	r3, [r6, #0]
 8008476:	4630      	mov	r0, r6
 8008478:	f000 fa56 	bl	8008928 <__malloc_unlock>
 800847c:	e794      	b.n	80083a8 <_malloc_r+0x20>
 800847e:	6005      	str	r5, [r0, #0]
 8008480:	e7d6      	b.n	8008430 <_malloc_r+0xa8>
 8008482:	bf00      	nop
 8008484:	20000504 	.word	0x20000504

08008488 <__ascii_mbtowc>:
 8008488:	b082      	sub	sp, #8
 800848a:	b901      	cbnz	r1, 800848e <__ascii_mbtowc+0x6>
 800848c:	a901      	add	r1, sp, #4
 800848e:	b142      	cbz	r2, 80084a2 <__ascii_mbtowc+0x1a>
 8008490:	b14b      	cbz	r3, 80084a6 <__ascii_mbtowc+0x1e>
 8008492:	7813      	ldrb	r3, [r2, #0]
 8008494:	600b      	str	r3, [r1, #0]
 8008496:	7812      	ldrb	r2, [r2, #0]
 8008498:	1e10      	subs	r0, r2, #0
 800849a:	bf18      	it	ne
 800849c:	2001      	movne	r0, #1
 800849e:	b002      	add	sp, #8
 80084a0:	4770      	bx	lr
 80084a2:	4610      	mov	r0, r2
 80084a4:	e7fb      	b.n	800849e <__ascii_mbtowc+0x16>
 80084a6:	f06f 0001 	mvn.w	r0, #1
 80084aa:	e7f8      	b.n	800849e <__ascii_mbtowc+0x16>

080084ac <_printf_common>:
 80084ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084b0:	4616      	mov	r6, r2
 80084b2:	4698      	mov	r8, r3
 80084b4:	688a      	ldr	r2, [r1, #8]
 80084b6:	690b      	ldr	r3, [r1, #16]
 80084b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80084bc:	4293      	cmp	r3, r2
 80084be:	bfb8      	it	lt
 80084c0:	4613      	movlt	r3, r2
 80084c2:	6033      	str	r3, [r6, #0]
 80084c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80084c8:	4607      	mov	r7, r0
 80084ca:	460c      	mov	r4, r1
 80084cc:	b10a      	cbz	r2, 80084d2 <_printf_common+0x26>
 80084ce:	3301      	adds	r3, #1
 80084d0:	6033      	str	r3, [r6, #0]
 80084d2:	6823      	ldr	r3, [r4, #0]
 80084d4:	0699      	lsls	r1, r3, #26
 80084d6:	bf42      	ittt	mi
 80084d8:	6833      	ldrmi	r3, [r6, #0]
 80084da:	3302      	addmi	r3, #2
 80084dc:	6033      	strmi	r3, [r6, #0]
 80084de:	6825      	ldr	r5, [r4, #0]
 80084e0:	f015 0506 	ands.w	r5, r5, #6
 80084e4:	d106      	bne.n	80084f4 <_printf_common+0x48>
 80084e6:	f104 0a19 	add.w	sl, r4, #25
 80084ea:	68e3      	ldr	r3, [r4, #12]
 80084ec:	6832      	ldr	r2, [r6, #0]
 80084ee:	1a9b      	subs	r3, r3, r2
 80084f0:	42ab      	cmp	r3, r5
 80084f2:	dc26      	bgt.n	8008542 <_printf_common+0x96>
 80084f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80084f8:	6822      	ldr	r2, [r4, #0]
 80084fa:	3b00      	subs	r3, #0
 80084fc:	bf18      	it	ne
 80084fe:	2301      	movne	r3, #1
 8008500:	0692      	lsls	r2, r2, #26
 8008502:	d42b      	bmi.n	800855c <_printf_common+0xb0>
 8008504:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008508:	4641      	mov	r1, r8
 800850a:	4638      	mov	r0, r7
 800850c:	47c8      	blx	r9
 800850e:	3001      	adds	r0, #1
 8008510:	d01e      	beq.n	8008550 <_printf_common+0xa4>
 8008512:	6823      	ldr	r3, [r4, #0]
 8008514:	6922      	ldr	r2, [r4, #16]
 8008516:	f003 0306 	and.w	r3, r3, #6
 800851a:	2b04      	cmp	r3, #4
 800851c:	bf02      	ittt	eq
 800851e:	68e5      	ldreq	r5, [r4, #12]
 8008520:	6833      	ldreq	r3, [r6, #0]
 8008522:	1aed      	subeq	r5, r5, r3
 8008524:	68a3      	ldr	r3, [r4, #8]
 8008526:	bf0c      	ite	eq
 8008528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800852c:	2500      	movne	r5, #0
 800852e:	4293      	cmp	r3, r2
 8008530:	bfc4      	itt	gt
 8008532:	1a9b      	subgt	r3, r3, r2
 8008534:	18ed      	addgt	r5, r5, r3
 8008536:	2600      	movs	r6, #0
 8008538:	341a      	adds	r4, #26
 800853a:	42b5      	cmp	r5, r6
 800853c:	d11a      	bne.n	8008574 <_printf_common+0xc8>
 800853e:	2000      	movs	r0, #0
 8008540:	e008      	b.n	8008554 <_printf_common+0xa8>
 8008542:	2301      	movs	r3, #1
 8008544:	4652      	mov	r2, sl
 8008546:	4641      	mov	r1, r8
 8008548:	4638      	mov	r0, r7
 800854a:	47c8      	blx	r9
 800854c:	3001      	adds	r0, #1
 800854e:	d103      	bne.n	8008558 <_printf_common+0xac>
 8008550:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008558:	3501      	adds	r5, #1
 800855a:	e7c6      	b.n	80084ea <_printf_common+0x3e>
 800855c:	18e1      	adds	r1, r4, r3
 800855e:	1c5a      	adds	r2, r3, #1
 8008560:	2030      	movs	r0, #48	@ 0x30
 8008562:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008566:	4422      	add	r2, r4
 8008568:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800856c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008570:	3302      	adds	r3, #2
 8008572:	e7c7      	b.n	8008504 <_printf_common+0x58>
 8008574:	2301      	movs	r3, #1
 8008576:	4622      	mov	r2, r4
 8008578:	4641      	mov	r1, r8
 800857a:	4638      	mov	r0, r7
 800857c:	47c8      	blx	r9
 800857e:	3001      	adds	r0, #1
 8008580:	d0e6      	beq.n	8008550 <_printf_common+0xa4>
 8008582:	3601      	adds	r6, #1
 8008584:	e7d9      	b.n	800853a <_printf_common+0x8e>
	...

08008588 <_printf_i>:
 8008588:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800858c:	7e0f      	ldrb	r7, [r1, #24]
 800858e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008590:	2f78      	cmp	r7, #120	@ 0x78
 8008592:	4691      	mov	r9, r2
 8008594:	4680      	mov	r8, r0
 8008596:	460c      	mov	r4, r1
 8008598:	469a      	mov	sl, r3
 800859a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800859e:	d807      	bhi.n	80085b0 <_printf_i+0x28>
 80085a0:	2f62      	cmp	r7, #98	@ 0x62
 80085a2:	d80a      	bhi.n	80085ba <_printf_i+0x32>
 80085a4:	2f00      	cmp	r7, #0
 80085a6:	f000 80d1 	beq.w	800874c <_printf_i+0x1c4>
 80085aa:	2f58      	cmp	r7, #88	@ 0x58
 80085ac:	f000 80b8 	beq.w	8008720 <_printf_i+0x198>
 80085b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80085b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80085b8:	e03a      	b.n	8008630 <_printf_i+0xa8>
 80085ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80085be:	2b15      	cmp	r3, #21
 80085c0:	d8f6      	bhi.n	80085b0 <_printf_i+0x28>
 80085c2:	a101      	add	r1, pc, #4	@ (adr r1, 80085c8 <_printf_i+0x40>)
 80085c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80085c8:	08008621 	.word	0x08008621
 80085cc:	08008635 	.word	0x08008635
 80085d0:	080085b1 	.word	0x080085b1
 80085d4:	080085b1 	.word	0x080085b1
 80085d8:	080085b1 	.word	0x080085b1
 80085dc:	080085b1 	.word	0x080085b1
 80085e0:	08008635 	.word	0x08008635
 80085e4:	080085b1 	.word	0x080085b1
 80085e8:	080085b1 	.word	0x080085b1
 80085ec:	080085b1 	.word	0x080085b1
 80085f0:	080085b1 	.word	0x080085b1
 80085f4:	08008733 	.word	0x08008733
 80085f8:	0800865f 	.word	0x0800865f
 80085fc:	080086ed 	.word	0x080086ed
 8008600:	080085b1 	.word	0x080085b1
 8008604:	080085b1 	.word	0x080085b1
 8008608:	08008755 	.word	0x08008755
 800860c:	080085b1 	.word	0x080085b1
 8008610:	0800865f 	.word	0x0800865f
 8008614:	080085b1 	.word	0x080085b1
 8008618:	080085b1 	.word	0x080085b1
 800861c:	080086f5 	.word	0x080086f5
 8008620:	6833      	ldr	r3, [r6, #0]
 8008622:	1d1a      	adds	r2, r3, #4
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	6032      	str	r2, [r6, #0]
 8008628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800862c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008630:	2301      	movs	r3, #1
 8008632:	e09c      	b.n	800876e <_printf_i+0x1e6>
 8008634:	6833      	ldr	r3, [r6, #0]
 8008636:	6820      	ldr	r0, [r4, #0]
 8008638:	1d19      	adds	r1, r3, #4
 800863a:	6031      	str	r1, [r6, #0]
 800863c:	0606      	lsls	r6, r0, #24
 800863e:	d501      	bpl.n	8008644 <_printf_i+0xbc>
 8008640:	681d      	ldr	r5, [r3, #0]
 8008642:	e003      	b.n	800864c <_printf_i+0xc4>
 8008644:	0645      	lsls	r5, r0, #25
 8008646:	d5fb      	bpl.n	8008640 <_printf_i+0xb8>
 8008648:	f9b3 5000 	ldrsh.w	r5, [r3]
 800864c:	2d00      	cmp	r5, #0
 800864e:	da03      	bge.n	8008658 <_printf_i+0xd0>
 8008650:	232d      	movs	r3, #45	@ 0x2d
 8008652:	426d      	negs	r5, r5
 8008654:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008658:	4858      	ldr	r0, [pc, #352]	@ (80087bc <_printf_i+0x234>)
 800865a:	230a      	movs	r3, #10
 800865c:	e011      	b.n	8008682 <_printf_i+0xfa>
 800865e:	6821      	ldr	r1, [r4, #0]
 8008660:	6833      	ldr	r3, [r6, #0]
 8008662:	0608      	lsls	r0, r1, #24
 8008664:	f853 5b04 	ldr.w	r5, [r3], #4
 8008668:	d402      	bmi.n	8008670 <_printf_i+0xe8>
 800866a:	0649      	lsls	r1, r1, #25
 800866c:	bf48      	it	mi
 800866e:	b2ad      	uxthmi	r5, r5
 8008670:	2f6f      	cmp	r7, #111	@ 0x6f
 8008672:	4852      	ldr	r0, [pc, #328]	@ (80087bc <_printf_i+0x234>)
 8008674:	6033      	str	r3, [r6, #0]
 8008676:	bf14      	ite	ne
 8008678:	230a      	movne	r3, #10
 800867a:	2308      	moveq	r3, #8
 800867c:	2100      	movs	r1, #0
 800867e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008682:	6866      	ldr	r6, [r4, #4]
 8008684:	60a6      	str	r6, [r4, #8]
 8008686:	2e00      	cmp	r6, #0
 8008688:	db05      	blt.n	8008696 <_printf_i+0x10e>
 800868a:	6821      	ldr	r1, [r4, #0]
 800868c:	432e      	orrs	r6, r5
 800868e:	f021 0104 	bic.w	r1, r1, #4
 8008692:	6021      	str	r1, [r4, #0]
 8008694:	d04b      	beq.n	800872e <_printf_i+0x1a6>
 8008696:	4616      	mov	r6, r2
 8008698:	fbb5 f1f3 	udiv	r1, r5, r3
 800869c:	fb03 5711 	mls	r7, r3, r1, r5
 80086a0:	5dc7      	ldrb	r7, [r0, r7]
 80086a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80086a6:	462f      	mov	r7, r5
 80086a8:	42bb      	cmp	r3, r7
 80086aa:	460d      	mov	r5, r1
 80086ac:	d9f4      	bls.n	8008698 <_printf_i+0x110>
 80086ae:	2b08      	cmp	r3, #8
 80086b0:	d10b      	bne.n	80086ca <_printf_i+0x142>
 80086b2:	6823      	ldr	r3, [r4, #0]
 80086b4:	07df      	lsls	r7, r3, #31
 80086b6:	d508      	bpl.n	80086ca <_printf_i+0x142>
 80086b8:	6923      	ldr	r3, [r4, #16]
 80086ba:	6861      	ldr	r1, [r4, #4]
 80086bc:	4299      	cmp	r1, r3
 80086be:	bfde      	ittt	le
 80086c0:	2330      	movle	r3, #48	@ 0x30
 80086c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80086c6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80086ca:	1b92      	subs	r2, r2, r6
 80086cc:	6122      	str	r2, [r4, #16]
 80086ce:	f8cd a000 	str.w	sl, [sp]
 80086d2:	464b      	mov	r3, r9
 80086d4:	aa03      	add	r2, sp, #12
 80086d6:	4621      	mov	r1, r4
 80086d8:	4640      	mov	r0, r8
 80086da:	f7ff fee7 	bl	80084ac <_printf_common>
 80086de:	3001      	adds	r0, #1
 80086e0:	d14a      	bne.n	8008778 <_printf_i+0x1f0>
 80086e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80086e6:	b004      	add	sp, #16
 80086e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ec:	6823      	ldr	r3, [r4, #0]
 80086ee:	f043 0320 	orr.w	r3, r3, #32
 80086f2:	6023      	str	r3, [r4, #0]
 80086f4:	4832      	ldr	r0, [pc, #200]	@ (80087c0 <_printf_i+0x238>)
 80086f6:	2778      	movs	r7, #120	@ 0x78
 80086f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	6831      	ldr	r1, [r6, #0]
 8008700:	061f      	lsls	r7, r3, #24
 8008702:	f851 5b04 	ldr.w	r5, [r1], #4
 8008706:	d402      	bmi.n	800870e <_printf_i+0x186>
 8008708:	065f      	lsls	r7, r3, #25
 800870a:	bf48      	it	mi
 800870c:	b2ad      	uxthmi	r5, r5
 800870e:	6031      	str	r1, [r6, #0]
 8008710:	07d9      	lsls	r1, r3, #31
 8008712:	bf44      	itt	mi
 8008714:	f043 0320 	orrmi.w	r3, r3, #32
 8008718:	6023      	strmi	r3, [r4, #0]
 800871a:	b11d      	cbz	r5, 8008724 <_printf_i+0x19c>
 800871c:	2310      	movs	r3, #16
 800871e:	e7ad      	b.n	800867c <_printf_i+0xf4>
 8008720:	4826      	ldr	r0, [pc, #152]	@ (80087bc <_printf_i+0x234>)
 8008722:	e7e9      	b.n	80086f8 <_printf_i+0x170>
 8008724:	6823      	ldr	r3, [r4, #0]
 8008726:	f023 0320 	bic.w	r3, r3, #32
 800872a:	6023      	str	r3, [r4, #0]
 800872c:	e7f6      	b.n	800871c <_printf_i+0x194>
 800872e:	4616      	mov	r6, r2
 8008730:	e7bd      	b.n	80086ae <_printf_i+0x126>
 8008732:	6833      	ldr	r3, [r6, #0]
 8008734:	6825      	ldr	r5, [r4, #0]
 8008736:	6961      	ldr	r1, [r4, #20]
 8008738:	1d18      	adds	r0, r3, #4
 800873a:	6030      	str	r0, [r6, #0]
 800873c:	062e      	lsls	r6, r5, #24
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	d501      	bpl.n	8008746 <_printf_i+0x1be>
 8008742:	6019      	str	r1, [r3, #0]
 8008744:	e002      	b.n	800874c <_printf_i+0x1c4>
 8008746:	0668      	lsls	r0, r5, #25
 8008748:	d5fb      	bpl.n	8008742 <_printf_i+0x1ba>
 800874a:	8019      	strh	r1, [r3, #0]
 800874c:	2300      	movs	r3, #0
 800874e:	6123      	str	r3, [r4, #16]
 8008750:	4616      	mov	r6, r2
 8008752:	e7bc      	b.n	80086ce <_printf_i+0x146>
 8008754:	6833      	ldr	r3, [r6, #0]
 8008756:	1d1a      	adds	r2, r3, #4
 8008758:	6032      	str	r2, [r6, #0]
 800875a:	681e      	ldr	r6, [r3, #0]
 800875c:	6862      	ldr	r2, [r4, #4]
 800875e:	2100      	movs	r1, #0
 8008760:	4630      	mov	r0, r6
 8008762:	f7f7 fd55 	bl	8000210 <memchr>
 8008766:	b108      	cbz	r0, 800876c <_printf_i+0x1e4>
 8008768:	1b80      	subs	r0, r0, r6
 800876a:	6060      	str	r0, [r4, #4]
 800876c:	6863      	ldr	r3, [r4, #4]
 800876e:	6123      	str	r3, [r4, #16]
 8008770:	2300      	movs	r3, #0
 8008772:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008776:	e7aa      	b.n	80086ce <_printf_i+0x146>
 8008778:	6923      	ldr	r3, [r4, #16]
 800877a:	4632      	mov	r2, r6
 800877c:	4649      	mov	r1, r9
 800877e:	4640      	mov	r0, r8
 8008780:	47d0      	blx	sl
 8008782:	3001      	adds	r0, #1
 8008784:	d0ad      	beq.n	80086e2 <_printf_i+0x15a>
 8008786:	6823      	ldr	r3, [r4, #0]
 8008788:	079b      	lsls	r3, r3, #30
 800878a:	d413      	bmi.n	80087b4 <_printf_i+0x22c>
 800878c:	68e0      	ldr	r0, [r4, #12]
 800878e:	9b03      	ldr	r3, [sp, #12]
 8008790:	4298      	cmp	r0, r3
 8008792:	bfb8      	it	lt
 8008794:	4618      	movlt	r0, r3
 8008796:	e7a6      	b.n	80086e6 <_printf_i+0x15e>
 8008798:	2301      	movs	r3, #1
 800879a:	4632      	mov	r2, r6
 800879c:	4649      	mov	r1, r9
 800879e:	4640      	mov	r0, r8
 80087a0:	47d0      	blx	sl
 80087a2:	3001      	adds	r0, #1
 80087a4:	d09d      	beq.n	80086e2 <_printf_i+0x15a>
 80087a6:	3501      	adds	r5, #1
 80087a8:	68e3      	ldr	r3, [r4, #12]
 80087aa:	9903      	ldr	r1, [sp, #12]
 80087ac:	1a5b      	subs	r3, r3, r1
 80087ae:	42ab      	cmp	r3, r5
 80087b0:	dcf2      	bgt.n	8008798 <_printf_i+0x210>
 80087b2:	e7eb      	b.n	800878c <_printf_i+0x204>
 80087b4:	2500      	movs	r5, #0
 80087b6:	f104 0619 	add.w	r6, r4, #25
 80087ba:	e7f5      	b.n	80087a8 <_printf_i+0x220>
 80087bc:	0800a4f4 	.word	0x0800a4f4
 80087c0:	0800a505 	.word	0x0800a505

080087c4 <__sflush_r>:
 80087c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087cc:	0716      	lsls	r6, r2, #28
 80087ce:	4605      	mov	r5, r0
 80087d0:	460c      	mov	r4, r1
 80087d2:	d454      	bmi.n	800887e <__sflush_r+0xba>
 80087d4:	684b      	ldr	r3, [r1, #4]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	dc02      	bgt.n	80087e0 <__sflush_r+0x1c>
 80087da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80087dc:	2b00      	cmp	r3, #0
 80087de:	dd48      	ble.n	8008872 <__sflush_r+0xae>
 80087e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087e2:	2e00      	cmp	r6, #0
 80087e4:	d045      	beq.n	8008872 <__sflush_r+0xae>
 80087e6:	2300      	movs	r3, #0
 80087e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80087ec:	682f      	ldr	r7, [r5, #0]
 80087ee:	6a21      	ldr	r1, [r4, #32]
 80087f0:	602b      	str	r3, [r5, #0]
 80087f2:	d030      	beq.n	8008856 <__sflush_r+0x92>
 80087f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80087f6:	89a3      	ldrh	r3, [r4, #12]
 80087f8:	0759      	lsls	r1, r3, #29
 80087fa:	d505      	bpl.n	8008808 <__sflush_r+0x44>
 80087fc:	6863      	ldr	r3, [r4, #4]
 80087fe:	1ad2      	subs	r2, r2, r3
 8008800:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008802:	b10b      	cbz	r3, 8008808 <__sflush_r+0x44>
 8008804:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008806:	1ad2      	subs	r2, r2, r3
 8008808:	2300      	movs	r3, #0
 800880a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800880c:	6a21      	ldr	r1, [r4, #32]
 800880e:	4628      	mov	r0, r5
 8008810:	47b0      	blx	r6
 8008812:	1c43      	adds	r3, r0, #1
 8008814:	89a3      	ldrh	r3, [r4, #12]
 8008816:	d106      	bne.n	8008826 <__sflush_r+0x62>
 8008818:	6829      	ldr	r1, [r5, #0]
 800881a:	291d      	cmp	r1, #29
 800881c:	d82b      	bhi.n	8008876 <__sflush_r+0xb2>
 800881e:	4a2a      	ldr	r2, [pc, #168]	@ (80088c8 <__sflush_r+0x104>)
 8008820:	40ca      	lsrs	r2, r1
 8008822:	07d6      	lsls	r6, r2, #31
 8008824:	d527      	bpl.n	8008876 <__sflush_r+0xb2>
 8008826:	2200      	movs	r2, #0
 8008828:	6062      	str	r2, [r4, #4]
 800882a:	04d9      	lsls	r1, r3, #19
 800882c:	6922      	ldr	r2, [r4, #16]
 800882e:	6022      	str	r2, [r4, #0]
 8008830:	d504      	bpl.n	800883c <__sflush_r+0x78>
 8008832:	1c42      	adds	r2, r0, #1
 8008834:	d101      	bne.n	800883a <__sflush_r+0x76>
 8008836:	682b      	ldr	r3, [r5, #0]
 8008838:	b903      	cbnz	r3, 800883c <__sflush_r+0x78>
 800883a:	6560      	str	r0, [r4, #84]	@ 0x54
 800883c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800883e:	602f      	str	r7, [r5, #0]
 8008840:	b1b9      	cbz	r1, 8008872 <__sflush_r+0xae>
 8008842:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008846:	4299      	cmp	r1, r3
 8008848:	d002      	beq.n	8008850 <__sflush_r+0x8c>
 800884a:	4628      	mov	r0, r5
 800884c:	f000 fe3c 	bl	80094c8 <_free_r>
 8008850:	2300      	movs	r3, #0
 8008852:	6363      	str	r3, [r4, #52]	@ 0x34
 8008854:	e00d      	b.n	8008872 <__sflush_r+0xae>
 8008856:	2301      	movs	r3, #1
 8008858:	4628      	mov	r0, r5
 800885a:	47b0      	blx	r6
 800885c:	4602      	mov	r2, r0
 800885e:	1c50      	adds	r0, r2, #1
 8008860:	d1c9      	bne.n	80087f6 <__sflush_r+0x32>
 8008862:	682b      	ldr	r3, [r5, #0]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d0c6      	beq.n	80087f6 <__sflush_r+0x32>
 8008868:	2b1d      	cmp	r3, #29
 800886a:	d001      	beq.n	8008870 <__sflush_r+0xac>
 800886c:	2b16      	cmp	r3, #22
 800886e:	d11e      	bne.n	80088ae <__sflush_r+0xea>
 8008870:	602f      	str	r7, [r5, #0]
 8008872:	2000      	movs	r0, #0
 8008874:	e022      	b.n	80088bc <__sflush_r+0xf8>
 8008876:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800887a:	b21b      	sxth	r3, r3
 800887c:	e01b      	b.n	80088b6 <__sflush_r+0xf2>
 800887e:	690f      	ldr	r7, [r1, #16]
 8008880:	2f00      	cmp	r7, #0
 8008882:	d0f6      	beq.n	8008872 <__sflush_r+0xae>
 8008884:	0793      	lsls	r3, r2, #30
 8008886:	680e      	ldr	r6, [r1, #0]
 8008888:	bf08      	it	eq
 800888a:	694b      	ldreq	r3, [r1, #20]
 800888c:	600f      	str	r7, [r1, #0]
 800888e:	bf18      	it	ne
 8008890:	2300      	movne	r3, #0
 8008892:	eba6 0807 	sub.w	r8, r6, r7
 8008896:	608b      	str	r3, [r1, #8]
 8008898:	f1b8 0f00 	cmp.w	r8, #0
 800889c:	dde9      	ble.n	8008872 <__sflush_r+0xae>
 800889e:	6a21      	ldr	r1, [r4, #32]
 80088a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80088a2:	4643      	mov	r3, r8
 80088a4:	463a      	mov	r2, r7
 80088a6:	4628      	mov	r0, r5
 80088a8:	47b0      	blx	r6
 80088aa:	2800      	cmp	r0, #0
 80088ac:	dc08      	bgt.n	80088c0 <__sflush_r+0xfc>
 80088ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088b6:	81a3      	strh	r3, [r4, #12]
 80088b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80088bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088c0:	4407      	add	r7, r0
 80088c2:	eba8 0800 	sub.w	r8, r8, r0
 80088c6:	e7e7      	b.n	8008898 <__sflush_r+0xd4>
 80088c8:	20400001 	.word	0x20400001

080088cc <_fflush_r>:
 80088cc:	b538      	push	{r3, r4, r5, lr}
 80088ce:	690b      	ldr	r3, [r1, #16]
 80088d0:	4605      	mov	r5, r0
 80088d2:	460c      	mov	r4, r1
 80088d4:	b913      	cbnz	r3, 80088dc <_fflush_r+0x10>
 80088d6:	2500      	movs	r5, #0
 80088d8:	4628      	mov	r0, r5
 80088da:	bd38      	pop	{r3, r4, r5, pc}
 80088dc:	b118      	cbz	r0, 80088e6 <_fflush_r+0x1a>
 80088de:	6a03      	ldr	r3, [r0, #32]
 80088e0:	b90b      	cbnz	r3, 80088e6 <_fflush_r+0x1a>
 80088e2:	f7fe f94d 	bl	8006b80 <__sinit>
 80088e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d0f3      	beq.n	80088d6 <_fflush_r+0xa>
 80088ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80088f0:	07d0      	lsls	r0, r2, #31
 80088f2:	d404      	bmi.n	80088fe <_fflush_r+0x32>
 80088f4:	0599      	lsls	r1, r3, #22
 80088f6:	d402      	bmi.n	80088fe <_fflush_r+0x32>
 80088f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088fa:	f7ff f874 	bl	80079e6 <__retarget_lock_acquire_recursive>
 80088fe:	4628      	mov	r0, r5
 8008900:	4621      	mov	r1, r4
 8008902:	f7ff ff5f 	bl	80087c4 <__sflush_r>
 8008906:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008908:	07da      	lsls	r2, r3, #31
 800890a:	4605      	mov	r5, r0
 800890c:	d4e4      	bmi.n	80088d8 <_fflush_r+0xc>
 800890e:	89a3      	ldrh	r3, [r4, #12]
 8008910:	059b      	lsls	r3, r3, #22
 8008912:	d4e1      	bmi.n	80088d8 <_fflush_r+0xc>
 8008914:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008916:	f7ff f867 	bl	80079e8 <__retarget_lock_release_recursive>
 800891a:	e7dd      	b.n	80088d8 <_fflush_r+0xc>

0800891c <__malloc_lock>:
 800891c:	4801      	ldr	r0, [pc, #4]	@ (8008924 <__malloc_lock+0x8>)
 800891e:	f7ff b862 	b.w	80079e6 <__retarget_lock_acquire_recursive>
 8008922:	bf00      	nop
 8008924:	200004fc 	.word	0x200004fc

08008928 <__malloc_unlock>:
 8008928:	4801      	ldr	r0, [pc, #4]	@ (8008930 <__malloc_unlock+0x8>)
 800892a:	f7ff b85d 	b.w	80079e8 <__retarget_lock_release_recursive>
 800892e:	bf00      	nop
 8008930:	200004fc 	.word	0x200004fc

08008934 <_Balloc>:
 8008934:	b570      	push	{r4, r5, r6, lr}
 8008936:	69c6      	ldr	r6, [r0, #28]
 8008938:	4604      	mov	r4, r0
 800893a:	460d      	mov	r5, r1
 800893c:	b976      	cbnz	r6, 800895c <_Balloc+0x28>
 800893e:	2010      	movs	r0, #16
 8008940:	f000 fe0c 	bl	800955c <malloc>
 8008944:	4602      	mov	r2, r0
 8008946:	61e0      	str	r0, [r4, #28]
 8008948:	b920      	cbnz	r0, 8008954 <_Balloc+0x20>
 800894a:	4b18      	ldr	r3, [pc, #96]	@ (80089ac <_Balloc+0x78>)
 800894c:	4818      	ldr	r0, [pc, #96]	@ (80089b0 <_Balloc+0x7c>)
 800894e:	216b      	movs	r1, #107	@ 0x6b
 8008950:	f000 fd88 	bl	8009464 <__assert_func>
 8008954:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008958:	6006      	str	r6, [r0, #0]
 800895a:	60c6      	str	r6, [r0, #12]
 800895c:	69e6      	ldr	r6, [r4, #28]
 800895e:	68f3      	ldr	r3, [r6, #12]
 8008960:	b183      	cbz	r3, 8008984 <_Balloc+0x50>
 8008962:	69e3      	ldr	r3, [r4, #28]
 8008964:	68db      	ldr	r3, [r3, #12]
 8008966:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800896a:	b9b8      	cbnz	r0, 800899c <_Balloc+0x68>
 800896c:	2101      	movs	r1, #1
 800896e:	fa01 f605 	lsl.w	r6, r1, r5
 8008972:	1d72      	adds	r2, r6, #5
 8008974:	0092      	lsls	r2, r2, #2
 8008976:	4620      	mov	r0, r4
 8008978:	f000 fd92 	bl	80094a0 <_calloc_r>
 800897c:	b160      	cbz	r0, 8008998 <_Balloc+0x64>
 800897e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008982:	e00e      	b.n	80089a2 <_Balloc+0x6e>
 8008984:	2221      	movs	r2, #33	@ 0x21
 8008986:	2104      	movs	r1, #4
 8008988:	4620      	mov	r0, r4
 800898a:	f000 fd89 	bl	80094a0 <_calloc_r>
 800898e:	69e3      	ldr	r3, [r4, #28]
 8008990:	60f0      	str	r0, [r6, #12]
 8008992:	68db      	ldr	r3, [r3, #12]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d1e4      	bne.n	8008962 <_Balloc+0x2e>
 8008998:	2000      	movs	r0, #0
 800899a:	bd70      	pop	{r4, r5, r6, pc}
 800899c:	6802      	ldr	r2, [r0, #0]
 800899e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80089a2:	2300      	movs	r3, #0
 80089a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80089a8:	e7f7      	b.n	800899a <_Balloc+0x66>
 80089aa:	bf00      	nop
 80089ac:	0800a516 	.word	0x0800a516
 80089b0:	0800a52d 	.word	0x0800a52d

080089b4 <_Bfree>:
 80089b4:	b570      	push	{r4, r5, r6, lr}
 80089b6:	69c6      	ldr	r6, [r0, #28]
 80089b8:	4605      	mov	r5, r0
 80089ba:	460c      	mov	r4, r1
 80089bc:	b976      	cbnz	r6, 80089dc <_Bfree+0x28>
 80089be:	2010      	movs	r0, #16
 80089c0:	f000 fdcc 	bl	800955c <malloc>
 80089c4:	4602      	mov	r2, r0
 80089c6:	61e8      	str	r0, [r5, #28]
 80089c8:	b920      	cbnz	r0, 80089d4 <_Bfree+0x20>
 80089ca:	4b09      	ldr	r3, [pc, #36]	@ (80089f0 <_Bfree+0x3c>)
 80089cc:	4809      	ldr	r0, [pc, #36]	@ (80089f4 <_Bfree+0x40>)
 80089ce:	218f      	movs	r1, #143	@ 0x8f
 80089d0:	f000 fd48 	bl	8009464 <__assert_func>
 80089d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089d8:	6006      	str	r6, [r0, #0]
 80089da:	60c6      	str	r6, [r0, #12]
 80089dc:	b13c      	cbz	r4, 80089ee <_Bfree+0x3a>
 80089de:	69eb      	ldr	r3, [r5, #28]
 80089e0:	6862      	ldr	r2, [r4, #4]
 80089e2:	68db      	ldr	r3, [r3, #12]
 80089e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80089e8:	6021      	str	r1, [r4, #0]
 80089ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80089ee:	bd70      	pop	{r4, r5, r6, pc}
 80089f0:	0800a516 	.word	0x0800a516
 80089f4:	0800a52d 	.word	0x0800a52d

080089f8 <__multadd>:
 80089f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089fc:	690d      	ldr	r5, [r1, #16]
 80089fe:	4607      	mov	r7, r0
 8008a00:	460c      	mov	r4, r1
 8008a02:	461e      	mov	r6, r3
 8008a04:	f101 0c14 	add.w	ip, r1, #20
 8008a08:	2000      	movs	r0, #0
 8008a0a:	f8dc 3000 	ldr.w	r3, [ip]
 8008a0e:	b299      	uxth	r1, r3
 8008a10:	fb02 6101 	mla	r1, r2, r1, r6
 8008a14:	0c1e      	lsrs	r6, r3, #16
 8008a16:	0c0b      	lsrs	r3, r1, #16
 8008a18:	fb02 3306 	mla	r3, r2, r6, r3
 8008a1c:	b289      	uxth	r1, r1
 8008a1e:	3001      	adds	r0, #1
 8008a20:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008a24:	4285      	cmp	r5, r0
 8008a26:	f84c 1b04 	str.w	r1, [ip], #4
 8008a2a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008a2e:	dcec      	bgt.n	8008a0a <__multadd+0x12>
 8008a30:	b30e      	cbz	r6, 8008a76 <__multadd+0x7e>
 8008a32:	68a3      	ldr	r3, [r4, #8]
 8008a34:	42ab      	cmp	r3, r5
 8008a36:	dc19      	bgt.n	8008a6c <__multadd+0x74>
 8008a38:	6861      	ldr	r1, [r4, #4]
 8008a3a:	4638      	mov	r0, r7
 8008a3c:	3101      	adds	r1, #1
 8008a3e:	f7ff ff79 	bl	8008934 <_Balloc>
 8008a42:	4680      	mov	r8, r0
 8008a44:	b928      	cbnz	r0, 8008a52 <__multadd+0x5a>
 8008a46:	4602      	mov	r2, r0
 8008a48:	4b0c      	ldr	r3, [pc, #48]	@ (8008a7c <__multadd+0x84>)
 8008a4a:	480d      	ldr	r0, [pc, #52]	@ (8008a80 <__multadd+0x88>)
 8008a4c:	21ba      	movs	r1, #186	@ 0xba
 8008a4e:	f000 fd09 	bl	8009464 <__assert_func>
 8008a52:	6922      	ldr	r2, [r4, #16]
 8008a54:	3202      	adds	r2, #2
 8008a56:	f104 010c 	add.w	r1, r4, #12
 8008a5a:	0092      	lsls	r2, r2, #2
 8008a5c:	300c      	adds	r0, #12
 8008a5e:	f7fe ffc4 	bl	80079ea <memcpy>
 8008a62:	4621      	mov	r1, r4
 8008a64:	4638      	mov	r0, r7
 8008a66:	f7ff ffa5 	bl	80089b4 <_Bfree>
 8008a6a:	4644      	mov	r4, r8
 8008a6c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008a70:	3501      	adds	r5, #1
 8008a72:	615e      	str	r6, [r3, #20]
 8008a74:	6125      	str	r5, [r4, #16]
 8008a76:	4620      	mov	r0, r4
 8008a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a7c:	0800a472 	.word	0x0800a472
 8008a80:	0800a52d 	.word	0x0800a52d

08008a84 <__s2b>:
 8008a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a88:	460c      	mov	r4, r1
 8008a8a:	4615      	mov	r5, r2
 8008a8c:	461f      	mov	r7, r3
 8008a8e:	2209      	movs	r2, #9
 8008a90:	3308      	adds	r3, #8
 8008a92:	4606      	mov	r6, r0
 8008a94:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a98:	2100      	movs	r1, #0
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	db09      	blt.n	8008ab4 <__s2b+0x30>
 8008aa0:	4630      	mov	r0, r6
 8008aa2:	f7ff ff47 	bl	8008934 <_Balloc>
 8008aa6:	b940      	cbnz	r0, 8008aba <__s2b+0x36>
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	4b19      	ldr	r3, [pc, #100]	@ (8008b10 <__s2b+0x8c>)
 8008aac:	4819      	ldr	r0, [pc, #100]	@ (8008b14 <__s2b+0x90>)
 8008aae:	21d3      	movs	r1, #211	@ 0xd3
 8008ab0:	f000 fcd8 	bl	8009464 <__assert_func>
 8008ab4:	0052      	lsls	r2, r2, #1
 8008ab6:	3101      	adds	r1, #1
 8008ab8:	e7f0      	b.n	8008a9c <__s2b+0x18>
 8008aba:	9b08      	ldr	r3, [sp, #32]
 8008abc:	6143      	str	r3, [r0, #20]
 8008abe:	2d09      	cmp	r5, #9
 8008ac0:	f04f 0301 	mov.w	r3, #1
 8008ac4:	6103      	str	r3, [r0, #16]
 8008ac6:	dd16      	ble.n	8008af6 <__s2b+0x72>
 8008ac8:	f104 0909 	add.w	r9, r4, #9
 8008acc:	46c8      	mov	r8, r9
 8008ace:	442c      	add	r4, r5
 8008ad0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008ad4:	4601      	mov	r1, r0
 8008ad6:	3b30      	subs	r3, #48	@ 0x30
 8008ad8:	220a      	movs	r2, #10
 8008ada:	4630      	mov	r0, r6
 8008adc:	f7ff ff8c 	bl	80089f8 <__multadd>
 8008ae0:	45a0      	cmp	r8, r4
 8008ae2:	d1f5      	bne.n	8008ad0 <__s2b+0x4c>
 8008ae4:	f1a5 0408 	sub.w	r4, r5, #8
 8008ae8:	444c      	add	r4, r9
 8008aea:	1b2d      	subs	r5, r5, r4
 8008aec:	1963      	adds	r3, r4, r5
 8008aee:	42bb      	cmp	r3, r7
 8008af0:	db04      	blt.n	8008afc <__s2b+0x78>
 8008af2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008af6:	340a      	adds	r4, #10
 8008af8:	2509      	movs	r5, #9
 8008afa:	e7f6      	b.n	8008aea <__s2b+0x66>
 8008afc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008b00:	4601      	mov	r1, r0
 8008b02:	3b30      	subs	r3, #48	@ 0x30
 8008b04:	220a      	movs	r2, #10
 8008b06:	4630      	mov	r0, r6
 8008b08:	f7ff ff76 	bl	80089f8 <__multadd>
 8008b0c:	e7ee      	b.n	8008aec <__s2b+0x68>
 8008b0e:	bf00      	nop
 8008b10:	0800a472 	.word	0x0800a472
 8008b14:	0800a52d 	.word	0x0800a52d

08008b18 <__hi0bits>:
 8008b18:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	bf36      	itet	cc
 8008b20:	0403      	lslcc	r3, r0, #16
 8008b22:	2000      	movcs	r0, #0
 8008b24:	2010      	movcc	r0, #16
 8008b26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b2a:	bf3c      	itt	cc
 8008b2c:	021b      	lslcc	r3, r3, #8
 8008b2e:	3008      	addcc	r0, #8
 8008b30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b34:	bf3c      	itt	cc
 8008b36:	011b      	lslcc	r3, r3, #4
 8008b38:	3004      	addcc	r0, #4
 8008b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b3e:	bf3c      	itt	cc
 8008b40:	009b      	lslcc	r3, r3, #2
 8008b42:	3002      	addcc	r0, #2
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	db05      	blt.n	8008b54 <__hi0bits+0x3c>
 8008b48:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008b4c:	f100 0001 	add.w	r0, r0, #1
 8008b50:	bf08      	it	eq
 8008b52:	2020      	moveq	r0, #32
 8008b54:	4770      	bx	lr

08008b56 <__lo0bits>:
 8008b56:	6803      	ldr	r3, [r0, #0]
 8008b58:	4602      	mov	r2, r0
 8008b5a:	f013 0007 	ands.w	r0, r3, #7
 8008b5e:	d00b      	beq.n	8008b78 <__lo0bits+0x22>
 8008b60:	07d9      	lsls	r1, r3, #31
 8008b62:	d421      	bmi.n	8008ba8 <__lo0bits+0x52>
 8008b64:	0798      	lsls	r0, r3, #30
 8008b66:	bf49      	itett	mi
 8008b68:	085b      	lsrmi	r3, r3, #1
 8008b6a:	089b      	lsrpl	r3, r3, #2
 8008b6c:	2001      	movmi	r0, #1
 8008b6e:	6013      	strmi	r3, [r2, #0]
 8008b70:	bf5c      	itt	pl
 8008b72:	6013      	strpl	r3, [r2, #0]
 8008b74:	2002      	movpl	r0, #2
 8008b76:	4770      	bx	lr
 8008b78:	b299      	uxth	r1, r3
 8008b7a:	b909      	cbnz	r1, 8008b80 <__lo0bits+0x2a>
 8008b7c:	0c1b      	lsrs	r3, r3, #16
 8008b7e:	2010      	movs	r0, #16
 8008b80:	b2d9      	uxtb	r1, r3
 8008b82:	b909      	cbnz	r1, 8008b88 <__lo0bits+0x32>
 8008b84:	3008      	adds	r0, #8
 8008b86:	0a1b      	lsrs	r3, r3, #8
 8008b88:	0719      	lsls	r1, r3, #28
 8008b8a:	bf04      	itt	eq
 8008b8c:	091b      	lsreq	r3, r3, #4
 8008b8e:	3004      	addeq	r0, #4
 8008b90:	0799      	lsls	r1, r3, #30
 8008b92:	bf04      	itt	eq
 8008b94:	089b      	lsreq	r3, r3, #2
 8008b96:	3002      	addeq	r0, #2
 8008b98:	07d9      	lsls	r1, r3, #31
 8008b9a:	d403      	bmi.n	8008ba4 <__lo0bits+0x4e>
 8008b9c:	085b      	lsrs	r3, r3, #1
 8008b9e:	f100 0001 	add.w	r0, r0, #1
 8008ba2:	d003      	beq.n	8008bac <__lo0bits+0x56>
 8008ba4:	6013      	str	r3, [r2, #0]
 8008ba6:	4770      	bx	lr
 8008ba8:	2000      	movs	r0, #0
 8008baa:	4770      	bx	lr
 8008bac:	2020      	movs	r0, #32
 8008bae:	4770      	bx	lr

08008bb0 <__i2b>:
 8008bb0:	b510      	push	{r4, lr}
 8008bb2:	460c      	mov	r4, r1
 8008bb4:	2101      	movs	r1, #1
 8008bb6:	f7ff febd 	bl	8008934 <_Balloc>
 8008bba:	4602      	mov	r2, r0
 8008bbc:	b928      	cbnz	r0, 8008bca <__i2b+0x1a>
 8008bbe:	4b05      	ldr	r3, [pc, #20]	@ (8008bd4 <__i2b+0x24>)
 8008bc0:	4805      	ldr	r0, [pc, #20]	@ (8008bd8 <__i2b+0x28>)
 8008bc2:	f240 1145 	movw	r1, #325	@ 0x145
 8008bc6:	f000 fc4d 	bl	8009464 <__assert_func>
 8008bca:	2301      	movs	r3, #1
 8008bcc:	6144      	str	r4, [r0, #20]
 8008bce:	6103      	str	r3, [r0, #16]
 8008bd0:	bd10      	pop	{r4, pc}
 8008bd2:	bf00      	nop
 8008bd4:	0800a472 	.word	0x0800a472
 8008bd8:	0800a52d 	.word	0x0800a52d

08008bdc <__multiply>:
 8008bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be0:	4617      	mov	r7, r2
 8008be2:	690a      	ldr	r2, [r1, #16]
 8008be4:	693b      	ldr	r3, [r7, #16]
 8008be6:	429a      	cmp	r2, r3
 8008be8:	bfa8      	it	ge
 8008bea:	463b      	movge	r3, r7
 8008bec:	4689      	mov	r9, r1
 8008bee:	bfa4      	itt	ge
 8008bf0:	460f      	movge	r7, r1
 8008bf2:	4699      	movge	r9, r3
 8008bf4:	693d      	ldr	r5, [r7, #16]
 8008bf6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	6879      	ldr	r1, [r7, #4]
 8008bfe:	eb05 060a 	add.w	r6, r5, sl
 8008c02:	42b3      	cmp	r3, r6
 8008c04:	b085      	sub	sp, #20
 8008c06:	bfb8      	it	lt
 8008c08:	3101      	addlt	r1, #1
 8008c0a:	f7ff fe93 	bl	8008934 <_Balloc>
 8008c0e:	b930      	cbnz	r0, 8008c1e <__multiply+0x42>
 8008c10:	4602      	mov	r2, r0
 8008c12:	4b41      	ldr	r3, [pc, #260]	@ (8008d18 <__multiply+0x13c>)
 8008c14:	4841      	ldr	r0, [pc, #260]	@ (8008d1c <__multiply+0x140>)
 8008c16:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008c1a:	f000 fc23 	bl	8009464 <__assert_func>
 8008c1e:	f100 0414 	add.w	r4, r0, #20
 8008c22:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008c26:	4623      	mov	r3, r4
 8008c28:	2200      	movs	r2, #0
 8008c2a:	4573      	cmp	r3, lr
 8008c2c:	d320      	bcc.n	8008c70 <__multiply+0x94>
 8008c2e:	f107 0814 	add.w	r8, r7, #20
 8008c32:	f109 0114 	add.w	r1, r9, #20
 8008c36:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008c3a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008c3e:	9302      	str	r3, [sp, #8]
 8008c40:	1beb      	subs	r3, r5, r7
 8008c42:	3b15      	subs	r3, #21
 8008c44:	f023 0303 	bic.w	r3, r3, #3
 8008c48:	3304      	adds	r3, #4
 8008c4a:	3715      	adds	r7, #21
 8008c4c:	42bd      	cmp	r5, r7
 8008c4e:	bf38      	it	cc
 8008c50:	2304      	movcc	r3, #4
 8008c52:	9301      	str	r3, [sp, #4]
 8008c54:	9b02      	ldr	r3, [sp, #8]
 8008c56:	9103      	str	r1, [sp, #12]
 8008c58:	428b      	cmp	r3, r1
 8008c5a:	d80c      	bhi.n	8008c76 <__multiply+0x9a>
 8008c5c:	2e00      	cmp	r6, #0
 8008c5e:	dd03      	ble.n	8008c68 <__multiply+0x8c>
 8008c60:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d055      	beq.n	8008d14 <__multiply+0x138>
 8008c68:	6106      	str	r6, [r0, #16]
 8008c6a:	b005      	add	sp, #20
 8008c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c70:	f843 2b04 	str.w	r2, [r3], #4
 8008c74:	e7d9      	b.n	8008c2a <__multiply+0x4e>
 8008c76:	f8b1 a000 	ldrh.w	sl, [r1]
 8008c7a:	f1ba 0f00 	cmp.w	sl, #0
 8008c7e:	d01f      	beq.n	8008cc0 <__multiply+0xe4>
 8008c80:	46c4      	mov	ip, r8
 8008c82:	46a1      	mov	r9, r4
 8008c84:	2700      	movs	r7, #0
 8008c86:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008c8a:	f8d9 3000 	ldr.w	r3, [r9]
 8008c8e:	fa1f fb82 	uxth.w	fp, r2
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	fb0a 330b 	mla	r3, sl, fp, r3
 8008c98:	443b      	add	r3, r7
 8008c9a:	f8d9 7000 	ldr.w	r7, [r9]
 8008c9e:	0c12      	lsrs	r2, r2, #16
 8008ca0:	0c3f      	lsrs	r7, r7, #16
 8008ca2:	fb0a 7202 	mla	r2, sl, r2, r7
 8008ca6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cb0:	4565      	cmp	r5, ip
 8008cb2:	f849 3b04 	str.w	r3, [r9], #4
 8008cb6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008cba:	d8e4      	bhi.n	8008c86 <__multiply+0xaa>
 8008cbc:	9b01      	ldr	r3, [sp, #4]
 8008cbe:	50e7      	str	r7, [r4, r3]
 8008cc0:	9b03      	ldr	r3, [sp, #12]
 8008cc2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008cc6:	3104      	adds	r1, #4
 8008cc8:	f1b9 0f00 	cmp.w	r9, #0
 8008ccc:	d020      	beq.n	8008d10 <__multiply+0x134>
 8008cce:	6823      	ldr	r3, [r4, #0]
 8008cd0:	4647      	mov	r7, r8
 8008cd2:	46a4      	mov	ip, r4
 8008cd4:	f04f 0a00 	mov.w	sl, #0
 8008cd8:	f8b7 b000 	ldrh.w	fp, [r7]
 8008cdc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008ce0:	fb09 220b 	mla	r2, r9, fp, r2
 8008ce4:	4452      	add	r2, sl
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cec:	f84c 3b04 	str.w	r3, [ip], #4
 8008cf0:	f857 3b04 	ldr.w	r3, [r7], #4
 8008cf4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008cf8:	f8bc 3000 	ldrh.w	r3, [ip]
 8008cfc:	fb09 330a 	mla	r3, r9, sl, r3
 8008d00:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008d04:	42bd      	cmp	r5, r7
 8008d06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d0a:	d8e5      	bhi.n	8008cd8 <__multiply+0xfc>
 8008d0c:	9a01      	ldr	r2, [sp, #4]
 8008d0e:	50a3      	str	r3, [r4, r2]
 8008d10:	3404      	adds	r4, #4
 8008d12:	e79f      	b.n	8008c54 <__multiply+0x78>
 8008d14:	3e01      	subs	r6, #1
 8008d16:	e7a1      	b.n	8008c5c <__multiply+0x80>
 8008d18:	0800a472 	.word	0x0800a472
 8008d1c:	0800a52d 	.word	0x0800a52d

08008d20 <__pow5mult>:
 8008d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d24:	4615      	mov	r5, r2
 8008d26:	f012 0203 	ands.w	r2, r2, #3
 8008d2a:	4607      	mov	r7, r0
 8008d2c:	460e      	mov	r6, r1
 8008d2e:	d007      	beq.n	8008d40 <__pow5mult+0x20>
 8008d30:	4c25      	ldr	r4, [pc, #148]	@ (8008dc8 <__pow5mult+0xa8>)
 8008d32:	3a01      	subs	r2, #1
 8008d34:	2300      	movs	r3, #0
 8008d36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d3a:	f7ff fe5d 	bl	80089f8 <__multadd>
 8008d3e:	4606      	mov	r6, r0
 8008d40:	10ad      	asrs	r5, r5, #2
 8008d42:	d03d      	beq.n	8008dc0 <__pow5mult+0xa0>
 8008d44:	69fc      	ldr	r4, [r7, #28]
 8008d46:	b97c      	cbnz	r4, 8008d68 <__pow5mult+0x48>
 8008d48:	2010      	movs	r0, #16
 8008d4a:	f000 fc07 	bl	800955c <malloc>
 8008d4e:	4602      	mov	r2, r0
 8008d50:	61f8      	str	r0, [r7, #28]
 8008d52:	b928      	cbnz	r0, 8008d60 <__pow5mult+0x40>
 8008d54:	4b1d      	ldr	r3, [pc, #116]	@ (8008dcc <__pow5mult+0xac>)
 8008d56:	481e      	ldr	r0, [pc, #120]	@ (8008dd0 <__pow5mult+0xb0>)
 8008d58:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008d5c:	f000 fb82 	bl	8009464 <__assert_func>
 8008d60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d64:	6004      	str	r4, [r0, #0]
 8008d66:	60c4      	str	r4, [r0, #12]
 8008d68:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008d6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d70:	b94c      	cbnz	r4, 8008d86 <__pow5mult+0x66>
 8008d72:	f240 2171 	movw	r1, #625	@ 0x271
 8008d76:	4638      	mov	r0, r7
 8008d78:	f7ff ff1a 	bl	8008bb0 <__i2b>
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d82:	4604      	mov	r4, r0
 8008d84:	6003      	str	r3, [r0, #0]
 8008d86:	f04f 0900 	mov.w	r9, #0
 8008d8a:	07eb      	lsls	r3, r5, #31
 8008d8c:	d50a      	bpl.n	8008da4 <__pow5mult+0x84>
 8008d8e:	4631      	mov	r1, r6
 8008d90:	4622      	mov	r2, r4
 8008d92:	4638      	mov	r0, r7
 8008d94:	f7ff ff22 	bl	8008bdc <__multiply>
 8008d98:	4631      	mov	r1, r6
 8008d9a:	4680      	mov	r8, r0
 8008d9c:	4638      	mov	r0, r7
 8008d9e:	f7ff fe09 	bl	80089b4 <_Bfree>
 8008da2:	4646      	mov	r6, r8
 8008da4:	106d      	asrs	r5, r5, #1
 8008da6:	d00b      	beq.n	8008dc0 <__pow5mult+0xa0>
 8008da8:	6820      	ldr	r0, [r4, #0]
 8008daa:	b938      	cbnz	r0, 8008dbc <__pow5mult+0x9c>
 8008dac:	4622      	mov	r2, r4
 8008dae:	4621      	mov	r1, r4
 8008db0:	4638      	mov	r0, r7
 8008db2:	f7ff ff13 	bl	8008bdc <__multiply>
 8008db6:	6020      	str	r0, [r4, #0]
 8008db8:	f8c0 9000 	str.w	r9, [r0]
 8008dbc:	4604      	mov	r4, r0
 8008dbe:	e7e4      	b.n	8008d8a <__pow5mult+0x6a>
 8008dc0:	4630      	mov	r0, r6
 8008dc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dc6:	bf00      	nop
 8008dc8:	0800a71c 	.word	0x0800a71c
 8008dcc:	0800a516 	.word	0x0800a516
 8008dd0:	0800a52d 	.word	0x0800a52d

08008dd4 <__lshift>:
 8008dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dd8:	460c      	mov	r4, r1
 8008dda:	6849      	ldr	r1, [r1, #4]
 8008ddc:	6923      	ldr	r3, [r4, #16]
 8008dde:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008de2:	68a3      	ldr	r3, [r4, #8]
 8008de4:	4607      	mov	r7, r0
 8008de6:	4691      	mov	r9, r2
 8008de8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008dec:	f108 0601 	add.w	r6, r8, #1
 8008df0:	42b3      	cmp	r3, r6
 8008df2:	db0b      	blt.n	8008e0c <__lshift+0x38>
 8008df4:	4638      	mov	r0, r7
 8008df6:	f7ff fd9d 	bl	8008934 <_Balloc>
 8008dfa:	4605      	mov	r5, r0
 8008dfc:	b948      	cbnz	r0, 8008e12 <__lshift+0x3e>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	4b28      	ldr	r3, [pc, #160]	@ (8008ea4 <__lshift+0xd0>)
 8008e02:	4829      	ldr	r0, [pc, #164]	@ (8008ea8 <__lshift+0xd4>)
 8008e04:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008e08:	f000 fb2c 	bl	8009464 <__assert_func>
 8008e0c:	3101      	adds	r1, #1
 8008e0e:	005b      	lsls	r3, r3, #1
 8008e10:	e7ee      	b.n	8008df0 <__lshift+0x1c>
 8008e12:	2300      	movs	r3, #0
 8008e14:	f100 0114 	add.w	r1, r0, #20
 8008e18:	f100 0210 	add.w	r2, r0, #16
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	4553      	cmp	r3, sl
 8008e20:	db33      	blt.n	8008e8a <__lshift+0xb6>
 8008e22:	6920      	ldr	r0, [r4, #16]
 8008e24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e28:	f104 0314 	add.w	r3, r4, #20
 8008e2c:	f019 091f 	ands.w	r9, r9, #31
 8008e30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008e34:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008e38:	d02b      	beq.n	8008e92 <__lshift+0xbe>
 8008e3a:	f1c9 0e20 	rsb	lr, r9, #32
 8008e3e:	468a      	mov	sl, r1
 8008e40:	2200      	movs	r2, #0
 8008e42:	6818      	ldr	r0, [r3, #0]
 8008e44:	fa00 f009 	lsl.w	r0, r0, r9
 8008e48:	4310      	orrs	r0, r2
 8008e4a:	f84a 0b04 	str.w	r0, [sl], #4
 8008e4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e52:	459c      	cmp	ip, r3
 8008e54:	fa22 f20e 	lsr.w	r2, r2, lr
 8008e58:	d8f3      	bhi.n	8008e42 <__lshift+0x6e>
 8008e5a:	ebac 0304 	sub.w	r3, ip, r4
 8008e5e:	3b15      	subs	r3, #21
 8008e60:	f023 0303 	bic.w	r3, r3, #3
 8008e64:	3304      	adds	r3, #4
 8008e66:	f104 0015 	add.w	r0, r4, #21
 8008e6a:	4560      	cmp	r0, ip
 8008e6c:	bf88      	it	hi
 8008e6e:	2304      	movhi	r3, #4
 8008e70:	50ca      	str	r2, [r1, r3]
 8008e72:	b10a      	cbz	r2, 8008e78 <__lshift+0xa4>
 8008e74:	f108 0602 	add.w	r6, r8, #2
 8008e78:	3e01      	subs	r6, #1
 8008e7a:	4638      	mov	r0, r7
 8008e7c:	612e      	str	r6, [r5, #16]
 8008e7e:	4621      	mov	r1, r4
 8008e80:	f7ff fd98 	bl	80089b4 <_Bfree>
 8008e84:	4628      	mov	r0, r5
 8008e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e8a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008e8e:	3301      	adds	r3, #1
 8008e90:	e7c5      	b.n	8008e1e <__lshift+0x4a>
 8008e92:	3904      	subs	r1, #4
 8008e94:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e98:	f841 2f04 	str.w	r2, [r1, #4]!
 8008e9c:	459c      	cmp	ip, r3
 8008e9e:	d8f9      	bhi.n	8008e94 <__lshift+0xc0>
 8008ea0:	e7ea      	b.n	8008e78 <__lshift+0xa4>
 8008ea2:	bf00      	nop
 8008ea4:	0800a472 	.word	0x0800a472
 8008ea8:	0800a52d 	.word	0x0800a52d

08008eac <__mcmp>:
 8008eac:	690a      	ldr	r2, [r1, #16]
 8008eae:	4603      	mov	r3, r0
 8008eb0:	6900      	ldr	r0, [r0, #16]
 8008eb2:	1a80      	subs	r0, r0, r2
 8008eb4:	b530      	push	{r4, r5, lr}
 8008eb6:	d10e      	bne.n	8008ed6 <__mcmp+0x2a>
 8008eb8:	3314      	adds	r3, #20
 8008eba:	3114      	adds	r1, #20
 8008ebc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008ec0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008ec4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008ec8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008ecc:	4295      	cmp	r5, r2
 8008ece:	d003      	beq.n	8008ed8 <__mcmp+0x2c>
 8008ed0:	d205      	bcs.n	8008ede <__mcmp+0x32>
 8008ed2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008ed6:	bd30      	pop	{r4, r5, pc}
 8008ed8:	42a3      	cmp	r3, r4
 8008eda:	d3f3      	bcc.n	8008ec4 <__mcmp+0x18>
 8008edc:	e7fb      	b.n	8008ed6 <__mcmp+0x2a>
 8008ede:	2001      	movs	r0, #1
 8008ee0:	e7f9      	b.n	8008ed6 <__mcmp+0x2a>
	...

08008ee4 <__mdiff>:
 8008ee4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee8:	4689      	mov	r9, r1
 8008eea:	4606      	mov	r6, r0
 8008eec:	4611      	mov	r1, r2
 8008eee:	4648      	mov	r0, r9
 8008ef0:	4614      	mov	r4, r2
 8008ef2:	f7ff ffdb 	bl	8008eac <__mcmp>
 8008ef6:	1e05      	subs	r5, r0, #0
 8008ef8:	d112      	bne.n	8008f20 <__mdiff+0x3c>
 8008efa:	4629      	mov	r1, r5
 8008efc:	4630      	mov	r0, r6
 8008efe:	f7ff fd19 	bl	8008934 <_Balloc>
 8008f02:	4602      	mov	r2, r0
 8008f04:	b928      	cbnz	r0, 8008f12 <__mdiff+0x2e>
 8008f06:	4b3f      	ldr	r3, [pc, #252]	@ (8009004 <__mdiff+0x120>)
 8008f08:	f240 2137 	movw	r1, #567	@ 0x237
 8008f0c:	483e      	ldr	r0, [pc, #248]	@ (8009008 <__mdiff+0x124>)
 8008f0e:	f000 faa9 	bl	8009464 <__assert_func>
 8008f12:	2301      	movs	r3, #1
 8008f14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008f18:	4610      	mov	r0, r2
 8008f1a:	b003      	add	sp, #12
 8008f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f20:	bfbc      	itt	lt
 8008f22:	464b      	movlt	r3, r9
 8008f24:	46a1      	movlt	r9, r4
 8008f26:	4630      	mov	r0, r6
 8008f28:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008f2c:	bfba      	itte	lt
 8008f2e:	461c      	movlt	r4, r3
 8008f30:	2501      	movlt	r5, #1
 8008f32:	2500      	movge	r5, #0
 8008f34:	f7ff fcfe 	bl	8008934 <_Balloc>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	b918      	cbnz	r0, 8008f44 <__mdiff+0x60>
 8008f3c:	4b31      	ldr	r3, [pc, #196]	@ (8009004 <__mdiff+0x120>)
 8008f3e:	f240 2145 	movw	r1, #581	@ 0x245
 8008f42:	e7e3      	b.n	8008f0c <__mdiff+0x28>
 8008f44:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008f48:	6926      	ldr	r6, [r4, #16]
 8008f4a:	60c5      	str	r5, [r0, #12]
 8008f4c:	f109 0310 	add.w	r3, r9, #16
 8008f50:	f109 0514 	add.w	r5, r9, #20
 8008f54:	f104 0e14 	add.w	lr, r4, #20
 8008f58:	f100 0b14 	add.w	fp, r0, #20
 8008f5c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008f60:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008f64:	9301      	str	r3, [sp, #4]
 8008f66:	46d9      	mov	r9, fp
 8008f68:	f04f 0c00 	mov.w	ip, #0
 8008f6c:	9b01      	ldr	r3, [sp, #4]
 8008f6e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008f72:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008f76:	9301      	str	r3, [sp, #4]
 8008f78:	fa1f f38a 	uxth.w	r3, sl
 8008f7c:	4619      	mov	r1, r3
 8008f7e:	b283      	uxth	r3, r0
 8008f80:	1acb      	subs	r3, r1, r3
 8008f82:	0c00      	lsrs	r0, r0, #16
 8008f84:	4463      	add	r3, ip
 8008f86:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008f8a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008f8e:	b29b      	uxth	r3, r3
 8008f90:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008f94:	4576      	cmp	r6, lr
 8008f96:	f849 3b04 	str.w	r3, [r9], #4
 8008f9a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008f9e:	d8e5      	bhi.n	8008f6c <__mdiff+0x88>
 8008fa0:	1b33      	subs	r3, r6, r4
 8008fa2:	3b15      	subs	r3, #21
 8008fa4:	f023 0303 	bic.w	r3, r3, #3
 8008fa8:	3415      	adds	r4, #21
 8008faa:	3304      	adds	r3, #4
 8008fac:	42a6      	cmp	r6, r4
 8008fae:	bf38      	it	cc
 8008fb0:	2304      	movcc	r3, #4
 8008fb2:	441d      	add	r5, r3
 8008fb4:	445b      	add	r3, fp
 8008fb6:	461e      	mov	r6, r3
 8008fb8:	462c      	mov	r4, r5
 8008fba:	4544      	cmp	r4, r8
 8008fbc:	d30e      	bcc.n	8008fdc <__mdiff+0xf8>
 8008fbe:	f108 0103 	add.w	r1, r8, #3
 8008fc2:	1b49      	subs	r1, r1, r5
 8008fc4:	f021 0103 	bic.w	r1, r1, #3
 8008fc8:	3d03      	subs	r5, #3
 8008fca:	45a8      	cmp	r8, r5
 8008fcc:	bf38      	it	cc
 8008fce:	2100      	movcc	r1, #0
 8008fd0:	440b      	add	r3, r1
 8008fd2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008fd6:	b191      	cbz	r1, 8008ffe <__mdiff+0x11a>
 8008fd8:	6117      	str	r7, [r2, #16]
 8008fda:	e79d      	b.n	8008f18 <__mdiff+0x34>
 8008fdc:	f854 1b04 	ldr.w	r1, [r4], #4
 8008fe0:	46e6      	mov	lr, ip
 8008fe2:	0c08      	lsrs	r0, r1, #16
 8008fe4:	fa1c fc81 	uxtah	ip, ip, r1
 8008fe8:	4471      	add	r1, lr
 8008fea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008fee:	b289      	uxth	r1, r1
 8008ff0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008ff4:	f846 1b04 	str.w	r1, [r6], #4
 8008ff8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ffc:	e7dd      	b.n	8008fba <__mdiff+0xd6>
 8008ffe:	3f01      	subs	r7, #1
 8009000:	e7e7      	b.n	8008fd2 <__mdiff+0xee>
 8009002:	bf00      	nop
 8009004:	0800a472 	.word	0x0800a472
 8009008:	0800a52d 	.word	0x0800a52d

0800900c <__ulp>:
 800900c:	b082      	sub	sp, #8
 800900e:	ed8d 0b00 	vstr	d0, [sp]
 8009012:	9a01      	ldr	r2, [sp, #4]
 8009014:	4b0f      	ldr	r3, [pc, #60]	@ (8009054 <__ulp+0x48>)
 8009016:	4013      	ands	r3, r2
 8009018:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800901c:	2b00      	cmp	r3, #0
 800901e:	dc08      	bgt.n	8009032 <__ulp+0x26>
 8009020:	425b      	negs	r3, r3
 8009022:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009026:	ea4f 5223 	mov.w	r2, r3, asr #20
 800902a:	da04      	bge.n	8009036 <__ulp+0x2a>
 800902c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009030:	4113      	asrs	r3, r2
 8009032:	2200      	movs	r2, #0
 8009034:	e008      	b.n	8009048 <__ulp+0x3c>
 8009036:	f1a2 0314 	sub.w	r3, r2, #20
 800903a:	2b1e      	cmp	r3, #30
 800903c:	bfda      	itte	le
 800903e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009042:	40da      	lsrle	r2, r3
 8009044:	2201      	movgt	r2, #1
 8009046:	2300      	movs	r3, #0
 8009048:	4619      	mov	r1, r3
 800904a:	4610      	mov	r0, r2
 800904c:	ec41 0b10 	vmov	d0, r0, r1
 8009050:	b002      	add	sp, #8
 8009052:	4770      	bx	lr
 8009054:	7ff00000 	.word	0x7ff00000

08009058 <__b2d>:
 8009058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800905c:	6906      	ldr	r6, [r0, #16]
 800905e:	f100 0814 	add.w	r8, r0, #20
 8009062:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009066:	1f37      	subs	r7, r6, #4
 8009068:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800906c:	4610      	mov	r0, r2
 800906e:	f7ff fd53 	bl	8008b18 <__hi0bits>
 8009072:	f1c0 0320 	rsb	r3, r0, #32
 8009076:	280a      	cmp	r0, #10
 8009078:	600b      	str	r3, [r1, #0]
 800907a:	491b      	ldr	r1, [pc, #108]	@ (80090e8 <__b2d+0x90>)
 800907c:	dc15      	bgt.n	80090aa <__b2d+0x52>
 800907e:	f1c0 0c0b 	rsb	ip, r0, #11
 8009082:	fa22 f30c 	lsr.w	r3, r2, ip
 8009086:	45b8      	cmp	r8, r7
 8009088:	ea43 0501 	orr.w	r5, r3, r1
 800908c:	bf34      	ite	cc
 800908e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009092:	2300      	movcs	r3, #0
 8009094:	3015      	adds	r0, #21
 8009096:	fa02 f000 	lsl.w	r0, r2, r0
 800909a:	fa23 f30c 	lsr.w	r3, r3, ip
 800909e:	4303      	orrs	r3, r0
 80090a0:	461c      	mov	r4, r3
 80090a2:	ec45 4b10 	vmov	d0, r4, r5
 80090a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090aa:	45b8      	cmp	r8, r7
 80090ac:	bf3a      	itte	cc
 80090ae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80090b2:	f1a6 0708 	subcc.w	r7, r6, #8
 80090b6:	2300      	movcs	r3, #0
 80090b8:	380b      	subs	r0, #11
 80090ba:	d012      	beq.n	80090e2 <__b2d+0x8a>
 80090bc:	f1c0 0120 	rsb	r1, r0, #32
 80090c0:	fa23 f401 	lsr.w	r4, r3, r1
 80090c4:	4082      	lsls	r2, r0
 80090c6:	4322      	orrs	r2, r4
 80090c8:	4547      	cmp	r7, r8
 80090ca:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80090ce:	bf8c      	ite	hi
 80090d0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80090d4:	2200      	movls	r2, #0
 80090d6:	4083      	lsls	r3, r0
 80090d8:	40ca      	lsrs	r2, r1
 80090da:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80090de:	4313      	orrs	r3, r2
 80090e0:	e7de      	b.n	80090a0 <__b2d+0x48>
 80090e2:	ea42 0501 	orr.w	r5, r2, r1
 80090e6:	e7db      	b.n	80090a0 <__b2d+0x48>
 80090e8:	3ff00000 	.word	0x3ff00000

080090ec <__d2b>:
 80090ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80090f0:	460f      	mov	r7, r1
 80090f2:	2101      	movs	r1, #1
 80090f4:	ec59 8b10 	vmov	r8, r9, d0
 80090f8:	4616      	mov	r6, r2
 80090fa:	f7ff fc1b 	bl	8008934 <_Balloc>
 80090fe:	4604      	mov	r4, r0
 8009100:	b930      	cbnz	r0, 8009110 <__d2b+0x24>
 8009102:	4602      	mov	r2, r0
 8009104:	4b23      	ldr	r3, [pc, #140]	@ (8009194 <__d2b+0xa8>)
 8009106:	4824      	ldr	r0, [pc, #144]	@ (8009198 <__d2b+0xac>)
 8009108:	f240 310f 	movw	r1, #783	@ 0x30f
 800910c:	f000 f9aa 	bl	8009464 <__assert_func>
 8009110:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009114:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009118:	b10d      	cbz	r5, 800911e <__d2b+0x32>
 800911a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800911e:	9301      	str	r3, [sp, #4]
 8009120:	f1b8 0300 	subs.w	r3, r8, #0
 8009124:	d023      	beq.n	800916e <__d2b+0x82>
 8009126:	4668      	mov	r0, sp
 8009128:	9300      	str	r3, [sp, #0]
 800912a:	f7ff fd14 	bl	8008b56 <__lo0bits>
 800912e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009132:	b1d0      	cbz	r0, 800916a <__d2b+0x7e>
 8009134:	f1c0 0320 	rsb	r3, r0, #32
 8009138:	fa02 f303 	lsl.w	r3, r2, r3
 800913c:	430b      	orrs	r3, r1
 800913e:	40c2      	lsrs	r2, r0
 8009140:	6163      	str	r3, [r4, #20]
 8009142:	9201      	str	r2, [sp, #4]
 8009144:	9b01      	ldr	r3, [sp, #4]
 8009146:	61a3      	str	r3, [r4, #24]
 8009148:	2b00      	cmp	r3, #0
 800914a:	bf0c      	ite	eq
 800914c:	2201      	moveq	r2, #1
 800914e:	2202      	movne	r2, #2
 8009150:	6122      	str	r2, [r4, #16]
 8009152:	b1a5      	cbz	r5, 800917e <__d2b+0x92>
 8009154:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009158:	4405      	add	r5, r0
 800915a:	603d      	str	r5, [r7, #0]
 800915c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009160:	6030      	str	r0, [r6, #0]
 8009162:	4620      	mov	r0, r4
 8009164:	b003      	add	sp, #12
 8009166:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800916a:	6161      	str	r1, [r4, #20]
 800916c:	e7ea      	b.n	8009144 <__d2b+0x58>
 800916e:	a801      	add	r0, sp, #4
 8009170:	f7ff fcf1 	bl	8008b56 <__lo0bits>
 8009174:	9b01      	ldr	r3, [sp, #4]
 8009176:	6163      	str	r3, [r4, #20]
 8009178:	3020      	adds	r0, #32
 800917a:	2201      	movs	r2, #1
 800917c:	e7e8      	b.n	8009150 <__d2b+0x64>
 800917e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009182:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009186:	6038      	str	r0, [r7, #0]
 8009188:	6918      	ldr	r0, [r3, #16]
 800918a:	f7ff fcc5 	bl	8008b18 <__hi0bits>
 800918e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009192:	e7e5      	b.n	8009160 <__d2b+0x74>
 8009194:	0800a472 	.word	0x0800a472
 8009198:	0800a52d 	.word	0x0800a52d

0800919c <__ratio>:
 800919c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091a0:	b085      	sub	sp, #20
 80091a2:	e9cd 1000 	strd	r1, r0, [sp]
 80091a6:	a902      	add	r1, sp, #8
 80091a8:	f7ff ff56 	bl	8009058 <__b2d>
 80091ac:	9800      	ldr	r0, [sp, #0]
 80091ae:	a903      	add	r1, sp, #12
 80091b0:	ec55 4b10 	vmov	r4, r5, d0
 80091b4:	f7ff ff50 	bl	8009058 <__b2d>
 80091b8:	9b01      	ldr	r3, [sp, #4]
 80091ba:	6919      	ldr	r1, [r3, #16]
 80091bc:	9b00      	ldr	r3, [sp, #0]
 80091be:	691b      	ldr	r3, [r3, #16]
 80091c0:	1ac9      	subs	r1, r1, r3
 80091c2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80091c6:	1a9b      	subs	r3, r3, r2
 80091c8:	ec5b ab10 	vmov	sl, fp, d0
 80091cc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	bfce      	itee	gt
 80091d4:	462a      	movgt	r2, r5
 80091d6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80091da:	465a      	movle	r2, fp
 80091dc:	462f      	mov	r7, r5
 80091de:	46d9      	mov	r9, fp
 80091e0:	bfcc      	ite	gt
 80091e2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80091e6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80091ea:	464b      	mov	r3, r9
 80091ec:	4652      	mov	r2, sl
 80091ee:	4620      	mov	r0, r4
 80091f0:	4639      	mov	r1, r7
 80091f2:	f7f7 fb43 	bl	800087c <__aeabi_ddiv>
 80091f6:	ec41 0b10 	vmov	d0, r0, r1
 80091fa:	b005      	add	sp, #20
 80091fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009200 <__copybits>:
 8009200:	3901      	subs	r1, #1
 8009202:	b570      	push	{r4, r5, r6, lr}
 8009204:	1149      	asrs	r1, r1, #5
 8009206:	6914      	ldr	r4, [r2, #16]
 8009208:	3101      	adds	r1, #1
 800920a:	f102 0314 	add.w	r3, r2, #20
 800920e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009212:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009216:	1f05      	subs	r5, r0, #4
 8009218:	42a3      	cmp	r3, r4
 800921a:	d30c      	bcc.n	8009236 <__copybits+0x36>
 800921c:	1aa3      	subs	r3, r4, r2
 800921e:	3b11      	subs	r3, #17
 8009220:	f023 0303 	bic.w	r3, r3, #3
 8009224:	3211      	adds	r2, #17
 8009226:	42a2      	cmp	r2, r4
 8009228:	bf88      	it	hi
 800922a:	2300      	movhi	r3, #0
 800922c:	4418      	add	r0, r3
 800922e:	2300      	movs	r3, #0
 8009230:	4288      	cmp	r0, r1
 8009232:	d305      	bcc.n	8009240 <__copybits+0x40>
 8009234:	bd70      	pop	{r4, r5, r6, pc}
 8009236:	f853 6b04 	ldr.w	r6, [r3], #4
 800923a:	f845 6f04 	str.w	r6, [r5, #4]!
 800923e:	e7eb      	b.n	8009218 <__copybits+0x18>
 8009240:	f840 3b04 	str.w	r3, [r0], #4
 8009244:	e7f4      	b.n	8009230 <__copybits+0x30>

08009246 <__any_on>:
 8009246:	f100 0214 	add.w	r2, r0, #20
 800924a:	6900      	ldr	r0, [r0, #16]
 800924c:	114b      	asrs	r3, r1, #5
 800924e:	4298      	cmp	r0, r3
 8009250:	b510      	push	{r4, lr}
 8009252:	db11      	blt.n	8009278 <__any_on+0x32>
 8009254:	dd0a      	ble.n	800926c <__any_on+0x26>
 8009256:	f011 011f 	ands.w	r1, r1, #31
 800925a:	d007      	beq.n	800926c <__any_on+0x26>
 800925c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009260:	fa24 f001 	lsr.w	r0, r4, r1
 8009264:	fa00 f101 	lsl.w	r1, r0, r1
 8009268:	428c      	cmp	r4, r1
 800926a:	d10b      	bne.n	8009284 <__any_on+0x3e>
 800926c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009270:	4293      	cmp	r3, r2
 8009272:	d803      	bhi.n	800927c <__any_on+0x36>
 8009274:	2000      	movs	r0, #0
 8009276:	bd10      	pop	{r4, pc}
 8009278:	4603      	mov	r3, r0
 800927a:	e7f7      	b.n	800926c <__any_on+0x26>
 800927c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009280:	2900      	cmp	r1, #0
 8009282:	d0f5      	beq.n	8009270 <__any_on+0x2a>
 8009284:	2001      	movs	r0, #1
 8009286:	e7f6      	b.n	8009276 <__any_on+0x30>

08009288 <__sread>:
 8009288:	b510      	push	{r4, lr}
 800928a:	460c      	mov	r4, r1
 800928c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009290:	f000 f8a4 	bl	80093dc <_read_r>
 8009294:	2800      	cmp	r0, #0
 8009296:	bfab      	itete	ge
 8009298:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800929a:	89a3      	ldrhlt	r3, [r4, #12]
 800929c:	181b      	addge	r3, r3, r0
 800929e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80092a2:	bfac      	ite	ge
 80092a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80092a6:	81a3      	strhlt	r3, [r4, #12]
 80092a8:	bd10      	pop	{r4, pc}

080092aa <__swrite>:
 80092aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092ae:	461f      	mov	r7, r3
 80092b0:	898b      	ldrh	r3, [r1, #12]
 80092b2:	05db      	lsls	r3, r3, #23
 80092b4:	4605      	mov	r5, r0
 80092b6:	460c      	mov	r4, r1
 80092b8:	4616      	mov	r6, r2
 80092ba:	d505      	bpl.n	80092c8 <__swrite+0x1e>
 80092bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092c0:	2302      	movs	r3, #2
 80092c2:	2200      	movs	r2, #0
 80092c4:	f000 f878 	bl	80093b8 <_lseek_r>
 80092c8:	89a3      	ldrh	r3, [r4, #12]
 80092ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80092d2:	81a3      	strh	r3, [r4, #12]
 80092d4:	4632      	mov	r2, r6
 80092d6:	463b      	mov	r3, r7
 80092d8:	4628      	mov	r0, r5
 80092da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092de:	f000 b89f 	b.w	8009420 <_write_r>

080092e2 <__sseek>:
 80092e2:	b510      	push	{r4, lr}
 80092e4:	460c      	mov	r4, r1
 80092e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ea:	f000 f865 	bl	80093b8 <_lseek_r>
 80092ee:	1c43      	adds	r3, r0, #1
 80092f0:	89a3      	ldrh	r3, [r4, #12]
 80092f2:	bf15      	itete	ne
 80092f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80092f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80092fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80092fe:	81a3      	strheq	r3, [r4, #12]
 8009300:	bf18      	it	ne
 8009302:	81a3      	strhne	r3, [r4, #12]
 8009304:	bd10      	pop	{r4, pc}

08009306 <__sclose>:
 8009306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800930a:	f000 b89b 	b.w	8009444 <_close_r>

0800930e <_realloc_r>:
 800930e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009312:	4607      	mov	r7, r0
 8009314:	4614      	mov	r4, r2
 8009316:	460d      	mov	r5, r1
 8009318:	b921      	cbnz	r1, 8009324 <_realloc_r+0x16>
 800931a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800931e:	4611      	mov	r1, r2
 8009320:	f7ff b832 	b.w	8008388 <_malloc_r>
 8009324:	b92a      	cbnz	r2, 8009332 <_realloc_r+0x24>
 8009326:	f000 f8cf 	bl	80094c8 <_free_r>
 800932a:	4625      	mov	r5, r4
 800932c:	4628      	mov	r0, r5
 800932e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009332:	f000 f91b 	bl	800956c <_malloc_usable_size_r>
 8009336:	4284      	cmp	r4, r0
 8009338:	4606      	mov	r6, r0
 800933a:	d802      	bhi.n	8009342 <_realloc_r+0x34>
 800933c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009340:	d8f4      	bhi.n	800932c <_realloc_r+0x1e>
 8009342:	4621      	mov	r1, r4
 8009344:	4638      	mov	r0, r7
 8009346:	f7ff f81f 	bl	8008388 <_malloc_r>
 800934a:	4680      	mov	r8, r0
 800934c:	b908      	cbnz	r0, 8009352 <_realloc_r+0x44>
 800934e:	4645      	mov	r5, r8
 8009350:	e7ec      	b.n	800932c <_realloc_r+0x1e>
 8009352:	42b4      	cmp	r4, r6
 8009354:	4622      	mov	r2, r4
 8009356:	4629      	mov	r1, r5
 8009358:	bf28      	it	cs
 800935a:	4632      	movcs	r2, r6
 800935c:	f7fe fb45 	bl	80079ea <memcpy>
 8009360:	4629      	mov	r1, r5
 8009362:	4638      	mov	r0, r7
 8009364:	f000 f8b0 	bl	80094c8 <_free_r>
 8009368:	e7f1      	b.n	800934e <_realloc_r+0x40>

0800936a <__ascii_wctomb>:
 800936a:	4603      	mov	r3, r0
 800936c:	4608      	mov	r0, r1
 800936e:	b141      	cbz	r1, 8009382 <__ascii_wctomb+0x18>
 8009370:	2aff      	cmp	r2, #255	@ 0xff
 8009372:	d904      	bls.n	800937e <__ascii_wctomb+0x14>
 8009374:	228a      	movs	r2, #138	@ 0x8a
 8009376:	601a      	str	r2, [r3, #0]
 8009378:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800937c:	4770      	bx	lr
 800937e:	700a      	strb	r2, [r1, #0]
 8009380:	2001      	movs	r0, #1
 8009382:	4770      	bx	lr

08009384 <memmove>:
 8009384:	4288      	cmp	r0, r1
 8009386:	b510      	push	{r4, lr}
 8009388:	eb01 0402 	add.w	r4, r1, r2
 800938c:	d902      	bls.n	8009394 <memmove+0x10>
 800938e:	4284      	cmp	r4, r0
 8009390:	4623      	mov	r3, r4
 8009392:	d807      	bhi.n	80093a4 <memmove+0x20>
 8009394:	1e43      	subs	r3, r0, #1
 8009396:	42a1      	cmp	r1, r4
 8009398:	d008      	beq.n	80093ac <memmove+0x28>
 800939a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800939e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093a2:	e7f8      	b.n	8009396 <memmove+0x12>
 80093a4:	4402      	add	r2, r0
 80093a6:	4601      	mov	r1, r0
 80093a8:	428a      	cmp	r2, r1
 80093aa:	d100      	bne.n	80093ae <memmove+0x2a>
 80093ac:	bd10      	pop	{r4, pc}
 80093ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80093b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80093b6:	e7f7      	b.n	80093a8 <memmove+0x24>

080093b8 <_lseek_r>:
 80093b8:	b538      	push	{r3, r4, r5, lr}
 80093ba:	4d07      	ldr	r5, [pc, #28]	@ (80093d8 <_lseek_r+0x20>)
 80093bc:	4604      	mov	r4, r0
 80093be:	4608      	mov	r0, r1
 80093c0:	4611      	mov	r1, r2
 80093c2:	2200      	movs	r2, #0
 80093c4:	602a      	str	r2, [r5, #0]
 80093c6:	461a      	mov	r2, r3
 80093c8:	f7f9 fc21 	bl	8002c0e <_lseek>
 80093cc:	1c43      	adds	r3, r0, #1
 80093ce:	d102      	bne.n	80093d6 <_lseek_r+0x1e>
 80093d0:	682b      	ldr	r3, [r5, #0]
 80093d2:	b103      	cbz	r3, 80093d6 <_lseek_r+0x1e>
 80093d4:	6023      	str	r3, [r4, #0]
 80093d6:	bd38      	pop	{r3, r4, r5, pc}
 80093d8:	20000508 	.word	0x20000508

080093dc <_read_r>:
 80093dc:	b538      	push	{r3, r4, r5, lr}
 80093de:	4d07      	ldr	r5, [pc, #28]	@ (80093fc <_read_r+0x20>)
 80093e0:	4604      	mov	r4, r0
 80093e2:	4608      	mov	r0, r1
 80093e4:	4611      	mov	r1, r2
 80093e6:	2200      	movs	r2, #0
 80093e8:	602a      	str	r2, [r5, #0]
 80093ea:	461a      	mov	r2, r3
 80093ec:	f7f9 fbaf 	bl	8002b4e <_read>
 80093f0:	1c43      	adds	r3, r0, #1
 80093f2:	d102      	bne.n	80093fa <_read_r+0x1e>
 80093f4:	682b      	ldr	r3, [r5, #0]
 80093f6:	b103      	cbz	r3, 80093fa <_read_r+0x1e>
 80093f8:	6023      	str	r3, [r4, #0]
 80093fa:	bd38      	pop	{r3, r4, r5, pc}
 80093fc:	20000508 	.word	0x20000508

08009400 <_sbrk_r>:
 8009400:	b538      	push	{r3, r4, r5, lr}
 8009402:	4d06      	ldr	r5, [pc, #24]	@ (800941c <_sbrk_r+0x1c>)
 8009404:	2300      	movs	r3, #0
 8009406:	4604      	mov	r4, r0
 8009408:	4608      	mov	r0, r1
 800940a:	602b      	str	r3, [r5, #0]
 800940c:	f7f9 fc0c 	bl	8002c28 <_sbrk>
 8009410:	1c43      	adds	r3, r0, #1
 8009412:	d102      	bne.n	800941a <_sbrk_r+0x1a>
 8009414:	682b      	ldr	r3, [r5, #0]
 8009416:	b103      	cbz	r3, 800941a <_sbrk_r+0x1a>
 8009418:	6023      	str	r3, [r4, #0]
 800941a:	bd38      	pop	{r3, r4, r5, pc}
 800941c:	20000508 	.word	0x20000508

08009420 <_write_r>:
 8009420:	b538      	push	{r3, r4, r5, lr}
 8009422:	4d07      	ldr	r5, [pc, #28]	@ (8009440 <_write_r+0x20>)
 8009424:	4604      	mov	r4, r0
 8009426:	4608      	mov	r0, r1
 8009428:	4611      	mov	r1, r2
 800942a:	2200      	movs	r2, #0
 800942c:	602a      	str	r2, [r5, #0]
 800942e:	461a      	mov	r2, r3
 8009430:	f7f9 fbaa 	bl	8002b88 <_write>
 8009434:	1c43      	adds	r3, r0, #1
 8009436:	d102      	bne.n	800943e <_write_r+0x1e>
 8009438:	682b      	ldr	r3, [r5, #0]
 800943a:	b103      	cbz	r3, 800943e <_write_r+0x1e>
 800943c:	6023      	str	r3, [r4, #0]
 800943e:	bd38      	pop	{r3, r4, r5, pc}
 8009440:	20000508 	.word	0x20000508

08009444 <_close_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	4d06      	ldr	r5, [pc, #24]	@ (8009460 <_close_r+0x1c>)
 8009448:	2300      	movs	r3, #0
 800944a:	4604      	mov	r4, r0
 800944c:	4608      	mov	r0, r1
 800944e:	602b      	str	r3, [r5, #0]
 8009450:	f7f9 fbb6 	bl	8002bc0 <_close>
 8009454:	1c43      	adds	r3, r0, #1
 8009456:	d102      	bne.n	800945e <_close_r+0x1a>
 8009458:	682b      	ldr	r3, [r5, #0]
 800945a:	b103      	cbz	r3, 800945e <_close_r+0x1a>
 800945c:	6023      	str	r3, [r4, #0]
 800945e:	bd38      	pop	{r3, r4, r5, pc}
 8009460:	20000508 	.word	0x20000508

08009464 <__assert_func>:
 8009464:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009466:	4614      	mov	r4, r2
 8009468:	461a      	mov	r2, r3
 800946a:	4b09      	ldr	r3, [pc, #36]	@ (8009490 <__assert_func+0x2c>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4605      	mov	r5, r0
 8009470:	68d8      	ldr	r0, [r3, #12]
 8009472:	b14c      	cbz	r4, 8009488 <__assert_func+0x24>
 8009474:	4b07      	ldr	r3, [pc, #28]	@ (8009494 <__assert_func+0x30>)
 8009476:	9100      	str	r1, [sp, #0]
 8009478:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800947c:	4906      	ldr	r1, [pc, #24]	@ (8009498 <__assert_func+0x34>)
 800947e:	462b      	mov	r3, r5
 8009480:	f000 f87c 	bl	800957c <fiprintf>
 8009484:	f000 f88c 	bl	80095a0 <abort>
 8009488:	4b04      	ldr	r3, [pc, #16]	@ (800949c <__assert_func+0x38>)
 800948a:	461c      	mov	r4, r3
 800948c:	e7f3      	b.n	8009476 <__assert_func+0x12>
 800948e:	bf00      	nop
 8009490:	200001b4 	.word	0x200001b4
 8009494:	0800a586 	.word	0x0800a586
 8009498:	0800a593 	.word	0x0800a593
 800949c:	0800a5c1 	.word	0x0800a5c1

080094a0 <_calloc_r>:
 80094a0:	b570      	push	{r4, r5, r6, lr}
 80094a2:	fba1 5402 	umull	r5, r4, r1, r2
 80094a6:	b934      	cbnz	r4, 80094b6 <_calloc_r+0x16>
 80094a8:	4629      	mov	r1, r5
 80094aa:	f7fe ff6d 	bl	8008388 <_malloc_r>
 80094ae:	4606      	mov	r6, r0
 80094b0:	b928      	cbnz	r0, 80094be <_calloc_r+0x1e>
 80094b2:	4630      	mov	r0, r6
 80094b4:	bd70      	pop	{r4, r5, r6, pc}
 80094b6:	220c      	movs	r2, #12
 80094b8:	6002      	str	r2, [r0, #0]
 80094ba:	2600      	movs	r6, #0
 80094bc:	e7f9      	b.n	80094b2 <_calloc_r+0x12>
 80094be:	462a      	mov	r2, r5
 80094c0:	4621      	mov	r1, r4
 80094c2:	f7fe fa37 	bl	8007934 <memset>
 80094c6:	e7f4      	b.n	80094b2 <_calloc_r+0x12>

080094c8 <_free_r>:
 80094c8:	b538      	push	{r3, r4, r5, lr}
 80094ca:	4605      	mov	r5, r0
 80094cc:	2900      	cmp	r1, #0
 80094ce:	d041      	beq.n	8009554 <_free_r+0x8c>
 80094d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094d4:	1f0c      	subs	r4, r1, #4
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	bfb8      	it	lt
 80094da:	18e4      	addlt	r4, r4, r3
 80094dc:	f7ff fa1e 	bl	800891c <__malloc_lock>
 80094e0:	4a1d      	ldr	r2, [pc, #116]	@ (8009558 <_free_r+0x90>)
 80094e2:	6813      	ldr	r3, [r2, #0]
 80094e4:	b933      	cbnz	r3, 80094f4 <_free_r+0x2c>
 80094e6:	6063      	str	r3, [r4, #4]
 80094e8:	6014      	str	r4, [r2, #0]
 80094ea:	4628      	mov	r0, r5
 80094ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094f0:	f7ff ba1a 	b.w	8008928 <__malloc_unlock>
 80094f4:	42a3      	cmp	r3, r4
 80094f6:	d908      	bls.n	800950a <_free_r+0x42>
 80094f8:	6820      	ldr	r0, [r4, #0]
 80094fa:	1821      	adds	r1, r4, r0
 80094fc:	428b      	cmp	r3, r1
 80094fe:	bf01      	itttt	eq
 8009500:	6819      	ldreq	r1, [r3, #0]
 8009502:	685b      	ldreq	r3, [r3, #4]
 8009504:	1809      	addeq	r1, r1, r0
 8009506:	6021      	streq	r1, [r4, #0]
 8009508:	e7ed      	b.n	80094e6 <_free_r+0x1e>
 800950a:	461a      	mov	r2, r3
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	b10b      	cbz	r3, 8009514 <_free_r+0x4c>
 8009510:	42a3      	cmp	r3, r4
 8009512:	d9fa      	bls.n	800950a <_free_r+0x42>
 8009514:	6811      	ldr	r1, [r2, #0]
 8009516:	1850      	adds	r0, r2, r1
 8009518:	42a0      	cmp	r0, r4
 800951a:	d10b      	bne.n	8009534 <_free_r+0x6c>
 800951c:	6820      	ldr	r0, [r4, #0]
 800951e:	4401      	add	r1, r0
 8009520:	1850      	adds	r0, r2, r1
 8009522:	4283      	cmp	r3, r0
 8009524:	6011      	str	r1, [r2, #0]
 8009526:	d1e0      	bne.n	80094ea <_free_r+0x22>
 8009528:	6818      	ldr	r0, [r3, #0]
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	6053      	str	r3, [r2, #4]
 800952e:	4408      	add	r0, r1
 8009530:	6010      	str	r0, [r2, #0]
 8009532:	e7da      	b.n	80094ea <_free_r+0x22>
 8009534:	d902      	bls.n	800953c <_free_r+0x74>
 8009536:	230c      	movs	r3, #12
 8009538:	602b      	str	r3, [r5, #0]
 800953a:	e7d6      	b.n	80094ea <_free_r+0x22>
 800953c:	6820      	ldr	r0, [r4, #0]
 800953e:	1821      	adds	r1, r4, r0
 8009540:	428b      	cmp	r3, r1
 8009542:	bf04      	itt	eq
 8009544:	6819      	ldreq	r1, [r3, #0]
 8009546:	685b      	ldreq	r3, [r3, #4]
 8009548:	6063      	str	r3, [r4, #4]
 800954a:	bf04      	itt	eq
 800954c:	1809      	addeq	r1, r1, r0
 800954e:	6021      	streq	r1, [r4, #0]
 8009550:	6054      	str	r4, [r2, #4]
 8009552:	e7ca      	b.n	80094ea <_free_r+0x22>
 8009554:	bd38      	pop	{r3, r4, r5, pc}
 8009556:	bf00      	nop
 8009558:	20000504 	.word	0x20000504

0800955c <malloc>:
 800955c:	4b02      	ldr	r3, [pc, #8]	@ (8009568 <malloc+0xc>)
 800955e:	4601      	mov	r1, r0
 8009560:	6818      	ldr	r0, [r3, #0]
 8009562:	f7fe bf11 	b.w	8008388 <_malloc_r>
 8009566:	bf00      	nop
 8009568:	200001b4 	.word	0x200001b4

0800956c <_malloc_usable_size_r>:
 800956c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009570:	1f18      	subs	r0, r3, #4
 8009572:	2b00      	cmp	r3, #0
 8009574:	bfbc      	itt	lt
 8009576:	580b      	ldrlt	r3, [r1, r0]
 8009578:	18c0      	addlt	r0, r0, r3
 800957a:	4770      	bx	lr

0800957c <fiprintf>:
 800957c:	b40e      	push	{r1, r2, r3}
 800957e:	b503      	push	{r0, r1, lr}
 8009580:	4601      	mov	r1, r0
 8009582:	ab03      	add	r3, sp, #12
 8009584:	4805      	ldr	r0, [pc, #20]	@ (800959c <fiprintf+0x20>)
 8009586:	f853 2b04 	ldr.w	r2, [r3], #4
 800958a:	6800      	ldr	r0, [r0, #0]
 800958c:	9301      	str	r3, [sp, #4]
 800958e:	f000 f837 	bl	8009600 <_vfiprintf_r>
 8009592:	b002      	add	sp, #8
 8009594:	f85d eb04 	ldr.w	lr, [sp], #4
 8009598:	b003      	add	sp, #12
 800959a:	4770      	bx	lr
 800959c:	200001b4 	.word	0x200001b4

080095a0 <abort>:
 80095a0:	b508      	push	{r3, lr}
 80095a2:	2006      	movs	r0, #6
 80095a4:	f000 fa62 	bl	8009a6c <raise>
 80095a8:	2001      	movs	r0, #1
 80095aa:	f7f9 fac5 	bl	8002b38 <_exit>

080095ae <__sfputc_r>:
 80095ae:	6893      	ldr	r3, [r2, #8]
 80095b0:	3b01      	subs	r3, #1
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	b410      	push	{r4}
 80095b6:	6093      	str	r3, [r2, #8]
 80095b8:	da08      	bge.n	80095cc <__sfputc_r+0x1e>
 80095ba:	6994      	ldr	r4, [r2, #24]
 80095bc:	42a3      	cmp	r3, r4
 80095be:	db01      	blt.n	80095c4 <__sfputc_r+0x16>
 80095c0:	290a      	cmp	r1, #10
 80095c2:	d103      	bne.n	80095cc <__sfputc_r+0x1e>
 80095c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095c8:	f000 b932 	b.w	8009830 <__swbuf_r>
 80095cc:	6813      	ldr	r3, [r2, #0]
 80095ce:	1c58      	adds	r0, r3, #1
 80095d0:	6010      	str	r0, [r2, #0]
 80095d2:	7019      	strb	r1, [r3, #0]
 80095d4:	4608      	mov	r0, r1
 80095d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095da:	4770      	bx	lr

080095dc <__sfputs_r>:
 80095dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095de:	4606      	mov	r6, r0
 80095e0:	460f      	mov	r7, r1
 80095e2:	4614      	mov	r4, r2
 80095e4:	18d5      	adds	r5, r2, r3
 80095e6:	42ac      	cmp	r4, r5
 80095e8:	d101      	bne.n	80095ee <__sfputs_r+0x12>
 80095ea:	2000      	movs	r0, #0
 80095ec:	e007      	b.n	80095fe <__sfputs_r+0x22>
 80095ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095f2:	463a      	mov	r2, r7
 80095f4:	4630      	mov	r0, r6
 80095f6:	f7ff ffda 	bl	80095ae <__sfputc_r>
 80095fa:	1c43      	adds	r3, r0, #1
 80095fc:	d1f3      	bne.n	80095e6 <__sfputs_r+0xa>
 80095fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009600 <_vfiprintf_r>:
 8009600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009604:	460d      	mov	r5, r1
 8009606:	b09d      	sub	sp, #116	@ 0x74
 8009608:	4614      	mov	r4, r2
 800960a:	4698      	mov	r8, r3
 800960c:	4606      	mov	r6, r0
 800960e:	b118      	cbz	r0, 8009618 <_vfiprintf_r+0x18>
 8009610:	6a03      	ldr	r3, [r0, #32]
 8009612:	b90b      	cbnz	r3, 8009618 <_vfiprintf_r+0x18>
 8009614:	f7fd fab4 	bl	8006b80 <__sinit>
 8009618:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800961a:	07d9      	lsls	r1, r3, #31
 800961c:	d405      	bmi.n	800962a <_vfiprintf_r+0x2a>
 800961e:	89ab      	ldrh	r3, [r5, #12]
 8009620:	059a      	lsls	r2, r3, #22
 8009622:	d402      	bmi.n	800962a <_vfiprintf_r+0x2a>
 8009624:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009626:	f7fe f9de 	bl	80079e6 <__retarget_lock_acquire_recursive>
 800962a:	89ab      	ldrh	r3, [r5, #12]
 800962c:	071b      	lsls	r3, r3, #28
 800962e:	d501      	bpl.n	8009634 <_vfiprintf_r+0x34>
 8009630:	692b      	ldr	r3, [r5, #16]
 8009632:	b99b      	cbnz	r3, 800965c <_vfiprintf_r+0x5c>
 8009634:	4629      	mov	r1, r5
 8009636:	4630      	mov	r0, r6
 8009638:	f000 f938 	bl	80098ac <__swsetup_r>
 800963c:	b170      	cbz	r0, 800965c <_vfiprintf_r+0x5c>
 800963e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009640:	07dc      	lsls	r4, r3, #31
 8009642:	d504      	bpl.n	800964e <_vfiprintf_r+0x4e>
 8009644:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009648:	b01d      	add	sp, #116	@ 0x74
 800964a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800964e:	89ab      	ldrh	r3, [r5, #12]
 8009650:	0598      	lsls	r0, r3, #22
 8009652:	d4f7      	bmi.n	8009644 <_vfiprintf_r+0x44>
 8009654:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009656:	f7fe f9c7 	bl	80079e8 <__retarget_lock_release_recursive>
 800965a:	e7f3      	b.n	8009644 <_vfiprintf_r+0x44>
 800965c:	2300      	movs	r3, #0
 800965e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009660:	2320      	movs	r3, #32
 8009662:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009666:	f8cd 800c 	str.w	r8, [sp, #12]
 800966a:	2330      	movs	r3, #48	@ 0x30
 800966c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800981c <_vfiprintf_r+0x21c>
 8009670:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009674:	f04f 0901 	mov.w	r9, #1
 8009678:	4623      	mov	r3, r4
 800967a:	469a      	mov	sl, r3
 800967c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009680:	b10a      	cbz	r2, 8009686 <_vfiprintf_r+0x86>
 8009682:	2a25      	cmp	r2, #37	@ 0x25
 8009684:	d1f9      	bne.n	800967a <_vfiprintf_r+0x7a>
 8009686:	ebba 0b04 	subs.w	fp, sl, r4
 800968a:	d00b      	beq.n	80096a4 <_vfiprintf_r+0xa4>
 800968c:	465b      	mov	r3, fp
 800968e:	4622      	mov	r2, r4
 8009690:	4629      	mov	r1, r5
 8009692:	4630      	mov	r0, r6
 8009694:	f7ff ffa2 	bl	80095dc <__sfputs_r>
 8009698:	3001      	adds	r0, #1
 800969a:	f000 80a7 	beq.w	80097ec <_vfiprintf_r+0x1ec>
 800969e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096a0:	445a      	add	r2, fp
 80096a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80096a4:	f89a 3000 	ldrb.w	r3, [sl]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	f000 809f 	beq.w	80097ec <_vfiprintf_r+0x1ec>
 80096ae:	2300      	movs	r3, #0
 80096b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80096b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096b8:	f10a 0a01 	add.w	sl, sl, #1
 80096bc:	9304      	str	r3, [sp, #16]
 80096be:	9307      	str	r3, [sp, #28]
 80096c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80096c6:	4654      	mov	r4, sl
 80096c8:	2205      	movs	r2, #5
 80096ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096ce:	4853      	ldr	r0, [pc, #332]	@ (800981c <_vfiprintf_r+0x21c>)
 80096d0:	f7f6 fd9e 	bl	8000210 <memchr>
 80096d4:	9a04      	ldr	r2, [sp, #16]
 80096d6:	b9d8      	cbnz	r0, 8009710 <_vfiprintf_r+0x110>
 80096d8:	06d1      	lsls	r1, r2, #27
 80096da:	bf44      	itt	mi
 80096dc:	2320      	movmi	r3, #32
 80096de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096e2:	0713      	lsls	r3, r2, #28
 80096e4:	bf44      	itt	mi
 80096e6:	232b      	movmi	r3, #43	@ 0x2b
 80096e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096ec:	f89a 3000 	ldrb.w	r3, [sl]
 80096f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80096f2:	d015      	beq.n	8009720 <_vfiprintf_r+0x120>
 80096f4:	9a07      	ldr	r2, [sp, #28]
 80096f6:	4654      	mov	r4, sl
 80096f8:	2000      	movs	r0, #0
 80096fa:	f04f 0c0a 	mov.w	ip, #10
 80096fe:	4621      	mov	r1, r4
 8009700:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009704:	3b30      	subs	r3, #48	@ 0x30
 8009706:	2b09      	cmp	r3, #9
 8009708:	d94b      	bls.n	80097a2 <_vfiprintf_r+0x1a2>
 800970a:	b1b0      	cbz	r0, 800973a <_vfiprintf_r+0x13a>
 800970c:	9207      	str	r2, [sp, #28]
 800970e:	e014      	b.n	800973a <_vfiprintf_r+0x13a>
 8009710:	eba0 0308 	sub.w	r3, r0, r8
 8009714:	fa09 f303 	lsl.w	r3, r9, r3
 8009718:	4313      	orrs	r3, r2
 800971a:	9304      	str	r3, [sp, #16]
 800971c:	46a2      	mov	sl, r4
 800971e:	e7d2      	b.n	80096c6 <_vfiprintf_r+0xc6>
 8009720:	9b03      	ldr	r3, [sp, #12]
 8009722:	1d19      	adds	r1, r3, #4
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	9103      	str	r1, [sp, #12]
 8009728:	2b00      	cmp	r3, #0
 800972a:	bfbb      	ittet	lt
 800972c:	425b      	neglt	r3, r3
 800972e:	f042 0202 	orrlt.w	r2, r2, #2
 8009732:	9307      	strge	r3, [sp, #28]
 8009734:	9307      	strlt	r3, [sp, #28]
 8009736:	bfb8      	it	lt
 8009738:	9204      	strlt	r2, [sp, #16]
 800973a:	7823      	ldrb	r3, [r4, #0]
 800973c:	2b2e      	cmp	r3, #46	@ 0x2e
 800973e:	d10a      	bne.n	8009756 <_vfiprintf_r+0x156>
 8009740:	7863      	ldrb	r3, [r4, #1]
 8009742:	2b2a      	cmp	r3, #42	@ 0x2a
 8009744:	d132      	bne.n	80097ac <_vfiprintf_r+0x1ac>
 8009746:	9b03      	ldr	r3, [sp, #12]
 8009748:	1d1a      	adds	r2, r3, #4
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	9203      	str	r2, [sp, #12]
 800974e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009752:	3402      	adds	r4, #2
 8009754:	9305      	str	r3, [sp, #20]
 8009756:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800982c <_vfiprintf_r+0x22c>
 800975a:	7821      	ldrb	r1, [r4, #0]
 800975c:	2203      	movs	r2, #3
 800975e:	4650      	mov	r0, sl
 8009760:	f7f6 fd56 	bl	8000210 <memchr>
 8009764:	b138      	cbz	r0, 8009776 <_vfiprintf_r+0x176>
 8009766:	9b04      	ldr	r3, [sp, #16]
 8009768:	eba0 000a 	sub.w	r0, r0, sl
 800976c:	2240      	movs	r2, #64	@ 0x40
 800976e:	4082      	lsls	r2, r0
 8009770:	4313      	orrs	r3, r2
 8009772:	3401      	adds	r4, #1
 8009774:	9304      	str	r3, [sp, #16]
 8009776:	f814 1b01 	ldrb.w	r1, [r4], #1
 800977a:	4829      	ldr	r0, [pc, #164]	@ (8009820 <_vfiprintf_r+0x220>)
 800977c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009780:	2206      	movs	r2, #6
 8009782:	f7f6 fd45 	bl	8000210 <memchr>
 8009786:	2800      	cmp	r0, #0
 8009788:	d03f      	beq.n	800980a <_vfiprintf_r+0x20a>
 800978a:	4b26      	ldr	r3, [pc, #152]	@ (8009824 <_vfiprintf_r+0x224>)
 800978c:	bb1b      	cbnz	r3, 80097d6 <_vfiprintf_r+0x1d6>
 800978e:	9b03      	ldr	r3, [sp, #12]
 8009790:	3307      	adds	r3, #7
 8009792:	f023 0307 	bic.w	r3, r3, #7
 8009796:	3308      	adds	r3, #8
 8009798:	9303      	str	r3, [sp, #12]
 800979a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800979c:	443b      	add	r3, r7
 800979e:	9309      	str	r3, [sp, #36]	@ 0x24
 80097a0:	e76a      	b.n	8009678 <_vfiprintf_r+0x78>
 80097a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80097a6:	460c      	mov	r4, r1
 80097a8:	2001      	movs	r0, #1
 80097aa:	e7a8      	b.n	80096fe <_vfiprintf_r+0xfe>
 80097ac:	2300      	movs	r3, #0
 80097ae:	3401      	adds	r4, #1
 80097b0:	9305      	str	r3, [sp, #20]
 80097b2:	4619      	mov	r1, r3
 80097b4:	f04f 0c0a 	mov.w	ip, #10
 80097b8:	4620      	mov	r0, r4
 80097ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097be:	3a30      	subs	r2, #48	@ 0x30
 80097c0:	2a09      	cmp	r2, #9
 80097c2:	d903      	bls.n	80097cc <_vfiprintf_r+0x1cc>
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d0c6      	beq.n	8009756 <_vfiprintf_r+0x156>
 80097c8:	9105      	str	r1, [sp, #20]
 80097ca:	e7c4      	b.n	8009756 <_vfiprintf_r+0x156>
 80097cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80097d0:	4604      	mov	r4, r0
 80097d2:	2301      	movs	r3, #1
 80097d4:	e7f0      	b.n	80097b8 <_vfiprintf_r+0x1b8>
 80097d6:	ab03      	add	r3, sp, #12
 80097d8:	9300      	str	r3, [sp, #0]
 80097da:	462a      	mov	r2, r5
 80097dc:	4b12      	ldr	r3, [pc, #72]	@ (8009828 <_vfiprintf_r+0x228>)
 80097de:	a904      	add	r1, sp, #16
 80097e0:	4630      	mov	r0, r6
 80097e2:	f3af 8000 	nop.w
 80097e6:	4607      	mov	r7, r0
 80097e8:	1c78      	adds	r0, r7, #1
 80097ea:	d1d6      	bne.n	800979a <_vfiprintf_r+0x19a>
 80097ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80097ee:	07d9      	lsls	r1, r3, #31
 80097f0:	d405      	bmi.n	80097fe <_vfiprintf_r+0x1fe>
 80097f2:	89ab      	ldrh	r3, [r5, #12]
 80097f4:	059a      	lsls	r2, r3, #22
 80097f6:	d402      	bmi.n	80097fe <_vfiprintf_r+0x1fe>
 80097f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097fa:	f7fe f8f5 	bl	80079e8 <__retarget_lock_release_recursive>
 80097fe:	89ab      	ldrh	r3, [r5, #12]
 8009800:	065b      	lsls	r3, r3, #25
 8009802:	f53f af1f 	bmi.w	8009644 <_vfiprintf_r+0x44>
 8009806:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009808:	e71e      	b.n	8009648 <_vfiprintf_r+0x48>
 800980a:	ab03      	add	r3, sp, #12
 800980c:	9300      	str	r3, [sp, #0]
 800980e:	462a      	mov	r2, r5
 8009810:	4b05      	ldr	r3, [pc, #20]	@ (8009828 <_vfiprintf_r+0x228>)
 8009812:	a904      	add	r1, sp, #16
 8009814:	4630      	mov	r0, r6
 8009816:	f7fe feb7 	bl	8008588 <_printf_i>
 800981a:	e7e4      	b.n	80097e6 <_vfiprintf_r+0x1e6>
 800981c:	0800a4e3 	.word	0x0800a4e3
 8009820:	0800a4ed 	.word	0x0800a4ed
 8009824:	00000000 	.word	0x00000000
 8009828:	080095dd 	.word	0x080095dd
 800982c:	0800a4e9 	.word	0x0800a4e9

08009830 <__swbuf_r>:
 8009830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009832:	460e      	mov	r6, r1
 8009834:	4614      	mov	r4, r2
 8009836:	4605      	mov	r5, r0
 8009838:	b118      	cbz	r0, 8009842 <__swbuf_r+0x12>
 800983a:	6a03      	ldr	r3, [r0, #32]
 800983c:	b90b      	cbnz	r3, 8009842 <__swbuf_r+0x12>
 800983e:	f7fd f99f 	bl	8006b80 <__sinit>
 8009842:	69a3      	ldr	r3, [r4, #24]
 8009844:	60a3      	str	r3, [r4, #8]
 8009846:	89a3      	ldrh	r3, [r4, #12]
 8009848:	071a      	lsls	r2, r3, #28
 800984a:	d501      	bpl.n	8009850 <__swbuf_r+0x20>
 800984c:	6923      	ldr	r3, [r4, #16]
 800984e:	b943      	cbnz	r3, 8009862 <__swbuf_r+0x32>
 8009850:	4621      	mov	r1, r4
 8009852:	4628      	mov	r0, r5
 8009854:	f000 f82a 	bl	80098ac <__swsetup_r>
 8009858:	b118      	cbz	r0, 8009862 <__swbuf_r+0x32>
 800985a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800985e:	4638      	mov	r0, r7
 8009860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009862:	6823      	ldr	r3, [r4, #0]
 8009864:	6922      	ldr	r2, [r4, #16]
 8009866:	1a98      	subs	r0, r3, r2
 8009868:	6963      	ldr	r3, [r4, #20]
 800986a:	b2f6      	uxtb	r6, r6
 800986c:	4283      	cmp	r3, r0
 800986e:	4637      	mov	r7, r6
 8009870:	dc05      	bgt.n	800987e <__swbuf_r+0x4e>
 8009872:	4621      	mov	r1, r4
 8009874:	4628      	mov	r0, r5
 8009876:	f7ff f829 	bl	80088cc <_fflush_r>
 800987a:	2800      	cmp	r0, #0
 800987c:	d1ed      	bne.n	800985a <__swbuf_r+0x2a>
 800987e:	68a3      	ldr	r3, [r4, #8]
 8009880:	3b01      	subs	r3, #1
 8009882:	60a3      	str	r3, [r4, #8]
 8009884:	6823      	ldr	r3, [r4, #0]
 8009886:	1c5a      	adds	r2, r3, #1
 8009888:	6022      	str	r2, [r4, #0]
 800988a:	701e      	strb	r6, [r3, #0]
 800988c:	6962      	ldr	r2, [r4, #20]
 800988e:	1c43      	adds	r3, r0, #1
 8009890:	429a      	cmp	r2, r3
 8009892:	d004      	beq.n	800989e <__swbuf_r+0x6e>
 8009894:	89a3      	ldrh	r3, [r4, #12]
 8009896:	07db      	lsls	r3, r3, #31
 8009898:	d5e1      	bpl.n	800985e <__swbuf_r+0x2e>
 800989a:	2e0a      	cmp	r6, #10
 800989c:	d1df      	bne.n	800985e <__swbuf_r+0x2e>
 800989e:	4621      	mov	r1, r4
 80098a0:	4628      	mov	r0, r5
 80098a2:	f7ff f813 	bl	80088cc <_fflush_r>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	d0d9      	beq.n	800985e <__swbuf_r+0x2e>
 80098aa:	e7d6      	b.n	800985a <__swbuf_r+0x2a>

080098ac <__swsetup_r>:
 80098ac:	b538      	push	{r3, r4, r5, lr}
 80098ae:	4b29      	ldr	r3, [pc, #164]	@ (8009954 <__swsetup_r+0xa8>)
 80098b0:	4605      	mov	r5, r0
 80098b2:	6818      	ldr	r0, [r3, #0]
 80098b4:	460c      	mov	r4, r1
 80098b6:	b118      	cbz	r0, 80098c0 <__swsetup_r+0x14>
 80098b8:	6a03      	ldr	r3, [r0, #32]
 80098ba:	b90b      	cbnz	r3, 80098c0 <__swsetup_r+0x14>
 80098bc:	f7fd f960 	bl	8006b80 <__sinit>
 80098c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098c4:	0719      	lsls	r1, r3, #28
 80098c6:	d422      	bmi.n	800990e <__swsetup_r+0x62>
 80098c8:	06da      	lsls	r2, r3, #27
 80098ca:	d407      	bmi.n	80098dc <__swsetup_r+0x30>
 80098cc:	2209      	movs	r2, #9
 80098ce:	602a      	str	r2, [r5, #0]
 80098d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098d4:	81a3      	strh	r3, [r4, #12]
 80098d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80098da:	e033      	b.n	8009944 <__swsetup_r+0x98>
 80098dc:	0758      	lsls	r0, r3, #29
 80098de:	d512      	bpl.n	8009906 <__swsetup_r+0x5a>
 80098e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098e2:	b141      	cbz	r1, 80098f6 <__swsetup_r+0x4a>
 80098e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098e8:	4299      	cmp	r1, r3
 80098ea:	d002      	beq.n	80098f2 <__swsetup_r+0x46>
 80098ec:	4628      	mov	r0, r5
 80098ee:	f7ff fdeb 	bl	80094c8 <_free_r>
 80098f2:	2300      	movs	r3, #0
 80098f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80098f6:	89a3      	ldrh	r3, [r4, #12]
 80098f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80098fc:	81a3      	strh	r3, [r4, #12]
 80098fe:	2300      	movs	r3, #0
 8009900:	6063      	str	r3, [r4, #4]
 8009902:	6923      	ldr	r3, [r4, #16]
 8009904:	6023      	str	r3, [r4, #0]
 8009906:	89a3      	ldrh	r3, [r4, #12]
 8009908:	f043 0308 	orr.w	r3, r3, #8
 800990c:	81a3      	strh	r3, [r4, #12]
 800990e:	6923      	ldr	r3, [r4, #16]
 8009910:	b94b      	cbnz	r3, 8009926 <__swsetup_r+0x7a>
 8009912:	89a3      	ldrh	r3, [r4, #12]
 8009914:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800991c:	d003      	beq.n	8009926 <__swsetup_r+0x7a>
 800991e:	4621      	mov	r1, r4
 8009920:	4628      	mov	r0, r5
 8009922:	f000 f83f 	bl	80099a4 <__smakebuf_r>
 8009926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800992a:	f013 0201 	ands.w	r2, r3, #1
 800992e:	d00a      	beq.n	8009946 <__swsetup_r+0x9a>
 8009930:	2200      	movs	r2, #0
 8009932:	60a2      	str	r2, [r4, #8]
 8009934:	6962      	ldr	r2, [r4, #20]
 8009936:	4252      	negs	r2, r2
 8009938:	61a2      	str	r2, [r4, #24]
 800993a:	6922      	ldr	r2, [r4, #16]
 800993c:	b942      	cbnz	r2, 8009950 <__swsetup_r+0xa4>
 800993e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009942:	d1c5      	bne.n	80098d0 <__swsetup_r+0x24>
 8009944:	bd38      	pop	{r3, r4, r5, pc}
 8009946:	0799      	lsls	r1, r3, #30
 8009948:	bf58      	it	pl
 800994a:	6962      	ldrpl	r2, [r4, #20]
 800994c:	60a2      	str	r2, [r4, #8]
 800994e:	e7f4      	b.n	800993a <__swsetup_r+0x8e>
 8009950:	2000      	movs	r0, #0
 8009952:	e7f7      	b.n	8009944 <__swsetup_r+0x98>
 8009954:	200001b4 	.word	0x200001b4

08009958 <__swhatbuf_r>:
 8009958:	b570      	push	{r4, r5, r6, lr}
 800995a:	460c      	mov	r4, r1
 800995c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009960:	2900      	cmp	r1, #0
 8009962:	b096      	sub	sp, #88	@ 0x58
 8009964:	4615      	mov	r5, r2
 8009966:	461e      	mov	r6, r3
 8009968:	da0d      	bge.n	8009986 <__swhatbuf_r+0x2e>
 800996a:	89a3      	ldrh	r3, [r4, #12]
 800996c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009970:	f04f 0100 	mov.w	r1, #0
 8009974:	bf14      	ite	ne
 8009976:	2340      	movne	r3, #64	@ 0x40
 8009978:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800997c:	2000      	movs	r0, #0
 800997e:	6031      	str	r1, [r6, #0]
 8009980:	602b      	str	r3, [r5, #0]
 8009982:	b016      	add	sp, #88	@ 0x58
 8009984:	bd70      	pop	{r4, r5, r6, pc}
 8009986:	466a      	mov	r2, sp
 8009988:	f000 f89c 	bl	8009ac4 <_fstat_r>
 800998c:	2800      	cmp	r0, #0
 800998e:	dbec      	blt.n	800996a <__swhatbuf_r+0x12>
 8009990:	9901      	ldr	r1, [sp, #4]
 8009992:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009996:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800999a:	4259      	negs	r1, r3
 800999c:	4159      	adcs	r1, r3
 800999e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80099a2:	e7eb      	b.n	800997c <__swhatbuf_r+0x24>

080099a4 <__smakebuf_r>:
 80099a4:	898b      	ldrh	r3, [r1, #12]
 80099a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099a8:	079d      	lsls	r5, r3, #30
 80099aa:	4606      	mov	r6, r0
 80099ac:	460c      	mov	r4, r1
 80099ae:	d507      	bpl.n	80099c0 <__smakebuf_r+0x1c>
 80099b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80099b4:	6023      	str	r3, [r4, #0]
 80099b6:	6123      	str	r3, [r4, #16]
 80099b8:	2301      	movs	r3, #1
 80099ba:	6163      	str	r3, [r4, #20]
 80099bc:	b003      	add	sp, #12
 80099be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099c0:	ab01      	add	r3, sp, #4
 80099c2:	466a      	mov	r2, sp
 80099c4:	f7ff ffc8 	bl	8009958 <__swhatbuf_r>
 80099c8:	9f00      	ldr	r7, [sp, #0]
 80099ca:	4605      	mov	r5, r0
 80099cc:	4639      	mov	r1, r7
 80099ce:	4630      	mov	r0, r6
 80099d0:	f7fe fcda 	bl	8008388 <_malloc_r>
 80099d4:	b948      	cbnz	r0, 80099ea <__smakebuf_r+0x46>
 80099d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099da:	059a      	lsls	r2, r3, #22
 80099dc:	d4ee      	bmi.n	80099bc <__smakebuf_r+0x18>
 80099de:	f023 0303 	bic.w	r3, r3, #3
 80099e2:	f043 0302 	orr.w	r3, r3, #2
 80099e6:	81a3      	strh	r3, [r4, #12]
 80099e8:	e7e2      	b.n	80099b0 <__smakebuf_r+0xc>
 80099ea:	89a3      	ldrh	r3, [r4, #12]
 80099ec:	6020      	str	r0, [r4, #0]
 80099ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099f2:	81a3      	strh	r3, [r4, #12]
 80099f4:	9b01      	ldr	r3, [sp, #4]
 80099f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80099fa:	b15b      	cbz	r3, 8009a14 <__smakebuf_r+0x70>
 80099fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a00:	4630      	mov	r0, r6
 8009a02:	f000 f83b 	bl	8009a7c <_isatty_r>
 8009a06:	b128      	cbz	r0, 8009a14 <__smakebuf_r+0x70>
 8009a08:	89a3      	ldrh	r3, [r4, #12]
 8009a0a:	f023 0303 	bic.w	r3, r3, #3
 8009a0e:	f043 0301 	orr.w	r3, r3, #1
 8009a12:	81a3      	strh	r3, [r4, #12]
 8009a14:	89a3      	ldrh	r3, [r4, #12]
 8009a16:	431d      	orrs	r5, r3
 8009a18:	81a5      	strh	r5, [r4, #12]
 8009a1a:	e7cf      	b.n	80099bc <__smakebuf_r+0x18>

08009a1c <_raise_r>:
 8009a1c:	291f      	cmp	r1, #31
 8009a1e:	b538      	push	{r3, r4, r5, lr}
 8009a20:	4605      	mov	r5, r0
 8009a22:	460c      	mov	r4, r1
 8009a24:	d904      	bls.n	8009a30 <_raise_r+0x14>
 8009a26:	2316      	movs	r3, #22
 8009a28:	6003      	str	r3, [r0, #0]
 8009a2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a2e:	bd38      	pop	{r3, r4, r5, pc}
 8009a30:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009a32:	b112      	cbz	r2, 8009a3a <_raise_r+0x1e>
 8009a34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a38:	b94b      	cbnz	r3, 8009a4e <_raise_r+0x32>
 8009a3a:	4628      	mov	r0, r5
 8009a3c:	f000 f840 	bl	8009ac0 <_getpid_r>
 8009a40:	4622      	mov	r2, r4
 8009a42:	4601      	mov	r1, r0
 8009a44:	4628      	mov	r0, r5
 8009a46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a4a:	f000 b827 	b.w	8009a9c <_kill_r>
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	d00a      	beq.n	8009a68 <_raise_r+0x4c>
 8009a52:	1c59      	adds	r1, r3, #1
 8009a54:	d103      	bne.n	8009a5e <_raise_r+0x42>
 8009a56:	2316      	movs	r3, #22
 8009a58:	6003      	str	r3, [r0, #0]
 8009a5a:	2001      	movs	r0, #1
 8009a5c:	e7e7      	b.n	8009a2e <_raise_r+0x12>
 8009a5e:	2100      	movs	r1, #0
 8009a60:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009a64:	4620      	mov	r0, r4
 8009a66:	4798      	blx	r3
 8009a68:	2000      	movs	r0, #0
 8009a6a:	e7e0      	b.n	8009a2e <_raise_r+0x12>

08009a6c <raise>:
 8009a6c:	4b02      	ldr	r3, [pc, #8]	@ (8009a78 <raise+0xc>)
 8009a6e:	4601      	mov	r1, r0
 8009a70:	6818      	ldr	r0, [r3, #0]
 8009a72:	f7ff bfd3 	b.w	8009a1c <_raise_r>
 8009a76:	bf00      	nop
 8009a78:	200001b4 	.word	0x200001b4

08009a7c <_isatty_r>:
 8009a7c:	b538      	push	{r3, r4, r5, lr}
 8009a7e:	4d06      	ldr	r5, [pc, #24]	@ (8009a98 <_isatty_r+0x1c>)
 8009a80:	2300      	movs	r3, #0
 8009a82:	4604      	mov	r4, r0
 8009a84:	4608      	mov	r0, r1
 8009a86:	602b      	str	r3, [r5, #0]
 8009a88:	f7f9 f8b6 	bl	8002bf8 <_isatty>
 8009a8c:	1c43      	adds	r3, r0, #1
 8009a8e:	d102      	bne.n	8009a96 <_isatty_r+0x1a>
 8009a90:	682b      	ldr	r3, [r5, #0]
 8009a92:	b103      	cbz	r3, 8009a96 <_isatty_r+0x1a>
 8009a94:	6023      	str	r3, [r4, #0]
 8009a96:	bd38      	pop	{r3, r4, r5, pc}
 8009a98:	20000508 	.word	0x20000508

08009a9c <_kill_r>:
 8009a9c:	b538      	push	{r3, r4, r5, lr}
 8009a9e:	4d07      	ldr	r5, [pc, #28]	@ (8009abc <_kill_r+0x20>)
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	4604      	mov	r4, r0
 8009aa4:	4608      	mov	r0, r1
 8009aa6:	4611      	mov	r1, r2
 8009aa8:	602b      	str	r3, [r5, #0]
 8009aaa:	f7f9 f835 	bl	8002b18 <_kill>
 8009aae:	1c43      	adds	r3, r0, #1
 8009ab0:	d102      	bne.n	8009ab8 <_kill_r+0x1c>
 8009ab2:	682b      	ldr	r3, [r5, #0]
 8009ab4:	b103      	cbz	r3, 8009ab8 <_kill_r+0x1c>
 8009ab6:	6023      	str	r3, [r4, #0]
 8009ab8:	bd38      	pop	{r3, r4, r5, pc}
 8009aba:	bf00      	nop
 8009abc:	20000508 	.word	0x20000508

08009ac0 <_getpid_r>:
 8009ac0:	f7f9 b822 	b.w	8002b08 <_getpid>

08009ac4 <_fstat_r>:
 8009ac4:	b538      	push	{r3, r4, r5, lr}
 8009ac6:	4d07      	ldr	r5, [pc, #28]	@ (8009ae4 <_fstat_r+0x20>)
 8009ac8:	2300      	movs	r3, #0
 8009aca:	4604      	mov	r4, r0
 8009acc:	4608      	mov	r0, r1
 8009ace:	4611      	mov	r1, r2
 8009ad0:	602b      	str	r3, [r5, #0]
 8009ad2:	f7f9 f881 	bl	8002bd8 <_fstat>
 8009ad6:	1c43      	adds	r3, r0, #1
 8009ad8:	d102      	bne.n	8009ae0 <_fstat_r+0x1c>
 8009ada:	682b      	ldr	r3, [r5, #0]
 8009adc:	b103      	cbz	r3, 8009ae0 <_fstat_r+0x1c>
 8009ade:	6023      	str	r3, [r4, #0]
 8009ae0:	bd38      	pop	{r3, r4, r5, pc}
 8009ae2:	bf00      	nop
 8009ae4:	20000508 	.word	0x20000508

08009ae8 <lroundf>:
 8009ae8:	ee10 1a10 	vmov	r1, s0
 8009aec:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 8009af0:	2900      	cmp	r1, #0
 8009af2:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 8009af6:	bfac      	ite	ge
 8009af8:	2001      	movge	r0, #1
 8009afa:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 8009afe:	2a1e      	cmp	r2, #30
 8009b00:	dc1a      	bgt.n	8009b38 <lroundf+0x50>
 8009b02:	2a00      	cmp	r2, #0
 8009b04:	da03      	bge.n	8009b0e <lroundf+0x26>
 8009b06:	3201      	adds	r2, #1
 8009b08:	bf18      	it	ne
 8009b0a:	2000      	movne	r0, #0
 8009b0c:	4770      	bx	lr
 8009b0e:	2a16      	cmp	r2, #22
 8009b10:	bfd8      	it	le
 8009b12:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 8009b16:	f3c1 0116 	ubfx	r1, r1, #0, #23
 8009b1a:	bfd8      	it	le
 8009b1c:	4113      	asrle	r3, r2
 8009b1e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8009b22:	bfcd      	iteet	gt
 8009b24:	3b96      	subgt	r3, #150	@ 0x96
 8009b26:	185b      	addle	r3, r3, r1
 8009b28:	f1c2 0217 	rsble	r2, r2, #23
 8009b2c:	fa01 f303 	lslgt.w	r3, r1, r3
 8009b30:	bfd8      	it	le
 8009b32:	40d3      	lsrle	r3, r2
 8009b34:	4358      	muls	r0, r3
 8009b36:	4770      	bx	lr
 8009b38:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009b3c:	ee17 0a90 	vmov	r0, s15
 8009b40:	4770      	bx	lr
	...

08009b44 <ceilf>:
 8009b44:	ee10 3a10 	vmov	r3, s0
 8009b48:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009b4c:	3a7f      	subs	r2, #127	@ 0x7f
 8009b4e:	2a16      	cmp	r2, #22
 8009b50:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009b54:	dc2b      	bgt.n	8009bae <ceilf+0x6a>
 8009b56:	2a00      	cmp	r2, #0
 8009b58:	da12      	bge.n	8009b80 <ceilf+0x3c>
 8009b5a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009bc0 <ceilf+0x7c>
 8009b5e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009b62:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b6a:	dd06      	ble.n	8009b7a <ceilf+0x36>
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	db24      	blt.n	8009bba <ceilf+0x76>
 8009b70:	2900      	cmp	r1, #0
 8009b72:	bf14      	ite	ne
 8009b74:	f04f 537e 	movne.w	r3, #1065353216	@ 0x3f800000
 8009b78:	2300      	moveq	r3, #0
 8009b7a:	ee00 3a10 	vmov	s0, r3
 8009b7e:	4770      	bx	lr
 8009b80:	4910      	ldr	r1, [pc, #64]	@ (8009bc4 <ceilf+0x80>)
 8009b82:	4111      	asrs	r1, r2
 8009b84:	420b      	tst	r3, r1
 8009b86:	d0fa      	beq.n	8009b7e <ceilf+0x3a>
 8009b88:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8009bc0 <ceilf+0x7c>
 8009b8c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009b90:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b98:	ddef      	ble.n	8009b7a <ceilf+0x36>
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	bfc2      	ittt	gt
 8009b9e:	f44f 0000 	movgt.w	r0, #8388608	@ 0x800000
 8009ba2:	fa40 f202 	asrgt.w	r2, r0, r2
 8009ba6:	189b      	addgt	r3, r3, r2
 8009ba8:	ea23 0301 	bic.w	r3, r3, r1
 8009bac:	e7e5      	b.n	8009b7a <ceilf+0x36>
 8009bae:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009bb2:	d3e4      	bcc.n	8009b7e <ceilf+0x3a>
 8009bb4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009bb8:	4770      	bx	lr
 8009bba:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009bbe:	e7dc      	b.n	8009b7a <ceilf+0x36>
 8009bc0:	7149f2ca 	.word	0x7149f2ca
 8009bc4:	007fffff 	.word	0x007fffff

08009bc8 <_init>:
 8009bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bca:	bf00      	nop
 8009bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bce:	bc08      	pop	{r3}
 8009bd0:	469e      	mov	lr, r3
 8009bd2:	4770      	bx	lr

08009bd4 <_fini>:
 8009bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bd6:	bf00      	nop
 8009bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bda:	bc08      	pop	{r3}
 8009bdc:	469e      	mov	lr, r3
 8009bde:	4770      	bx	lr
