#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 20 21:38:55 2019
# Process ID: 5232
# Current directory: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31720 D:\Documents HDD\School\Cmpe 125\Cmpe 125 Projects\4_bit_ALU\4_bit_ALU.xpr
# Log file: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/vivado.log
# Journal file: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU_behav xil_defaultlib.sc_four_bit_ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_four_bit_ALU_behav -key {Behavioral:sim_1:Functional:sc_four_bit_ALU} -tclbatch {sc_four_bit_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Documents' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v} w ]
add_files -fileset sim_1 {{D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v}}
update_compile_order -fileset sim_1
set_property top sc_four_bit_ALU_ [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_four_bit_ALU_
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_ALU
Compiling module xil_defaultlib.sc_four_bit_ALU_
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_four_bit_ALU__behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Documents -notrace
couldn't read file "D:/Documents": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 20 21:42:36 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_four_bit_ALU__behav -key {Behavioral:sim_1:Functional:sc_four_bit_ALU_} -tclbatch {sc_four_bit_ALU_.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sc_four_bit_ALU_.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_four_bit_ALU__behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 890.383 ; gain = 10.289
export_ip_user_files -of_objects  [get_files {{D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU.v}}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_four_bit_ALU_
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_ALU
Compiling module xil_defaultlib.sc_four_bit_ALU_
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_four_bit_ALU__behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 899.992 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_four_bit_ALU_
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_ALU
Compiling module xil_defaultlib.sc_four_bit_ALU_
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_four_bit_ALU__behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 900.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_four_bit_ALU_
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_ALU
Compiling module xil_defaultlib.sc_four_bit_ALU_
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_four_bit_ALU__behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_four_bit_ALU_
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_ALU
Compiling module xil_defaultlib.sc_four_bit_ALU_
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_four_bit_ALU__behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 905.484 ; gain = 0.000
add_bp {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v} 63
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Documents' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/Documents' in the design.

add_bp {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v} 63
remove_bps -file {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v} -line 63
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_four_bit_ALU_
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_ALU
Compiling module xil_defaultlib.sc_four_bit_ALU_
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_four_bit_ALU__behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_four_bit_ALU_
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_ALU
Compiling module xil_defaultlib.sc_four_bit_ALU_
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_four_bit_ALU__behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_four_bit_ALU_
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_ALU
Compiling module xil_defaultlib.sc_four_bit_ALU_
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_four_bit_ALU__behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_four_bit_ALU_
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_ALU
Compiling module xil_defaultlib.sc_four_bit_ALU_
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_four_bit_ALU__behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_four_bit_ALU_' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_four_bit_ALU__vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/sc_four_bit_ALU_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_four_bit_ALU_
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_ALU
Compiling module xil_defaultlib.sc_four_bit_ALU_
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_four_bit_ALU__behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/constrs_1
file mkdir D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/constrs_1
file mkdir D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/constrs_1
file mkdir {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/constrs_1/new}
close [ open {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/constrs_1/new/four_bit_ALU_const.xdc} w ]
add_files -fileset constrs_1 {{D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/constrs_1/new/four_bit_ALU_const.xdc}}
close [ open {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU_fpga.v} w ]
add_files {{D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/four_bit_ALU_fpga.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/voting_machine/voting_machine.srcs/sources_1/new/clk_gen.v} {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_shift_rotate/4_bit_shift_rotate.srcs/sources_1/new/bcb_to_7seg.v} {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/voting_machine/voting_machine.srcs/sources_1/new/led_mux.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 20 23:24:56 2019] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/synth_1/runme.log
[Wed Feb 20 23:24:56 2019] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 20 23:26:55 2019] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/synth_1/runme.log
[Wed Feb 20 23:26:55 2019] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 20 23:28:40 2019] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/synth_1/runme.log
[Wed Feb 20 23:28:40 2019] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 20 23:30:43 2019] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/synth_1/runme.log
[Wed Feb 20 23:30:43 2019] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 20 23:33:39 2019] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/synth_1/runme.log
[Wed Feb 20 23:33:39 2019] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 20 23:36:42 2019] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/synth_1/runme.log
[Wed Feb 20 23:36:42 2019] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6143A
set_property PROGRAM.FILE {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/impl_1/four_bit_ALU_fpga.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_ALU/4_bit_ALU.runs/impl_1/four_bit_ALU_fpga.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA6143A
