*******************************************
* Sentinel-PSI SSO Channel Builder (2023 R2, * * ?1986-2023 ANSYS, Inc. All rights reserved. Unauthorized use, distribution, or duplication is prohibited. This product is subject to U.S. laws governing export and re-export.  For full Legal Notice, see documentation.)
                   *
*                                         *
* * ?1986-2023 ANSYS, Inc. All rights reserved. Unauthorized use, distribution, or duplication is prohibited. This product is subject to U.S. laws governing export and re-export.  For full Legal Notice, see documentation.
*  Job: D:\Persional\02 SIwave\07 CPA\Workflow\CPA Radhawk RLGC.siwaveresults\0000_CPA_Sim_1\ 0000_CPA_Sim_1                      
*******************************************
* CPP info for component = FCHIP_FCHIP           

* Begin Chip Package Protocol
* 
* Start Version Info
* CPP_Version 1.1
* Generator_Program SIwave_CPA 2023 R2
* End Version Info
* 
* Start Design Property
* DesignType Package
* End Design Property
*
* Start Package Property
* PkgType flipchip dieup
* End Package Property
*
* Start Units
* Length um
* End Units
*
* Start Power Ground Ports
* FCHIP_FCHIP-K4 : (-1.237500E+03 -1.125000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-J4 : (-1.237500E+03 1.125000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-H4 : (-1.237500E+03 3.375000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-G4 : (-1.237500E+03 5.625000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-F4 : (-1.237500E+03 7.875000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-E4 : (-1.237500E+03 1.012500E+03) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-D4 : (-1.237500E+03 1.237500E+03) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-C4 : (-1.237500E+03 1.462500E+03) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-T5 : (-1.012500E+03 -1.462500E+03) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-R5 : (-1.012500E+03 -1.237500E+03) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-P5 : (-1.012500E+03 -1.012500E+03) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-N5 : (-1.012500E+03 -7.875000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-M5 : (-1.012500E+03 -5.625000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-L5 : (-1.012500E+03 -3.375000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-K5 : (-1.012500E+03 -1.125000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-J5 : (-1.012500E+03 1.125000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-H5 : (-1.012500E+03 3.375000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-G5 : (-1.012500E+03 5.625000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-F5 : (-1.012500E+03 7.875000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-E5 : (-1.012500E+03 1.012500E+03) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-D5 : (-1.012500E+03 1.237500E+03) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-C5 : (-1.012500E+03 1.462500E+03) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-U7 : (-5.625000E+02 -1.687500E+03) : FCHIP_VDD_15_Group_0  = VDD_15 : FCHIP_VDD_15_Group_0 : OTHER
* FCHIP_FCHIP-B7 : (-5.625000E+02 1.687500E+03) : FCHIP_VDD_15_Group_1  = VDD_15 : FCHIP_VDD_15_Group_1 : OTHER
* FCHIP_FCHIP-U8 : (-3.375000E+02 -1.687500E+03) : FCHIP_VDD_15_Group_0  = VDD_15 : FCHIP_VDD_15_Group_0 : OTHER
* FCHIP_FCHIP-B8 : (-3.375000E+02 1.687500E+03) : FCHIP_VDD_15_Group_1  = VDD_15 : FCHIP_VDD_15_Group_1 : OTHER
* FCHIP_FCHIP-V9 : (-1.125000E+02 -1.912500E+03) : FCHIP_VDD_15_Group_0  = VDD_15 : FCHIP_VDD_15_Group_0 : OTHER
* FCHIP_FCHIP-U9 : (-1.125000E+02 -1.687500E+03) : FCHIP_VDD_15_Group_0  = VDD_15 : FCHIP_VDD_15_Group_0 : OTHER
* FCHIP_FCHIP-B9 : (-1.125000E+02 1.687500E+03) : FCHIP_VDD_15_Group_1  = VDD_15 : FCHIP_VDD_15_Group_1 : OTHER
* FCHIP_FCHIP-A9 : (-1.125000E+02 1.912500E+03) : FCHIP_VDD_15_Group_1  = VDD_15 : FCHIP_VDD_15_Group_1 : OTHER
* FCHIP_FCHIP-V10 : (1.125000E+02 -1.912500E+03) : FCHIP_VDD_15_Group_2  = VDD_15 : FCHIP_VDD_15_Group_2 : OTHER
* FCHIP_FCHIP-U10 : (1.125000E+02 -1.687500E+03) : FCHIP_VDD_15_Group_2  = VDD_15 : FCHIP_VDD_15_Group_2 : OTHER
* FCHIP_FCHIP-T10 : (1.125000E+02 -1.462500E+03) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-R10 : (1.125000E+02 -1.237500E+03) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-P10 : (1.125000E+02 -1.012500E+03) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-N10 : (1.125000E+02 -7.875000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-M10 : (1.125000E+02 -5.625000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-L10 : (1.125000E+02 -3.375000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-K10 : (1.125000E+02 -1.125000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-J10 : (1.125000E+02 1.125000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-H10 : (1.125000E+02 3.375000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-G10 : (1.125000E+02 5.625000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-F10 : (1.125000E+02 7.875000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-E10 : (1.125000E+02 1.012500E+03) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-D10 : (1.125000E+02 1.237500E+03) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-C10 : (1.125000E+02 1.462500E+03) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-B10 : (1.125000E+02 1.687500E+03) : FCHIP_VDD_15_Group_3  = VDD_15 : FCHIP_VDD_15_Group_3 : OTHER
* FCHIP_FCHIP-A10 : (1.125000E+02 1.912500E+03) : FCHIP_VDD_15_Group_3  = VDD_15 : FCHIP_VDD_15_Group_3 : OTHER
* FCHIP_FCHIP-U11 : (3.375000E+02 -1.687500E+03) : FCHIP_VDD_15_Group_2  = VDD_15 : FCHIP_VDD_15_Group_2 : OTHER
* FCHIP_FCHIP-T11 : (3.375000E+02 -1.462500E+03) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-R11 : (3.375000E+02 -1.237500E+03) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-P11 : (3.375000E+02 -1.012500E+03) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-N11 : (3.375000E+02 -7.875000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-M11 : (3.375000E+02 -5.625000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-L11 : (3.375000E+02 -3.375000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-K11 : (3.375000E+02 -1.125000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-J11 : (3.375000E+02 1.125000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-H11 : (3.375000E+02 3.375000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-G11 : (3.375000E+02 5.625000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-F11 : (3.375000E+02 7.875000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-E11 : (3.375000E+02 1.012500E+03) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-D11 : (3.375000E+02 1.237500E+03) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-C11 : (3.375000E+02 1.462500E+03) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-B11 : (3.375000E+02 1.687500E+03) : FCHIP_VDD_15_Group_3  = VDD_15 : FCHIP_VDD_15_Group_3 : OTHER
* FCHIP_FCHIP-U12 : (5.625000E+02 -1.687500E+03) : FCHIP_VDD_15_Group_2  = VDD_15 : FCHIP_VDD_15_Group_2 : OTHER
* FCHIP_FCHIP-T12 : (5.625000E+02 -1.462500E+03) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-R12 : (5.625000E+02 -1.237500E+03) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-P12 : (5.625000E+02 -1.012500E+03) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-N12 : (5.625000E+02 -7.875000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-M12 : (5.625000E+02 -5.625000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-L12 : (5.625000E+02 -3.375000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-K12 : (5.625000E+02 -1.125000E+02) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-J12 : (5.625000E+02 1.125000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-H12 : (5.625000E+02 3.375000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-G12 : (5.625000E+02 5.625000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-F12 : (5.625000E+02 7.875000E+02) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-E12 : (5.625000E+02 1.012500E+03) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-D12 : (5.625000E+02 1.237500E+03) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-C12 : (5.625000E+02 1.462500E+03) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-B12 : (5.625000E+02 1.687500E+03) : FCHIP_VDD_15_Group_3  = VDD_15 : FCHIP_VDD_15_Group_3 : OTHER
* FCHIP_FCHIP-U15 : (1.237500E+03 -1.687500E+03) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-U17 : (1.687500E+03 -1.687500E+03) : FCHIP_VSS_Group_2  = VSS : FCHIP_VSS_Group_2 : OTHER
* FCHIP_FCHIP-B17 : (1.687500E+03 1.687500E+03) : FCHIP_VSS_Group_3  = VSS : FCHIP_VSS_Group_3 : OTHER
* FCHIP_FCHIP-U2 : (-1.687500E+03 -1.687500E+03) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-B2 : (-1.687500E+03 1.687500E+03) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-T3 : (-1.462500E+03 -1.462500E+03) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-R3 : (-1.462500E+03 -1.237500E+03) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-P3 : (-1.462500E+03 -1.012500E+03) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-N3 : (-1.462500E+03 -7.875000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-M3 : (-1.462500E+03 -5.625000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-L3 : (-1.462500E+03 -3.375000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-K3 : (-1.462500E+03 -1.125000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-J3 : (-1.462500E+03 1.125000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-H3 : (-1.462500E+03 3.375000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-G3 : (-1.462500E+03 5.625000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-F3 : (-1.462500E+03 7.875000E+02) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-E3 : (-1.462500E+03 1.012500E+03) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-D3 : (-1.462500E+03 1.237500E+03) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-C3 : (-1.462500E+03 1.462500E+03) : FCHIP_VSS_Group_1  = VSS : FCHIP_VSS_Group_1 : OTHER
* FCHIP_FCHIP-U4 : (-1.237500E+03 -1.687500E+03) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-T4 : (-1.237500E+03 -1.462500E+03) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-R4 : (-1.237500E+03 -1.237500E+03) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-P4 : (-1.237500E+03 -1.012500E+03) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-N4 : (-1.237500E+03 -7.875000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-M4 : (-1.237500E+03 -5.625000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* FCHIP_FCHIP-L4 : (-1.237500E+03 -3.375000E+02) : FCHIP_VSS_Group_0  = VSS : FCHIP_VSS_Group_0 : OTHER
* End Power Ground Ports
*
* End Chip Package Protocol
