

================================================================
== Vitis HLS Report for 'v_mix_420_to_422_false_s'
================================================================
* Date:           Tue Sep  6 19:46:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.816 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max  |   Type  |
    +---------+---------+-----------+-----------+-----+--------+---------+
    |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
    +---------+---------+-----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                           |                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                         |                      Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92  |v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2  |        2|      802|  40.000 ns|  16.040 us|    2|  802|       no|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_29_1  |        0|   643200|   4 ~ 804|          -|          -|  0 ~ 800|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     30|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     13|     88|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     80|    -|
|Register         |        -|   -|     17|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     30|    198|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92  |v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2  |        0|   0|  13|  88|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |Total                                                      |                                                 |        0|   0|  13|  88|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |y_24_fu_114_p2       |         +|   0|  0|  17|          10|           1|
    |icmp_ln29_fu_109_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          21|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  17|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |layerEnableFlag_blk_n  |   9|          2|    1|          2|
    |p_read_c47_blk_n       |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    |srcLayer0Yuv422_write  |   9|          2|    1|          2|
    |srcLayer0_read         |   9|          2|    1|          2|
    |y_fu_62                |   9|          2|   10|         20|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  80|         18|   17|         36|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |   3|   0|    3|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg  |   1|   0|    1|          0|
    |layerEnableFlag_read_reg_135                                            |   1|   0|    1|          0|
    |start_once_reg                                                          |   1|   0|    1|          0|
    |y_fu_62                                                                 |  10|   0|   10|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |  17|   0|   17|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>|  return value|
|start_full_n                    |   in|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>|  return value|
|start_out                       |  out|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>|  return value|
|start_write                     |  out|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>|  return value|
|srcLayer0_dout                  |   in|   24|     ap_fifo|                srcLayer0|       pointer|
|srcLayer0_num_data_valid        |   in|    2|     ap_fifo|                srcLayer0|       pointer|
|srcLayer0_fifo_cap              |   in|    2|     ap_fifo|                srcLayer0|       pointer|
|srcLayer0_empty_n               |   in|    1|     ap_fifo|                srcLayer0|       pointer|
|srcLayer0_read                  |  out|    1|     ap_fifo|                srcLayer0|       pointer|
|height                          |   in|   10|   ap_stable|                   height|        scalar|
|width                           |   in|   10|   ap_stable|                    width|        scalar|
|layerEnableFlag_dout            |   in|    1|     ap_fifo|          layerEnableFlag|       pointer|
|layerEnableFlag_num_data_valid  |   in|    2|     ap_fifo|          layerEnableFlag|       pointer|
|layerEnableFlag_fifo_cap        |   in|    2|     ap_fifo|          layerEnableFlag|       pointer|
|layerEnableFlag_empty_n         |   in|    1|     ap_fifo|          layerEnableFlag|       pointer|
|layerEnableFlag_read            |  out|    1|     ap_fifo|          layerEnableFlag|       pointer|
|srcLayer0Yuv422_din             |  out|   24|     ap_fifo|          srcLayer0Yuv422|       pointer|
|srcLayer0Yuv422_num_data_valid  |   in|    2|     ap_fifo|          srcLayer0Yuv422|       pointer|
|srcLayer0Yuv422_fifo_cap        |   in|    2|     ap_fifo|          srcLayer0Yuv422|       pointer|
|srcLayer0Yuv422_full_n          |   in|    1|     ap_fifo|          srcLayer0Yuv422|       pointer|
|srcLayer0Yuv422_write           |  out|    1|     ap_fifo|          srcLayer0Yuv422|       pointer|
|p_read_c47_din                  |  out|    1|     ap_fifo|               p_read_c47|       pointer|
|p_read_c47_num_data_valid       |   in|    2|     ap_fifo|               p_read_c47|       pointer|
|p_read_c47_fifo_cap             |   in|    2|     ap_fifo|               p_read_c47|       pointer|
|p_read_c47_full_n               |   in|    1|     ap_fifo|               p_read_c47|       pointer|
|p_read_c47_write                |  out|    1|     ap_fifo|               p_read_c47|       pointer|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

