Protel Design System Design Rule Check
PCB File : D:\File_phan_mem\ALTIUM\mach_do_nhiet_do_do_an_1\Project Logs for mach_do_nhiet_do_do_an_1\PCB1.PcbDoc
Date     : 24/05/2023
Time     : 7:57:37 CH

WARNING: Unplated multi-layer pad(s) detected
   Pad COM1-3(152.146mm,101.378mm) on Multi-Layer on Net NetCOM1_3
   Pad COM1-2(152.146mm,98.638mm) on Multi-Layer on Net NetCOM1_2

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1.016mm) (Preferred=0.508mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.254mm) Between Pad IC2-17(78.232mm,79.629mm) on Multi-Layer And Via (77.47mm,77.724mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.104mm] / [Bottom Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad R6-2(111.628mm,71.882mm) on Top Layer And Via (112.395mm,73.279mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Pad STM1-2(81.987mm,92.039mm) on Top Layer And Via (83.185mm,91.694mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.226mm < 0.254mm) Between Pad STM1-23(88.737mm,85.289mm) on Top Layer And Via (89.154mm,86.614mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.226mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad STM1-3(81.987mm,91.539mm) on Top Layer And Via (83.185mm,91.694mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Pad STM1-4(81.987mm,91.039mm) on Top Layer And Via (83.185mm,91.694mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-1(113.411mm,79.756mm) on Top Layer And Via (112.141mm,79.248mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Pad Y1-1(65.212mm,102.489mm) on Multi-Layer And Via (66.929mm,102.616mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.249mm] / [Bottom Solder] Mask Sliver [0.249mm]
Rule Violations :8

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (139.7mm,98.044mm) on Top Overlay And Pad C13-1(139.7mm,96.774mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Arc (139.7mm,98.044mm) on Top Overlay And Pad C13-1(139.7mm,96.774mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (139.7mm,98.044mm) on Top Overlay And Pad C13-2(139.7mm,99.314mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Arc (139.7mm,98.044mm) on Top Overlay And Pad C13-2(139.7mm,99.314mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (139.954mm,106.934mm) on Top Overlay And Pad C15-1(138.684mm,106.934mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Arc (139.954mm,106.934mm) on Top Overlay And Pad C15-1(138.684mm,106.934mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Arc (139.954mm,106.934mm) on Top Overlay And Pad C15-2(141.224mm,106.934mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Arc (139.954mm,106.934mm) on Top Overlay And Pad C15-2(141.224mm,106.934mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (145.923mm,100.33mm) on Top Overlay And Pad C12-1(147.193mm,100.33mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Arc (145.923mm,100.33mm) on Top Overlay And Pad C12-1(147.193mm,100.33mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Arc (145.923mm,100.33mm) on Top Overlay And Pad C12-2(144.653mm,100.33mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Arc (145.923mm,100.33mm) on Top Overlay And Pad C12-2(144.653mm,100.33mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (145.923mm,108.712mm) on Top Overlay And Pad C16-1(145.923mm,107.442mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Arc (145.923mm,108.712mm) on Top Overlay And Pad C16-1(145.923mm,107.442mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (145.923mm,108.712mm) on Top Overlay And Pad C16-2(145.923mm,109.982mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Arc (145.923mm,108.712mm) on Top Overlay And Pad C16-2(145.923mm,109.982mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (146.939mm,117.602mm) on Top Overlay And Pad C17-1(146.939mm,116.332mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Arc (146.939mm,117.602mm) on Top Overlay And Pad C17-1(146.939mm,116.332mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (146.939mm,117.602mm) on Top Overlay And Pad C17-2(146.939mm,118.872mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Arc (146.939mm,117.602mm) on Top Overlay And Pad C17-2(146.939mm,118.872mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Arc (74.32mm,96.458mm) on Top Overlay And Pad U3-1(71.755mm,96.774mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Arc (74.32mm,96.458mm) on Top Overlay And Pad U3-3(76.835mm,96.774mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (94.187mm,104.04mm) (104.187mm,115.064mm) on Top Overlay And Pad U1-1(99.187mm,117.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-1(59.563mm,86.868mm) on Multi-Layer And Track (58.293mm,85.598mm)(68.453mm,85.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-1(59.563mm,86.868mm) on Multi-Layer And Track (58.293mm,88.138mm)(68.453mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-1(59.563mm,86.868mm) on Multi-Layer And Track (58.293mm,88.138mm)(68.453mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-2(62.103mm,86.868mm) on Multi-Layer And Track (58.293mm,85.598mm)(68.453mm,85.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-2(62.103mm,86.868mm) on Multi-Layer And Track (58.293mm,88.138mm)(68.453mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-2(62.103mm,86.868mm) on Multi-Layer And Track (58.293mm,88.138mm)(68.453mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-3(64.643mm,86.868mm) on Multi-Layer And Track (58.293mm,85.598mm)(68.453mm,85.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-3(64.643mm,86.868mm) on Multi-Layer And Track (58.293mm,88.138mm)(68.453mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-3(64.643mm,86.868mm) on Multi-Layer And Track (58.293mm,88.138mm)(68.453mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-4(67.183mm,86.868mm) on Multi-Layer And Track (58.293mm,85.598mm)(68.453mm,85.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-4(67.183mm,86.868mm) on Multi-Layer And Track (58.293mm,88.138mm)(68.453mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-4(67.183mm,86.868mm) on Multi-Layer And Track (58.293mm,88.138mm)(68.453mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-5(67.183mm,94.488mm) on Multi-Layer And Track (58.293mm,93.218mm)(68.453mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-5(67.183mm,94.488mm) on Multi-Layer And Track (58.293mm,93.218mm)(68.453mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-5(67.183mm,94.488mm) on Multi-Layer And Track (58.293mm,95.758mm)(68.453mm,95.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-6(64.643mm,94.488mm) on Multi-Layer And Track (58.293mm,93.218mm)(68.453mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-6(64.643mm,94.488mm) on Multi-Layer And Track (58.293mm,93.218mm)(68.453mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-6(64.643mm,94.488mm) on Multi-Layer And Track (58.293mm,95.758mm)(68.453mm,95.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-7(62.103mm,94.488mm) on Multi-Layer And Track (58.293mm,93.218mm)(68.453mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-7(62.103mm,94.488mm) on Multi-Layer And Track (58.293mm,93.218mm)(68.453mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-7(62.103mm,94.488mm) on Multi-Layer And Track (58.293mm,95.758mm)(68.453mm,95.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-8(59.563mm,94.488mm) on Multi-Layer And Track (58.293mm,93.218mm)(68.453mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad A1-8(59.563mm,94.488mm) on Multi-Layer And Track (58.293mm,93.218mm)(68.453mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad A1-8(59.563mm,94.488mm) on Multi-Layer And Track (58.293mm,95.758mm)(68.453mm,95.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(70.682mm,112.138mm) on Top Layer And Text "C8" (70.017mm,111.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C10-1(70.682mm,112.138mm) on Top Layer And Track (69.875mm,111.252mm)(69.875mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C10-1(70.682mm,112.138mm) on Top Layer And Track (69.875mm,111.252mm)(71.261mm,111.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C10-1(70.682mm,112.138mm) on Top Layer And Track (69.875mm,113.03mm)(71.261mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C10-1(70.682mm,112.138mm) on Top Layer And Track (71.404mm,111.452mm)(71.861mm,111.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C10-1(70.682mm,112.138mm) on Top Layer And Track (71.404mm,112.823mm)(71.861mm,112.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(72.582mm,112.138mm) on Top Layer And Text "C8" (70.017mm,111.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C10-2(72.582mm,112.138mm) on Top Layer And Track (71.404mm,111.452mm)(71.861mm,111.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C10-2(72.582mm,112.138mm) on Top Layer And Track (71.404mm,112.823mm)(71.861mm,112.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C10-2(72.582mm,112.138mm) on Top Layer And Track (72.036mm,111.252mm)(73.381mm,111.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C10-2(72.582mm,112.138mm) on Top Layer And Track (72.036mm,113.03mm)(73.381mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C10-2(72.582mm,112.138mm) on Top Layer And Track (73.381mm,111.252mm)(73.381mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-1(76.964mm,91.878mm) on Top Layer And Track (76.078mm,91.299mm)(76.078mm,92.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C1-1(76.964mm,91.878mm) on Top Layer And Track (76.078mm,92.685mm)(77.856mm,92.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(76.964mm,91.878mm) on Top Layer And Track (76.278mm,90.699mm)(76.278mm,91.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-1(76.964mm,91.878mm) on Top Layer And Track (77.649mm,90.699mm)(77.649mm,91.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-1(76.964mm,91.878mm) on Top Layer And Track (77.856mm,91.299mm)(77.856mm,92.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad C11-1(76.457mm,102.813mm) on Top Layer And Track (75.565mm,102.006mm)(75.565mm,103.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C11-1(76.457mm,102.813mm) on Top Layer And Track (75.565mm,102.006mm)(77.343mm,102.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(76.457mm,102.813mm) on Top Layer And Track (75.772mm,103.535mm)(75.772mm,103.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(76.457mm,102.813mm) on Top Layer And Track (77.143mm,103.535mm)(77.143mm,103.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C11-1(76.457mm,102.813mm) on Top Layer And Track (77.343mm,102.006mm)(77.343mm,103.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C11-2(76.457mm,104.713mm) on Top Layer And Track (75.565mm,104.167mm)(75.565mm,105.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C11-2(76.457mm,104.713mm) on Top Layer And Track (75.565mm,105.512mm)(77.343mm,105.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C11-2(76.457mm,104.713mm) on Top Layer And Track (75.772mm,103.535mm)(75.772mm,103.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C11-2(76.457mm,104.713mm) on Top Layer And Track (77.143mm,103.535mm)(77.143mm,103.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C11-2(76.457mm,104.713mm) on Top Layer And Track (77.343mm,104.167mm)(77.343mm,105.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad C1-2(76.964mm,89.978mm) on Top Layer And Track (76.078mm,89.179mm)(76.078mm,90.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(76.964mm,89.978mm) on Top Layer And Track (76.078mm,89.179mm)(77.856mm,89.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-2(76.964mm,89.978mm) on Top Layer And Track (76.278mm,90.699mm)(76.278mm,91.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-2(76.964mm,89.978mm) on Top Layer And Track (77.649mm,90.699mm)(77.649mm,91.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-2(76.964mm,89.978mm) on Top Layer And Track (77.856mm,89.179mm)(77.856mm,90.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C17-2(146.939mm,118.872mm) on Multi-Layer And Text "COM1" (147.658mm,118.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C18-1(62.103mm,71.821mm) on Top Layer And Track (60.925mm,71.135mm)(61.382mm,71.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C18-1(62.103mm,71.821mm) on Top Layer And Track (60.925mm,72.507mm)(61.382mm,72.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C18-1(62.103mm,71.821mm) on Top Layer And Track (61.524mm,70.929mm)(62.91mm,70.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C18-1(62.103mm,71.821mm) on Top Layer And Track (61.524mm,72.707mm)(62.91mm,72.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C18-1(62.103mm,71.821mm) on Top Layer And Track (62.91mm,70.929mm)(62.91mm,72.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C18-2(60.203mm,71.821mm) on Top Layer And Track (59.405mm,70.929mm)(59.405mm,72.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(60.203mm,71.821mm) on Top Layer And Track (59.405mm,70.929mm)(60.749mm,70.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C18-2(60.203mm,71.821mm) on Top Layer And Track (59.405mm,72.707mm)(60.749mm,72.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C18-2(60.203mm,71.821mm) on Top Layer And Track (60.925mm,71.135mm)(61.382mm,71.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C18-2(60.203mm,71.821mm) on Top Layer And Track (60.925mm,72.507mm)(61.382mm,72.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad C19-1(72.517mm,87.222mm) on Top Layer And Track (71.625mm,86.415mm)(71.625mm,87.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C19-1(72.517mm,87.222mm) on Top Layer And Track (71.625mm,86.415mm)(73.403mm,86.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C19-1(72.517mm,87.222mm) on Top Layer And Track (71.831mm,87.943mm)(71.831mm,88.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C19-1(72.517mm,87.222mm) on Top Layer And Track (73.203mm,87.943mm)(73.203mm,88.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C19-1(72.517mm,87.222mm) on Top Layer And Track (73.403mm,86.415mm)(73.403mm,87.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C19-2(72.517mm,89.122mm) on Top Layer And Track (71.625mm,88.576mm)(71.625mm,89.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C19-2(72.517mm,89.122mm) on Top Layer And Track (71.625mm,89.92mm)(73.403mm,89.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C19-2(72.517mm,89.122mm) on Top Layer And Track (71.831mm,87.943mm)(71.831mm,88.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C19-2(72.517mm,89.122mm) on Top Layer And Track (73.203mm,87.943mm)(73.203mm,88.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C19-2(72.517mm,89.122mm) on Top Layer And Track (73.403mm,88.576mm)(73.403mm,89.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad C2-2(129.286mm,114.173mm) on Multi-Layer And Track (126.746mm,110.007mm)(132.842mm,116.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad C2-2(129.286mm,114.173mm) on Multi-Layer And Track (126.746mm,111.125mm)(132.461mm,116.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-2(129.286mm,114.173mm) on Multi-Layer And Track (126.746mm,112.395mm)(132.08mm,117.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C2-2(129.286mm,114.173mm) on Multi-Layer And Track (126.746mm,113.538mm)(131.572mm,118.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C3-1(77.654mm,83.95mm) on Top Layer And Track (76.475mm,83.265mm)(76.932mm,83.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C3-1(77.654mm,83.95mm) on Top Layer And Track (76.475mm,84.636mm)(76.932mm,84.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C3-1(77.654mm,83.95mm) on Top Layer And Track (77.075mm,83.058mm)(78.461mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C3-1(77.654mm,83.95mm) on Top Layer And Track (77.075mm,84.836mm)(78.461mm,84.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C3-1(77.654mm,83.95mm) on Top Layer And Track (78.461mm,83.058mm)(78.461mm,84.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-2(75.754mm,83.95mm) on Top Layer And Track (74.955mm,83.058mm)(74.955mm,84.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(75.754mm,83.95mm) on Top Layer And Track (74.955mm,83.058mm)(76.3mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C3-2(75.754mm,83.95mm) on Top Layer And Track (74.955mm,84.836mm)(76.3mm,84.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C3-2(75.754mm,83.95mm) on Top Layer And Track (76.475mm,83.265mm)(76.932mm,83.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C3-2(75.754mm,83.95mm) on Top Layer And Track (76.475mm,84.636mm)(76.932mm,84.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad C4-2(121.285mm,100.203mm) on Multi-Layer And Track (120.015mm,100.406mm)(121.666mm,102.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C4-2(121.285mm,100.203mm) on Multi-Layer And Track (120.015mm,97.841mm)(122.53mm,100.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-2(121.285mm,100.203mm) on Multi-Layer And Track (120.015mm,98.679mm)(122.377mm,101.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad C4-2(121.285mm,100.203mm) on Multi-Layer And Track (120.015mm,99.568mm)(122.022mm,101.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-1(85.541mm,100.435mm) on Top Layer And Track (84.734mm,101.327mm)(86.12mm,101.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C5-1(85.541mm,100.435mm) on Top Layer And Track (84.734mm,99.549mm)(84.734mm,101.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C5-1(85.541mm,100.435mm) on Top Layer And Track (84.734mm,99.549mm)(86.12mm,99.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(85.541mm,100.435mm) on Top Layer And Track (86.263mm,101.12mm)(86.72mm,101.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(85.541mm,100.435mm) on Top Layer And Track (86.263mm,99.749mm)(86.72mm,99.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C5-2(87.441mm,100.435mm) on Top Layer And Track (86.263mm,101.12mm)(86.72mm,101.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C5-2(87.441mm,100.435mm) on Top Layer And Track (86.263mm,99.749mm)(86.72mm,99.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-2(87.441mm,100.435mm) on Top Layer And Track (86.895mm,101.327mm)(88.24mm,101.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-2(87.441mm,100.435mm) on Top Layer And Track (86.895mm,99.549mm)(88.24mm,99.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C5-2(87.441mm,100.435mm) on Top Layer And Track (88.24mm,99.549mm)(88.24mm,101.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C6-1(85.668mm,104.899mm) on Top Layer And Track (84.861mm,104.013mm)(84.861mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C6-1(85.668mm,104.899mm) on Top Layer And Track (84.861mm,104.013mm)(86.247mm,104.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C6-1(85.668mm,104.899mm) on Top Layer And Track (84.861mm,105.791mm)(86.247mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(85.668mm,104.899mm) on Top Layer And Track (86.39mm,104.213mm)(86.847mm,104.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(85.668mm,104.899mm) on Top Layer And Track (86.39mm,105.584mm)(86.847mm,105.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C6-2(87.568mm,104.899mm) on Top Layer And Track (86.39mm,104.213mm)(86.847mm,104.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C6-2(87.568mm,104.899mm) on Top Layer And Track (86.39mm,105.584mm)(86.847mm,105.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C6-2(87.568mm,104.899mm) on Top Layer And Track (87.022mm,104.013mm)(88.367mm,104.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C6-2(87.568mm,104.899mm) on Top Layer And Track (87.022mm,105.791mm)(88.367mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C6-2(87.568mm,104.899mm) on Top Layer And Track (88.367mm,104.013mm)(88.367mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad C7-1(80.137mm,102.875mm) on Top Layer And Track (79.245mm,102.068mm)(79.245mm,103.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C7-1(80.137mm,102.875mm) on Top Layer And Track (79.245mm,102.068mm)(81.023mm,102.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C7-1(80.137mm,102.875mm) on Top Layer And Track (79.451mm,103.596mm)(79.451mm,104.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C7-1(80.137mm,102.875mm) on Top Layer And Track (80.823mm,103.596mm)(80.823mm,104.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C7-1(80.137mm,102.875mm) on Top Layer And Track (81.023mm,102.068mm)(81.023mm,103.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C7-2(80.137mm,104.775mm) on Top Layer And Track (79.245mm,104.229mm)(79.245mm,105.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-2(80.137mm,104.775mm) on Top Layer And Track (79.245mm,105.573mm)(81.023mm,105.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C7-2(80.137mm,104.775mm) on Top Layer And Track (79.451mm,103.596mm)(79.451mm,104.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C7-2(80.137mm,104.775mm) on Top Layer And Track (80.823mm,103.596mm)(80.823mm,104.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C7-2(80.137mm,104.775mm) on Top Layer And Track (81.023mm,104.229mm)(81.023mm,105.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C8-1(70.682mm,109.344mm) on Top Layer And Track (69.875mm,108.458mm)(69.875mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C8-1(70.682mm,109.344mm) on Top Layer And Track (69.875mm,108.458mm)(71.261mm,108.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C8-1(70.682mm,109.344mm) on Top Layer And Track (69.875mm,110.236mm)(71.261mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C8-1(70.682mm,109.344mm) on Top Layer And Track (71.404mm,108.658mm)(71.861mm,108.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C8-1(70.682mm,109.344mm) on Top Layer And Track (71.404mm,110.029mm)(71.861mm,110.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C8-2(72.582mm,109.344mm) on Top Layer And Track (71.404mm,108.658mm)(71.861mm,108.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C8-2(72.582mm,109.344mm) on Top Layer And Track (71.404mm,110.029mm)(71.861mm,110.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C8-2(72.582mm,109.344mm) on Top Layer And Track (72.036mm,108.458mm)(73.381mm,108.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C8-2(72.582mm,109.344mm) on Top Layer And Track (72.036mm,110.236mm)(73.381mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C8-2(72.582mm,109.344mm) on Top Layer And Track (73.381mm,108.458mm)(73.381mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C9-1(120.58mm,93.983mm) on Top Layer And Track (119.401mm,93.298mm)(119.858mm,93.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C9-1(120.58mm,93.983mm) on Top Layer And Track (119.401mm,94.669mm)(119.858mm,94.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C9-1(120.58mm,93.983mm) on Top Layer And Track (120.001mm,93.091mm)(121.387mm,93.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C9-1(120.58mm,93.983mm) on Top Layer And Track (120.001mm,94.869mm)(121.387mm,94.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C9-1(120.58mm,93.983mm) on Top Layer And Track (121.387mm,93.091mm)(121.387mm,94.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C9-2(118.68mm,93.983mm) on Top Layer And Track (117.881mm,93.091mm)(117.881mm,94.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(118.68mm,93.983mm) on Top Layer And Track (117.881mm,93.091mm)(119.226mm,93.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C9-2(118.68mm,93.983mm) on Top Layer And Track (117.881mm,94.869mm)(119.226mm,94.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C9-2(118.68mm,93.983mm) on Top Layer And Track (119.401mm,93.298mm)(119.858mm,93.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C9-2(118.68mm,93.983mm) on Top Layer And Track (119.401mm,94.669mm)(119.858mm,94.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad DIO1-1(108.204mm,101.473mm) on Top Layer And Track (106.807mm,100.768mm)(106.807mm,102.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad DIO1-1(108.204mm,101.473mm) on Top Layer And Track (106.807mm,102.87mm)(109.601mm,102.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad DIO1-1(108.204mm,101.473mm) on Top Layer And Track (109.601mm,100.768mm)(109.601mm,102.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad DIO1-2(108.204mm,97.409mm) on Top Layer And Track (106.807mm,96.393mm)(106.807mm,98.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DIO1-2(108.204mm,97.409mm) on Top Layer And Track (106.807mm,96.393mm)(107.061mm,96.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad DIO1-2(108.204mm,97.409mm) on Top Layer And Track (107.061mm,96.139mm)(109.347mm,96.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DIO1-2(108.204mm,97.409mm) on Top Layer And Track (109.347mm,96.139mm)(109.601mm,96.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad DIO1-2(108.204mm,97.409mm) on Top Layer And Track (109.601mm,96.393mm)(109.601mm,98.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad Free-2(58.928mm,122.174mm) on Multi-Layer And Text "C14" (58.318mm,119.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad HS1-1(112.014mm,88.646mm) on Multi-Layer And Track (113.03mm,88.646mm)(114.173mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad HS1-2(117.094mm,88.646mm) on Multi-Layer And Track (114.808mm,88.646mm)(116.078mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-1(133.858mm,85.344mm) on Multi-Layer And Text "LS2" (131.267mm,83.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-1(133.858mm,85.344mm) on Multi-Layer And Track (135.128mm,84.074mm)(135.128mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad IC1-10(126.238mm,100.584mm) on Multi-Layer And Track (124.968mm,84.099mm)(124.968mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad IC1-11(126.238mm,98.044mm) on Multi-Layer And Track (124.968mm,84.099mm)(124.968mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad IC1-12(126.238mm,95.504mm) on Multi-Layer And Track (124.968mm,84.099mm)(124.968mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad IC1-13(126.238mm,92.964mm) on Multi-Layer And Track (124.968mm,84.099mm)(124.968mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad IC1-14(126.238mm,90.424mm) on Multi-Layer And Track (124.968mm,84.099mm)(124.968mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad IC1-15(126.238mm,87.884mm) on Multi-Layer And Track (124.968mm,84.099mm)(124.968mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad IC1-16(126.238mm,85.344mm) on Multi-Layer And Track (124.968mm,84.099mm)(124.968mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC1-2(133.858mm,87.884mm) on Multi-Layer And Track (135.128mm,84.074mm)(135.128mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC1-3(133.858mm,90.424mm) on Multi-Layer And Track (135.128mm,84.074mm)(135.128mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC1-4(133.858mm,92.964mm) on Multi-Layer And Track (135.128mm,84.074mm)(135.128mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC1-5(133.858mm,95.504mm) on Multi-Layer And Track (135.128mm,84.074mm)(135.128mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC1-6(133.858mm,98.044mm) on Multi-Layer And Track (135.128mm,84.074mm)(135.128mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC1-7(133.858mm,100.584mm) on Multi-Layer And Track (135.128mm,84.074mm)(135.128mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC1-8(133.858mm,103.124mm) on Multi-Layer And Track (135.128mm,84.074mm)(135.128mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad IC1-9(126.238mm,103.124mm) on Multi-Layer And Track (124.968mm,84.099mm)(124.968mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC-3(108.077mm,109.22mm) on Multi-Layer And Track (108.585mm,106.807mm)(108.585mm,120.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad L1-1(96.393mm,94.234mm) on Top Layer And Track (94.107mm,90.297mm)(105.029mm,90.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad L1-1(96.393mm,94.234mm) on Top Layer And Track (94.107mm,90.297mm)(94.107mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad L1-1(96.393mm,94.234mm) on Top Layer And Track (94.107mm,98.171mm)(105.029mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad L1-2(102.743mm,94.234mm) on Top Layer And Track (105.029mm,90.297mm)(105.029mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad L1-2(102.743mm,94.234mm) on Top Layer And Track (94.107mm,90.297mm)(105.029mm,90.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad L1-2(102.743mm,94.234mm) on Top Layer And Track (94.107mm,98.171mm)(105.029mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-1(124.333mm,72.39mm) on Top Layer And Track (123.529mm,71.486mm)(123.529mm,73.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R10-1(124.333mm,72.39mm) on Top Layer And Track (123.529mm,71.486mm)(124.912mm,71.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-1(124.333mm,72.39mm) on Top Layer And Track (123.529mm,73.289mm)(124.912mm,73.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(124.333mm,72.39mm) on Top Layer And Track (125.054mm,71.704mm)(125.511mm,71.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(124.333mm,72.39mm) on Top Layer And Track (125.054mm,73.076mm)(125.511mm,73.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R10-2(126.233mm,72.39mm) on Top Layer And Track (125.054mm,71.704mm)(125.511mm,71.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R10-2(126.233mm,72.39mm) on Top Layer And Track (125.054mm,73.076mm)(125.511mm,73.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-2(126.233mm,72.39mm) on Top Layer And Track (125.687mm,71.486mm)(127.029mm,71.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-2(126.233mm,72.39mm) on Top Layer And Track (125.687mm,73.289mm)(127.029mm,73.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R10-2(126.233mm,72.39mm) on Top Layer And Track (127.029mm,71.486mm)(127.029mm,73.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(98.114mm,71.76mm) on Top Layer And Track (97.31mm,70.856mm)(97.31mm,72.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R1-1(98.114mm,71.76mm) on Top Layer And Track (97.31mm,70.856mm)(98.693mm,70.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-1(98.114mm,71.76mm) on Top Layer And Track (97.31mm,72.659mm)(98.693mm,72.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(98.114mm,71.76mm) on Top Layer And Track (98.836mm,71.075mm)(99.293mm,71.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(98.114mm,71.76mm) on Top Layer And Track (98.836mm,72.446mm)(99.293mm,72.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(97.409mm,80.015mm) on Top Layer And Track (96.51mm,79.211mm)(96.51mm,80.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(97.409mm,80.015mm) on Top Layer And Track (96.51mm,79.211mm)(98.313mm,79.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(97.409mm,80.015mm) on Top Layer And Track (96.723mm,80.736mm)(96.723mm,81.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(97.409mm,80.015mm) on Top Layer And Track (98.095mm,80.736mm)(98.095mm,81.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(97.409mm,80.015mm) on Top Layer And Track (98.313mm,79.211mm)(98.313mm,80.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R11-2(97.409mm,81.915mm) on Top Layer And Track (96.51mm,81.369mm)(96.51mm,82.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R11-2(97.409mm,81.915mm) on Top Layer And Track (96.51mm,82.711mm)(98.313mm,82.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R11-2(97.409mm,81.915mm) on Top Layer And Track (96.723mm,80.736mm)(96.723mm,81.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R11-2(97.409mm,81.915mm) on Top Layer And Track (98.095mm,80.736mm)(98.095mm,81.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-2(97.409mm,81.915mm) on Top Layer And Track (98.313mm,81.369mm)(98.313mm,82.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R1-2(100.014mm,71.76mm) on Top Layer And Track (100.81mm,70.856mm)(100.81mm,72.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(100.014mm,71.76mm) on Top Layer And Track (98.836mm,71.075mm)(99.293mm,71.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R1-2(100.014mm,71.76mm) on Top Layer And Track (98.836mm,72.446mm)(99.293mm,72.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-2(100.014mm,71.76mm) on Top Layer And Track (99.468mm,70.856mm)(100.81mm,70.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-2(100.014mm,71.76mm) on Top Layer And Track (99.468mm,72.659mm)(100.81mm,72.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(64.323mm,77.794mm) on Top Layer And Track (63.424mm,76.99mm)(63.424mm,78.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-1(64.323mm,77.794mm) on Top Layer And Track (63.424mm,76.99mm)(65.227mm,76.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R12-1(64.323mm,77.794mm) on Top Layer And Track (63.637mm,78.516mm)(63.637mm,78.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R12-1(64.323mm,77.794mm) on Top Layer And Track (65.009mm,78.516mm)(65.009mm,78.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-1(64.323mm,77.794mm) on Top Layer And Track (65.227mm,76.99mm)(65.227mm,78.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R12-2(64.323mm,79.694mm) on Top Layer And Track (63.424mm,79.148mm)(63.424mm,80.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R12-2(64.323mm,79.694mm) on Top Layer And Track (63.424mm,80.49mm)(65.227mm,80.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R12-2(64.323mm,79.694mm) on Top Layer And Track (63.637mm,78.516mm)(63.637mm,78.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R12-2(64.323mm,79.694mm) on Top Layer And Track (65.009mm,78.516mm)(65.009mm,78.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-2(64.323mm,79.694mm) on Top Layer And Track (65.227mm,79.148mm)(65.227mm,80.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R13-1(147.574mm,93.472mm) on Top Layer And Track (146.67mm,92.893mm)(146.67mm,94.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R13-1(147.574mm,93.472mm) on Top Layer And Track (146.67mm,94.276mm)(148.473mm,94.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R13-1(147.574mm,93.472mm) on Top Layer And Track (146.888mm,92.294mm)(146.888mm,92.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-1(147.574mm,93.472mm) on Top Layer And Track (148.26mm,92.294mm)(148.26mm,92.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R13-1(147.574mm,93.472mm) on Top Layer And Track (148.473mm,92.893mm)(148.473mm,94.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R13-2(147.574mm,91.572mm) on Top Layer And Track (146.67mm,90.776mm)(146.67mm,92.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R13-2(147.574mm,91.572mm) on Top Layer And Track (146.67mm,90.776mm)(148.473mm,90.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-2(147.574mm,91.572mm) on Top Layer And Track (146.888mm,92.294mm)(146.888mm,92.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-2(147.574mm,91.572mm) on Top Layer And Track (148.26mm,92.294mm)(148.26mm,92.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R13-2(147.574mm,91.572mm) on Top Layer And Track (148.473mm,90.776mm)(148.473mm,92.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R14-1(124.272mm,80.321mm) on Top Layer And Track (123.368mm,79.742mm)(123.368mm,81.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R14-1(124.272mm,80.321mm) on Top Layer And Track (123.368mm,81.125mm)(125.171mm,81.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R14-1(124.272mm,80.321mm) on Top Layer And Track (123.586mm,79.142mm)(123.586mm,79.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R14-1(124.272mm,80.321mm) on Top Layer And Track (124.958mm,79.142mm)(124.958mm,79.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R14-1(124.272mm,80.321mm) on Top Layer And Track (125.171mm,79.742mm)(125.171mm,81.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R14-2(124.272mm,78.421mm) on Top Layer And Track (123.368mm,77.625mm)(123.368mm,78.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R14-2(124.272mm,78.421mm) on Top Layer And Track (123.368mm,77.625mm)(125.171mm,77.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R14-2(124.272mm,78.421mm) on Top Layer And Track (123.586mm,79.142mm)(123.586mm,79.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R14-2(124.272mm,78.421mm) on Top Layer And Track (124.958mm,79.142mm)(124.958mm,79.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R14-2(124.272mm,78.421mm) on Top Layer And Track (125.171mm,77.625mm)(125.171mm,78.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(122.358mm,88.707mm) on Top Layer And Text "R16" (119.593mm,86.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R15-1(122.358mm,88.707mm) on Top Layer And Track (121.179mm,88.021mm)(121.636mm,88.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R15-1(122.358mm,88.707mm) on Top Layer And Track (121.179mm,89.393mm)(121.636mm,89.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R15-1(122.358mm,88.707mm) on Top Layer And Track (121.779mm,87.808mm)(123.162mm,87.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R15-1(122.358mm,88.707mm) on Top Layer And Track (121.779mm,89.611mm)(123.162mm,89.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R15-1(122.358mm,88.707mm) on Top Layer And Track (123.162mm,87.808mm)(123.162mm,89.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-2(120.458mm,88.707mm) on Top Layer And Text "R16" (119.593mm,86.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R15-2(120.458mm,88.707mm) on Top Layer And Track (119.662mm,87.808mm)(119.662mm,89.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R15-2(120.458mm,88.707mm) on Top Layer And Track (119.662mm,87.808mm)(121.004mm,87.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R15-2(120.458mm,88.707mm) on Top Layer And Track (119.662mm,89.611mm)(121.004mm,89.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R15-2(120.458mm,88.707mm) on Top Layer And Track (121.179mm,88.021mm)(121.636mm,88.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R15-2(120.458mm,88.707mm) on Top Layer And Track (121.179mm,89.393mm)(121.636mm,89.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(120.33mm,83.128mm) on Top Layer And Track (119.431mm,82.324mm)(119.431mm,83.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R16-1(120.33mm,83.128mm) on Top Layer And Track (119.431mm,82.324mm)(121.234mm,82.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R16-1(120.33mm,83.128mm) on Top Layer And Track (119.644mm,83.85mm)(119.644mm,84.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R16-1(120.33mm,83.128mm) on Top Layer And Track (121.016mm,83.85mm)(121.016mm,84.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R16-1(120.33mm,83.128mm) on Top Layer And Track (121.234mm,82.324mm)(121.234mm,83.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R16-2(120.33mm,85.028mm) on Top Layer And Track (119.431mm,84.482mm)(119.431mm,85.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R16-2(120.33mm,85.028mm) on Top Layer And Track (119.431mm,85.824mm)(121.234mm,85.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R16-2(120.33mm,85.028mm) on Top Layer And Track (119.644mm,83.85mm)(119.644mm,84.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R16-2(120.33mm,85.028mm) on Top Layer And Track (121.016mm,83.85mm)(121.016mm,84.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R16-2(120.33mm,85.028mm) on Top Layer And Track (121.234mm,84.482mm)(121.234mm,85.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R17-1(104.272mm,76.962mm) on Top Layer And Track (103.468mm,76.058mm)(103.468mm,77.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R17-1(104.272mm,76.962mm) on Top Layer And Track (103.468mm,76.058mm)(104.851mm,76.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R17-1(104.272mm,76.962mm) on Top Layer And Track (103.468mm,77.861mm)(104.851mm,77.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R17-1(104.272mm,76.962mm) on Top Layer And Track (104.993mm,76.276mm)(105.45mm,76.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R17-1(104.272mm,76.962mm) on Top Layer And Track (104.993mm,77.648mm)(105.45mm,77.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R17-2(106.172mm,76.962mm) on Top Layer And Track (104.993mm,76.276mm)(105.45mm,76.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R17-2(106.172mm,76.962mm) on Top Layer And Track (104.993mm,77.648mm)(105.45mm,77.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R17-2(106.172mm,76.962mm) on Top Layer And Track (105.626mm,76.058mm)(106.968mm,76.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R17-2(106.172mm,76.962mm) on Top Layer And Track (105.626mm,77.861mm)(106.968mm,77.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R17-2(106.172mm,76.962mm) on Top Layer And Track (106.968mm,76.058mm)(106.968mm,77.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R18-1(99.7mm,76.962mm) on Top Layer And Track (100.421mm,76.276mm)(100.878mm,76.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R18-1(99.7mm,76.962mm) on Top Layer And Track (100.421mm,77.648mm)(100.878mm,77.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R18-1(99.7mm,76.962mm) on Top Layer And Track (98.896mm,76.058mm)(100.279mm,76.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R18-1(99.7mm,76.962mm) on Top Layer And Track (98.896mm,76.058mm)(98.896mm,77.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R18-1(99.7mm,76.962mm) on Top Layer And Track (98.896mm,77.861mm)(100.279mm,77.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R18-2(101.6mm,76.962mm) on Top Layer And Track (100.421mm,76.276mm)(100.878mm,76.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R18-2(101.6mm,76.962mm) on Top Layer And Track (100.421mm,77.648mm)(100.878mm,77.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R18-2(101.6mm,76.962mm) on Top Layer And Track (101.054mm,76.058mm)(102.396mm,76.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R18-2(101.6mm,76.962mm) on Top Layer And Track (101.054mm,77.861mm)(102.396mm,77.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R18-2(101.6mm,76.962mm) on Top Layer And Track (102.396mm,76.058mm)(102.396mm,77.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(65.212mm,71.444mm) on Top Layer And Track (64.313mm,70.64mm)(64.313mm,72.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-1(65.212mm,71.444mm) on Top Layer And Track (64.313mm,70.64mm)(66.116mm,70.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R19-1(65.212mm,71.444mm) on Top Layer And Track (64.526mm,72.166mm)(64.526mm,72.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R19-1(65.212mm,71.444mm) on Top Layer And Track (65.898mm,72.166mm)(65.898mm,72.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-1(65.212mm,71.444mm) on Top Layer And Track (66.116mm,70.64mm)(66.116mm,72.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R19-2(65.212mm,73.344mm) on Top Layer And Track (64.313mm,72.798mm)(64.313mm,74.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R19-2(65.212mm,73.344mm) on Top Layer And Track (64.313mm,74.14mm)(66.116mm,74.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R19-2(65.212mm,73.344mm) on Top Layer And Track (64.526mm,72.166mm)(64.526mm,72.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R19-2(65.212mm,73.344mm) on Top Layer And Track (65.898mm,72.166mm)(65.898mm,72.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-2(65.212mm,73.344mm) on Top Layer And Track (66.116mm,72.798mm)(66.116mm,74.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-1(76.967mm,114.747mm) on Top Layer And Track (76.163mm,113.843mm)(76.163mm,115.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R20-1(76.967mm,114.747mm) on Top Layer And Track (76.163mm,113.843mm)(77.546mm,113.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R20-1(76.967mm,114.747mm) on Top Layer And Track (76.163mm,115.646mm)(77.546mm,115.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R20-1(76.967mm,114.747mm) on Top Layer And Track (77.688mm,114.061mm)(78.145mm,114.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R20-1(76.967mm,114.747mm) on Top Layer And Track (77.688mm,115.433mm)(78.145mm,115.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R20-2(78.867mm,114.747mm) on Top Layer And Track (77.688mm,114.061mm)(78.145mm,114.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R20-2(78.867mm,114.747mm) on Top Layer And Track (77.688mm,115.433mm)(78.145mm,115.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-2(78.867mm,114.747mm) on Top Layer And Track (78.321mm,113.843mm)(79.663mm,113.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R20-2(78.867mm,114.747mm) on Top Layer And Track (78.321mm,115.646mm)(79.663mm,115.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R20-2(78.867mm,114.747mm) on Top Layer And Track (79.663mm,113.843mm)(79.663mm,115.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R2-1(97.023mm,86.106mm) on Top Layer And Text "R11" (96.662mm,83.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R2-1(97.023mm,86.106mm) on Top Layer And Track (95.845mm,85.42mm)(96.302mm,85.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-1(97.023mm,86.106mm) on Top Layer And Track (95.845mm,86.792mm)(96.302mm,86.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R2-1(97.023mm,86.106mm) on Top Layer And Track (96.444mm,85.207mm)(97.827mm,85.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(97.023mm,86.106mm) on Top Layer And Track (96.444mm,87.01mm)(97.827mm,87.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(97.023mm,86.106mm) on Top Layer And Track (97.827mm,85.207mm)(97.827mm,87.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-1(90.113mm,98.618mm) on Top Layer And Track (89.309mm,97.714mm)(89.309mm,99.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R21-1(90.113mm,98.618mm) on Top Layer And Track (89.309mm,97.714mm)(90.692mm,97.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R21-1(90.113mm,98.618mm) on Top Layer And Track (89.309mm,99.517mm)(90.692mm,99.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R21-1(90.113mm,98.618mm) on Top Layer And Track (90.835mm,97.932mm)(91.292mm,97.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R21-1(90.113mm,98.618mm) on Top Layer And Track (90.835mm,99.304mm)(91.292mm,99.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R21-2(92.013mm,98.618mm) on Top Layer And Track (90.835mm,97.932mm)(91.292mm,97.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R21-2(92.013mm,98.618mm) on Top Layer And Track (90.835mm,99.304mm)(91.292mm,99.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-2(92.013mm,98.618mm) on Top Layer And Track (91.467mm,97.714mm)(92.809mm,97.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R21-2(92.013mm,98.618mm) on Top Layer And Track (91.467mm,99.517mm)(92.809mm,99.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R21-2(92.013mm,98.618mm) on Top Layer And Track (92.809mm,97.714mm)(92.809mm,99.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R2-2(95.123mm,86.106mm) on Top Layer And Track (94.327mm,85.207mm)(94.327mm,87.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R2-2(95.123mm,86.106mm) on Top Layer And Track (94.327mm,85.207mm)(95.669mm,85.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-2(95.123mm,86.106mm) on Top Layer And Track (94.327mm,87.01mm)(95.669mm,87.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(95.123mm,86.106mm) on Top Layer And Track (95.845mm,85.42mm)(96.302mm,85.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(95.123mm,86.106mm) on Top Layer And Track (95.845mm,86.792mm)(96.302mm,86.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(101.104mm,83.763mm) on Top Layer And Track (100.205mm,82.959mm)(100.205mm,84.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(101.104mm,83.763mm) on Top Layer And Track (100.205mm,82.959mm)(102.009mm,82.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R3-1(101.104mm,83.763mm) on Top Layer And Track (100.418mm,84.485mm)(100.418mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R3-1(101.104mm,83.763mm) on Top Layer And Track (101.79mm,84.485mm)(101.79mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(101.104mm,83.763mm) on Top Layer And Track (102.009mm,82.959mm)(102.009mm,84.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-2(101.104mm,85.663mm) on Top Layer And Track (100.205mm,85.117mm)(100.205mm,86.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R3-2(101.104mm,85.663mm) on Top Layer And Track (100.205mm,86.459mm)(102.009mm,86.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(101.104mm,85.663mm) on Top Layer And Track (100.418mm,84.485mm)(100.418mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R3-2(101.104mm,85.663mm) on Top Layer And Track (101.79mm,84.485mm)(101.79mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-2(101.104mm,85.663mm) on Top Layer And Track (102.009mm,85.117mm)(102.009mm,86.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(104.328mm,83.763mm) on Top Layer And Track (103.429mm,82.959mm)(103.429mm,84.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(104.328mm,83.763mm) on Top Layer And Track (103.429mm,82.959mm)(105.232mm,82.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R4-1(104.328mm,83.763mm) on Top Layer And Track (103.642mm,84.485mm)(103.642mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R4-1(104.328mm,83.763mm) on Top Layer And Track (105.014mm,84.485mm)(105.014mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(104.328mm,83.763mm) on Top Layer And Track (105.232mm,82.959mm)(105.232mm,84.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R4-2(104.328mm,85.663mm) on Top Layer And Track (103.429mm,85.117mm)(103.429mm,86.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R4-2(104.328mm,85.663mm) on Top Layer And Track (103.429mm,86.459mm)(105.232mm,86.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-2(104.328mm,85.663mm) on Top Layer And Track (103.642mm,84.485mm)(103.642mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R4-2(104.328mm,85.663mm) on Top Layer And Track (105.014mm,84.485mm)(105.014mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-2(104.328mm,85.663mm) on Top Layer And Track (105.232mm,85.117mm)(105.232mm,86.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(107.63mm,83.763mm) on Top Layer And Track (106.731mm,82.959mm)(106.731mm,84.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(107.63mm,83.763mm) on Top Layer And Track (106.731mm,82.959mm)(108.534mm,82.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(107.63mm,83.763mm) on Top Layer And Track (106.944mm,84.485mm)(106.944mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(107.63mm,83.763mm) on Top Layer And Track (108.316mm,84.485mm)(108.316mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(107.63mm,83.763mm) on Top Layer And Track (108.534mm,82.959mm)(108.534mm,84.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-2(107.63mm,85.663mm) on Top Layer And Track (106.731mm,85.117mm)(106.731mm,86.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R5-2(107.63mm,85.663mm) on Top Layer And Track (106.731mm,86.459mm)(108.534mm,86.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(107.63mm,85.663mm) on Top Layer And Track (106.944mm,84.485mm)(106.944mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R5-2(107.63mm,85.663mm) on Top Layer And Track (108.316mm,84.485mm)(108.316mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-2(107.63mm,85.663mm) on Top Layer And Track (108.534mm,85.117mm)(108.534mm,86.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-1(109.728mm,71.882mm) on Top Layer And Track (108.924mm,70.978mm)(108.924mm,72.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R6-1(109.728mm,71.882mm) on Top Layer And Track (108.924mm,70.978mm)(110.307mm,70.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R6-1(109.728mm,71.882mm) on Top Layer And Track (108.924mm,72.781mm)(110.307mm,72.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R6-1(109.728mm,71.882mm) on Top Layer And Track (110.449mm,71.196mm)(110.906mm,71.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R6-1(109.728mm,71.882mm) on Top Layer And Track (110.449mm,72.568mm)(110.906mm,72.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R6-2(111.628mm,71.882mm) on Top Layer And Track (110.449mm,71.196mm)(110.906mm,71.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R6-2(111.628mm,71.882mm) on Top Layer And Track (110.449mm,72.568mm)(110.906mm,72.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-2(111.628mm,71.882mm) on Top Layer And Track (111.082mm,70.978mm)(112.424mm,70.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R6-2(111.628mm,71.882mm) on Top Layer And Track (111.082mm,72.781mm)(112.424mm,72.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R6-2(111.628mm,71.882mm) on Top Layer And Track (112.424mm,70.978mm)(112.424mm,72.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(104.083mm,71.821mm) on Top Layer And Track (103.279mm,70.917mm)(103.279mm,72.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R7-1(104.083mm,71.821mm) on Top Layer And Track (103.279mm,70.917mm)(104.662mm,70.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R7-1(104.083mm,71.821mm) on Top Layer And Track (103.279mm,72.72mm)(104.662mm,72.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(104.083mm,71.821mm) on Top Layer And Track (104.805mm,71.135mm)(105.262mm,71.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(104.083mm,71.821mm) on Top Layer And Track (104.805mm,72.507mm)(105.262mm,72.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(105.983mm,71.821mm) on Top Layer And Track (104.805mm,71.135mm)(105.262mm,71.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R7-2(105.983mm,71.821mm) on Top Layer And Track (104.805mm,72.507mm)(105.262mm,72.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-2(105.983mm,71.821mm) on Top Layer And Track (105.437mm,70.917mm)(106.779mm,70.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R7-2(105.983mm,71.821mm) on Top Layer And Track (105.437mm,72.72mm)(106.779mm,72.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R7-2(105.983mm,71.821mm) on Top Layer And Track (106.779mm,70.917mm)(106.779mm,72.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(60.513mm,77.667mm) on Top Layer And Track (59.614mm,76.863mm)(59.614mm,78.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(60.513mm,77.667mm) on Top Layer And Track (59.614mm,76.863mm)(61.417mm,76.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R8-1(60.513mm,77.667mm) on Top Layer And Track (59.827mm,78.389mm)(59.827mm,78.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R8-1(60.513mm,77.667mm) on Top Layer And Track (61.199mm,78.389mm)(61.199mm,78.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(60.513mm,77.667mm) on Top Layer And Track (61.417mm,76.863mm)(61.417mm,78.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R8-2(60.513mm,79.567mm) on Top Layer And Track (59.614mm,79.021mm)(59.614mm,80.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R8-2(60.513mm,79.567mm) on Top Layer And Track (59.614mm,80.363mm)(61.417mm,80.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-2(60.513mm,79.567mm) on Top Layer And Track (59.827mm,78.389mm)(59.827mm,78.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R8-2(60.513mm,79.567mm) on Top Layer And Track (61.199mm,78.389mm)(61.199mm,78.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-2(60.513mm,79.567mm) on Top Layer And Track (61.417mm,79.021mm)(61.417mm,80.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-1(144.023mm,87.757mm) on Top Layer And Track (143.219mm,86.853mm)(143.219mm,88.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R9-1(144.023mm,87.757mm) on Top Layer And Track (143.219mm,86.853mm)(144.602mm,86.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R9-1(144.023mm,87.757mm) on Top Layer And Track (143.219mm,88.656mm)(144.602mm,88.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R9-1(144.023mm,87.757mm) on Top Layer And Track (144.744mm,87.071mm)(145.201mm,87.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R9-1(144.023mm,87.757mm) on Top Layer And Track (144.744mm,88.443mm)(145.201mm,88.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R9-2(145.923mm,87.757mm) on Top Layer And Track (144.744mm,87.071mm)(145.201mm,87.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R9-2(145.923mm,87.757mm) on Top Layer And Track (144.744mm,88.443mm)(145.201mm,88.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-2(145.923mm,87.757mm) on Top Layer And Track (145.377mm,86.853mm)(146.719mm,86.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R9-2(145.923mm,87.757mm) on Top Layer And Track (145.377mm,88.656mm)(146.719mm,88.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R9-2(145.923mm,87.757mm) on Top Layer And Track (146.719mm,86.853mm)(146.719mm,88.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-1(89.098mm,110.998mm) on Top Layer And Track (88.417mm,109.144mm)(88.417mm,110.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-1(89.098mm,110.998mm) on Top Layer And Track (88.417mm,111.709mm)(88.417mm,112.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-2(82.098mm,110.998mm) on Top Layer And Track (82.779mm,109.144mm)(82.779mm,110.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-2(82.098mm,110.998mm) on Top Layer And Track (82.779mm,111.709mm)(82.779mm,112.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad U1-1(95.787mm,102.161mm) on Top Layer And Text "L1" (94.259mm,99.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(137.146mm,113.157mm) on Top Layer And Track (136.271mm,114.427mm)(142.621mm,114.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(139.446mm,113.157mm) on Top Layer And Track (136.271mm,114.427mm)(142.621mm,114.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(139.446mm,119.253mm) on Top Layer And Track (136.271mm,117.983mm)(142.621mm,117.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(141.746mm,113.157mm) on Top Layer And Track (136.271mm,114.427mm)(142.621mm,114.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad U3-1(71.755mm,96.774mm) on Multi-Layer And Track (71.365mm,95.752mm)(71.806mm,95.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad U3-3(76.835mm,96.774mm) on Multi-Layer And Track (76.962mm,95.123mm)(77.292mm,95.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad U4-1(113.411mm,79.756mm) on Top Layer And Track (114.122mm,75.311mm)(114.122mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad U4-2(113.411mm,78.486mm) on Top Layer And Track (114.122mm,75.311mm)(114.122mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad U4-3(113.411mm,77.216mm) on Top Layer And Track (114.122mm,75.311mm)(114.122mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad U4-4(113.411mm,75.946mm) on Top Layer And Track (114.122mm,75.311mm)(114.122mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad U4-5(118.618mm,75.946mm) on Top Layer And Track (117.907mm,75.311mm)(117.907mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad U4-6(118.618mm,77.216mm) on Top Layer And Track (117.907mm,75.311mm)(117.907mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad U4-7(118.618mm,78.486mm) on Top Layer And Track (117.907mm,75.311mm)(117.907mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad U4-8(118.618mm,79.756mm) on Top Layer And Track (117.907mm,75.311mm)(117.907mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad Y1-0(65.212mm,105.029mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1-0(65.212mm,105.029mm) on Multi-Layer And Track (64.247mm,104.496mm)(66.126mm,104.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad Y1-0(65.212mm,105.029mm) on Multi-Layer And Track (64.247mm,105.537mm)(66.152mm,105.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad Y1-0(65.212mm,105.029mm) on Multi-Layer And Track (65.237mm,103.708mm)(65.237mm,104.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad Y1-0(65.212mm,105.029mm) on Multi-Layer And Track (65.237mm,105.537mm)(65.237mm,106.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad Y1-1(65.212mm,102.489mm) on Multi-Layer And Track (65.237mm,103.708mm)(65.237mm,104.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad Y1-2(65.212mm,107.569mm) on Multi-Layer And Track (65.237mm,105.537mm)(65.237mm,106.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
Rule Violations :442

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Arc (120.015mm,100.203mm) on Top Overlay And Text "C9" (118.04mm,95.721mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (130.048mm,84.107mm) on Top Overlay And Text "LS2" (131.267mm,83.617mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (130.048mm,84.107mm) on Top Overlay And Text "Q2" (126.947mm,82.747mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Arc (131.902mm,85.369mm) on Top Overlay And Text "LS2" (131.267mm,83.617mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (145.923mm,108.712mm) on Top Overlay And Text "5" (148.166mm,107.378mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (146.939mm,117.602mm) on Top Overlay And Text "COM1" (147.658mm,118.267mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (151.916mm,95.378mm) on Top Overlay And Text "R13" (146.812mm,95.148mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (68.442mm,75.819mm) on Top Overlay And Text "R19" (64.475mm,75.005mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+" (149.098mm,101.092mm) on Top Overlay And Track (148.916mm,85.378mm)(148.916mm,117.378mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "1" (148.416mm,94.878mm) on Top Overlay And Text "R13" (146.812mm,95.148mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "1" (148.416mm,94.878mm) on Top Overlay And Track (147.816mm,95.378mm)(147.816mm,96.378mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "1" (148.416mm,94.878mm) on Top Overlay And Track (147.816mm,95.378mm)(148.316mm,95.878mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (76.23mm,93.548mm) on Top Overlay And Track (71.806mm,95.123mm)(76.962mm,95.123mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (76.23mm,93.548mm) on Top Overlay And Track (76.962mm,95.123mm)(77.292mm,95.783mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "C11" (75.717mm,106.375mm) on Top Overlay And Text "C7" (79.402mm,106.439mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C5" (84.9mm,102.178mm) on Top Overlay And Track (84.861mm,104.013mm)(84.861mm,105.791mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.254mm) Between Text "C5" (84.9mm,102.178mm) on Top Overlay And Track (84.861mm,104.013mm)(86.247mm,104.013mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.254mm) Between Text "C5" (84.9mm,102.178mm) on Top Overlay And Track (87.022mm,104.013mm)(88.367mm,104.013mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (70.017mm,111.096mm) on Top Overlay And Track (69.875mm,111.252mm)(69.875mm,113.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (70.017mm,111.096mm) on Top Overlay And Track (69.875mm,111.252mm)(71.261mm,111.252mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "C8" (70.017mm,111.096mm) on Top Overlay And Track (69.875mm,113.03mm)(71.261mm,113.03mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (70.017mm,111.096mm) on Top Overlay And Track (71.404mm,111.452mm)(71.861mm,111.452mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (70.017mm,111.096mm) on Top Overlay And Track (71.404mm,112.823mm)(71.861mm,112.823mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (70.017mm,111.096mm) on Top Overlay And Track (72.036mm,111.252mm)(73.381mm,111.252mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "C8" (70.017mm,111.096mm) on Top Overlay And Track (72.036mm,113.03mm)(73.381mm,113.03mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.215mm < 0.254mm) Between Text "C9" (118.04mm,95.721mm) on Top Overlay And Track (120.015mm,97.714mm)(120.015mm,102.718mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1" (111.925mm,103.873mm) on Top Overlay And Text "DIO1" (106.972mm,103.721mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LS2" (131.267mm,83.617mm) on Top Overlay And Track (131.318mm,84.074mm)(135.128mm,84.074mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LS2" (131.267mm,83.617mm) on Top Overlay And Track (135.128mm,84.074mm)(135.128mm,104.394mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q2" (126.947mm,82.747mm) on Top Overlay And Text "R14" (123.51mm,81.997mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q2" (126.947mm,82.747mm) on Top Overlay And Track (124.968mm,84.074mm)(128.753mm,84.074mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.254mm) Between Text "R11" (96.662mm,83.577mm) on Top Overlay And Track (100.205mm,82.959mm)(100.205mm,84.342mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R11" (96.662mm,83.577mm) on Top Overlay And Track (96.444mm,85.207mm)(97.827mm,85.207mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.134mm < 0.254mm) Between Text "R11" (96.662mm,83.577mm) on Top Overlay And Track (97.827mm,85.207mm)(97.827mm,87.01mm) on Top Overlay Silk Text to Silk Clearance [0.134mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (146.812mm,95.148mm) on Top Overlay And Track (147.816mm,95.378mm)(147.816mm,96.378mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (146.812mm,95.148mm) on Top Overlay And Track (147.816mm,95.378mm)(148.316mm,95.878mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (146.812mm,95.148mm) on Top Overlay And Track (147.816mm,96.378mm)(148.316mm,95.878mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.254mm) Between Text "R13" (146.812mm,95.148mm) on Top Overlay And Track (148.316mm,95.878mm)(148.316mm,95.878mm) on Top Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (146.812mm,95.148mm) on Top Overlay And Track (148.916mm,85.378mm)(148.916mm,117.378mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (146.812mm,95.148mm) on Top Overlay And Track (150.416mm,95.378mm)(150.416mm,107.378mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (119.593mm,86.684mm) on Top Overlay And Track (119.662mm,87.808mm)(119.662mm,89.611mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (119.593mm,86.684mm) on Top Overlay And Track (119.662mm,87.808mm)(121.004mm,87.808mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (119.593mm,86.684mm) on Top Overlay And Track (121.179mm,88.021mm)(121.636mm,88.021mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (119.593mm,86.684mm) on Top Overlay And Track (121.779mm,87.808mm)(123.162mm,87.808mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (119.593mm,86.684mm) on Top Overlay And Track (123.162mm,87.808mm)(123.162mm,89.611mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R19" (64.475mm,75.005mm) on Top Overlay And Track (63.424mm,76.99mm)(65.227mm,76.99mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R19" (64.475mm,75.005mm) on Top Overlay And Track (65.227mm,76.99mm)(65.227mm,78.373mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (64.475mm,75.005mm) on Top Overlay And Track (68.442mm,73.533mm)(68.442mm,75.184mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "R19" (64.475mm,75.005mm) on Top Overlay And Track (68.442mm,76.454mm)(68.442mm,78.105mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (80.518mm,116.017mm) on Top Overlay And Text "S1" (81.656mm,113.741mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :50

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02