Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Mar 23 22:36:27 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/state_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.121   -13293.924                   9997                36168        0.016        0.000                      0                36168        3.750        0.000                       0                  7119  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -38.121   -13293.924                   9997                36168        0.016        0.000                      0                36168        3.750        0.000                       0                  7119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         9997  Failing Endpoints,  Worst Slack      -38.121ns,  Total Violation   -13293.924ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.121ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.433ns  (logic 15.803ns (34.783%)  route 29.630ns (65.217%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        2.298     3.592    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     4.010    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.134 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.296     4.430    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     4.842    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.474     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.564 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.713    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.837 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.260 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     6.419    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.543 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.966 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     7.128    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.252 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.543    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.667 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.818    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.942 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.096    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.220 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     8.522    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.447     9.093    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124     9.217 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.525    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.649 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.221    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.345 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.637    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    10.761 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.034 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.188    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.312 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.600    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.724 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.015    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.139 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.297    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.421 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.289    12.711    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    12.835 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.989    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.400    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.524 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    13.819    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.943 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.234    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.358 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.512    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.636 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.288    14.924    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.048 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    15.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.436 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.709 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    16.017    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.141 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.302    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.426 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    16.706    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.830 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.162    16.992    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.116 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.398    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.522 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.293    17.815    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.229    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    18.353 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    18.769 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.918    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    19.042 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.334    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.458 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.612    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.736 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.027    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124    20.151 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.859    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.983 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.135    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    21.259 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.550    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124    21.674 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    21.978    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    22.102 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    22.401    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.525 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    22.683    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.807 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.162    22.969    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.093 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.393    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.124    23.517 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.302    23.819    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.943 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.105    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.229 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.511    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.635 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.786    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.910 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    25.202    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.326 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.601 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.290    25.891    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.015 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.166    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.290 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.444    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.568 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.493    27.061    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.587 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    28.236    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.762 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.654    29.416    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.942 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.662    30.604    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.130 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.809    31.938    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.464 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    33.096    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.622 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.401    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.927 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.707    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.233 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.880    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.406 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.044    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.570 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    39.350    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.876 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.716    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.242 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.121    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.647 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.427    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.953 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.954    44.907    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X40Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.433 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.433    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X40Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                4.813     7.312    
  -------------------------------------------------------------------
                         required time                          7.312    
                         arrival time                         -45.433    
  -------------------------------------------------------------------
                         slack                                -38.121    

Slack (VIOLATED) :        -37.891ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.447ns  (logic 15.817ns (34.803%)  route 29.630ns (65.197%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        2.298     3.592    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     4.010    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.134 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.296     4.430    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     4.842    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.474     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.564 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.713    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.837 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.260 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     6.419    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.543 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.966 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     7.128    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.252 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.543    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.667 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.818    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.942 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.096    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.220 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     8.522    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.447     9.093    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124     9.217 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.525    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.649 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.221    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.345 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.637    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    10.761 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.034 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.188    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.312 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.600    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.724 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.015    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.139 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.297    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.421 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.289    12.711    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    12.835 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.989    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.400    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.524 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    13.819    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.943 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.234    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.358 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.512    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.636 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.288    14.924    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.048 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    15.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.436 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.709 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    16.017    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.141 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.302    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.426 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    16.706    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.830 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.162    16.992    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.116 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.398    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.522 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.293    17.815    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.229    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    18.353 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    18.769 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.918    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    19.042 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.334    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.458 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.612    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.736 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.027    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124    20.151 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.859    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.983 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.135    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    21.259 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.550    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124    21.674 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    21.978    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    22.102 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    22.401    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.525 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    22.683    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.807 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.162    22.969    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.093 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.393    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.124    23.517 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.302    23.819    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.943 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.105    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.229 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.511    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.635 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.786    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.910 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    25.202    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.326 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.601 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.290    25.891    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.015 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.166    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.290 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.444    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.568 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.493    27.061    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.587 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    28.236    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.762 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.654    29.416    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.942 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.662    30.604    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.130 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.809    31.938    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.464 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    33.096    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.622 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.401    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.927 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.707    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.233 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.880    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.406 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.044    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.570 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    39.350    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.876 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.716    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.242 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.121    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.647 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.427    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.953 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.954    44.907    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X40Y64         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.447 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.447    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X40Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.057     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -45.447    
  -------------------------------------------------------------------
                         slack                                -37.891    

Slack (VIOLATED) :        -37.816ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.372ns  (logic 15.742ns (34.696%)  route 29.630ns (65.304%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        2.298     3.592    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     4.010    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.134 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.296     4.430    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     4.842    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.474     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.564 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.713    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.837 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.260 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     6.419    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.543 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.966 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     7.128    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.252 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.543    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.667 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.818    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.942 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.096    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.220 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     8.522    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.447     9.093    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124     9.217 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.525    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.649 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.221    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.345 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.637    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    10.761 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.034 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.188    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.312 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.600    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.724 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.015    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.139 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.297    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.421 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.289    12.711    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    12.835 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.989    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.400    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.524 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    13.819    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.943 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.234    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.358 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.512    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.636 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.288    14.924    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.048 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    15.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.436 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.709 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    16.017    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.141 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.302    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.426 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    16.706    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.830 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.162    16.992    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.116 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.398    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.522 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.293    17.815    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.229    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    18.353 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    18.769 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.918    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    19.042 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.334    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.458 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.612    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.736 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.027    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124    20.151 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.859    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.983 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.135    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    21.259 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.550    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124    21.674 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    21.978    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    22.102 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    22.401    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.525 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    22.683    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.807 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.162    22.969    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.093 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.393    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.124    23.517 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.302    23.819    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.943 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.105    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.229 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.511    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.635 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.786    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.910 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    25.202    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.326 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.601 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.290    25.891    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.015 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.166    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.290 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.444    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.568 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.493    27.061    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.587 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    28.236    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.762 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.654    29.416    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.942 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.662    30.604    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.130 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.809    31.938    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.464 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    33.096    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.622 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.401    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.927 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.707    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.233 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.880    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.406 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.044    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.570 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    39.350    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.876 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.716    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.242 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.121    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.647 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.427    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.953 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.954    44.907    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X40Y64         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.372 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.372    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X40Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.057     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -45.372    
  -------------------------------------------------------------------
                         slack                                -37.816    

Slack (VIOLATED) :        -37.730ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.286ns  (logic 15.656ns (34.572%)  route 29.630ns (65.428%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        2.298     3.592    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     4.010    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.134 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.296     4.430    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     4.842    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.474     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.564 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.713    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.837 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.260 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     6.419    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.543 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.966 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     7.128    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.252 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.543    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.667 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.818    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.942 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.096    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.220 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     8.522    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.447     9.093    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124     9.217 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.525    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.649 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.221    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.345 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.637    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    10.761 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.034 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.188    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.312 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.600    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.724 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.015    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.139 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.297    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.421 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.289    12.711    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    12.835 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.989    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.400    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.524 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    13.819    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.943 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.234    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.358 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.512    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.636 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.288    14.924    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.048 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    15.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.436 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.709 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    16.017    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.141 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.302    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.426 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    16.706    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.830 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.162    16.992    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.116 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.398    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.522 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.293    17.815    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.229    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    18.353 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    18.769 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.918    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    19.042 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.334    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.458 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.612    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.736 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.027    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124    20.151 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.859    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.983 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.135    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    21.259 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.550    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124    21.674 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    21.978    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    22.102 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    22.401    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.525 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    22.683    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.807 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.162    22.969    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.093 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.393    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.124    23.517 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.302    23.819    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.943 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.105    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.229 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.511    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.635 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.786    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.910 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    25.202    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.326 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.601 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.290    25.891    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.015 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.166    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.290 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.444    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.568 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.493    27.061    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.587 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    28.236    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.762 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.654    29.416    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.942 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.662    30.604    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.130 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.809    31.938    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.464 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    33.096    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.622 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.401    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.927 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.707    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.233 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.880    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.406 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.044    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.570 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    39.350    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.876 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.716    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.242 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.121    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.647 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.427    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.953 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.954    44.907    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X40Y64         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.286 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.286    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X40Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.057     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -45.286    
  -------------------------------------------------------------------
                         slack                                -37.730    

Slack (VIOLATED) :        -36.411ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.967ns  (logic 15.291ns (34.779%)  route 28.676ns (65.221%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        2.298     3.592    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     4.010    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.134 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.296     4.430    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     4.842    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.474     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.564 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.713    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.837 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.260 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     6.419    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.543 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.966 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     7.128    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.252 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.543    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.667 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.818    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.942 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.096    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.220 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     8.522    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.447     9.093    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124     9.217 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.525    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.649 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.221    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.345 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.637    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    10.761 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.034 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.188    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.312 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.600    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.724 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.015    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.139 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.297    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.421 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.289    12.711    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    12.835 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.989    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.400    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.524 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    13.819    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.943 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.234    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.358 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.512    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.636 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.288    14.924    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.048 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    15.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.436 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.709 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    16.017    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.141 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.302    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.426 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    16.706    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.830 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.162    16.992    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.116 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.398    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.522 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.293    17.815    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.229    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    18.353 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    18.769 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.918    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    19.042 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.334    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.458 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.612    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.736 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.027    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124    20.151 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.859    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.983 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.135    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    21.259 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.550    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124    21.674 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    21.978    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    22.102 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    22.401    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.525 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    22.683    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.807 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.162    22.969    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.093 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.393    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.124    23.517 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.302    23.819    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.943 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.105    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.229 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.511    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.635 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.786    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.910 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    25.202    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.326 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.601 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.290    25.891    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.015 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.166    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.290 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.444    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.568 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.493    27.061    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.587 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    28.236    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.762 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.654    29.416    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.942 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.662    30.604    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.130 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.809    31.938    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.464 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    33.096    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.622 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.401    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.927 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.707    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.233 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.880    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.406 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.044    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.570 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    39.350    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.876 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.716    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.242 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.121    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.647 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.427    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.967 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.967    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X41Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.057     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -43.967    
  -------------------------------------------------------------------
                         slack                                -36.411    

Slack (VIOLATED) :        -36.336ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.892ns  (logic 15.216ns (34.667%)  route 28.676ns (65.333%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        2.298     3.592    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     4.010    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.134 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.296     4.430    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     4.842    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.474     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.564 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.713    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.837 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.260 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     6.419    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.543 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.966 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     7.128    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.252 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.543    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.667 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.818    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.942 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.096    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.220 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     8.522    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.447     9.093    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124     9.217 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.525    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.649 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.221    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.345 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.637    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    10.761 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.034 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.188    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.312 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.600    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.724 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.015    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.139 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.297    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.421 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.289    12.711    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    12.835 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.989    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.400    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.524 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    13.819    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.943 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.234    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.358 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.512    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.636 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.288    14.924    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.048 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    15.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.436 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.709 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    16.017    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.141 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.302    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.426 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    16.706    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.830 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.162    16.992    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.116 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.398    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.522 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.293    17.815    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.229    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    18.353 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    18.769 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.918    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    19.042 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.334    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.458 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.612    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.736 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.027    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124    20.151 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.859    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.983 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.135    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    21.259 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.550    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124    21.674 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    21.978    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    22.102 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    22.401    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.525 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    22.683    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.807 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.162    22.969    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.093 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.393    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.124    23.517 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.302    23.819    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.943 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.105    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.229 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.511    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.635 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.786    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.910 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    25.202    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.326 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.601 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.290    25.891    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.015 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.166    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.290 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.444    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.568 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.493    27.061    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.587 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    28.236    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.762 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.654    29.416    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.942 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.662    30.604    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.130 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.809    31.938    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.464 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    33.096    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.622 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.401    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.927 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.707    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.233 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.880    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.406 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.044    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.570 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    39.350    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.876 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.716    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.242 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.121    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.647 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.427    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.892 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.892    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X41Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.057     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -43.892    
  -------------------------------------------------------------------
                         slack                                -36.336    

Slack (VIOLATED) :        -36.305ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.953ns  (logic 15.277ns (34.758%)  route 28.676ns (65.242%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        2.298     3.592    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     4.010    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.134 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.296     4.430    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     4.842    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.474     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.564 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.713    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.837 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.260 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     6.419    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.543 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.966 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     7.128    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.252 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.543    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.667 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.818    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.942 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.096    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.220 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     8.522    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.447     9.093    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124     9.217 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.525    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.649 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.221    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.345 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.637    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    10.761 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.034 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.188    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.312 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.600    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.724 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.015    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.139 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.297    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.421 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.289    12.711    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    12.835 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.989    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.400    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.524 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    13.819    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.943 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.234    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.358 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.512    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.636 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.288    14.924    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.048 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    15.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.436 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.709 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    16.017    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.141 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.302    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.426 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    16.706    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.830 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.162    16.992    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.116 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.398    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.522 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.293    17.815    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.229    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    18.353 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    18.769 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.918    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    19.042 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.334    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.458 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.612    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.736 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.027    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124    20.151 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.859    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.983 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.135    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    21.259 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.550    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124    21.674 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    21.978    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    22.102 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    22.401    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.525 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    22.683    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.807 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.162    22.969    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.093 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.393    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.124    23.517 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.302    23.819    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.943 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.105    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.229 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.511    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.635 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.786    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.910 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    25.202    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.326 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.601 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.290    25.891    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.015 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.166    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.290 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.444    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.568 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.493    27.061    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.587 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    28.236    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.762 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.654    29.416    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.942 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.662    30.604    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.130 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.809    31.938    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.464 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    33.096    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.622 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.401    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.927 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.707    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.233 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.880    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.406 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.044    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.570 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    39.350    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.876 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.716    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.242 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.121    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.647 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.427    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.953 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.953    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X41Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.149     7.648    
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                         -43.953    
  -------------------------------------------------------------------
                         slack                                -36.305    

Slack (VIOLATED) :        -36.250ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.806ns  (logic 15.130ns (34.539%)  route 28.676ns (65.461%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        2.298     3.592    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     4.010    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.134 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.296     4.430    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     4.842    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.474     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.564 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.713    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.837 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.260 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     6.419    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.543 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.966 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     7.128    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.252 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.543    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.667 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.818    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.942 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.096    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.220 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     8.522    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.447     9.093    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124     9.217 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.525    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.649 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.221    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.345 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.637    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    10.761 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.034 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.188    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.312 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.600    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.724 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.015    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.139 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.297    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.421 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.289    12.711    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    12.835 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.989    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.400    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.524 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    13.819    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.943 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.234    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.358 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.512    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.636 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.288    14.924    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.048 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    15.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.436 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.709 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    16.017    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.141 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.302    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.426 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    16.706    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.830 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.162    16.992    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.116 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.398    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.522 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.293    17.815    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.229    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    18.353 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    18.769 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.918    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    19.042 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.334    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.458 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.612    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.736 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.027    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124    20.151 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.859    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.983 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.135    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    21.259 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.550    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124    21.674 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    21.978    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    22.102 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    22.401    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.525 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    22.683    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.807 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.162    22.969    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.093 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.393    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.124    23.517 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.302    23.819    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.943 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.105    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.229 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.511    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.635 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.786    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.910 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    25.202    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.326 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.601 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.290    25.891    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.015 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.166    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.290 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.444    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.568 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.493    27.061    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.587 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    28.236    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.762 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.654    29.416    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.942 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.662    30.604    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.130 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.809    31.938    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.464 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    33.096    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.622 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.401    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.927 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.707    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.233 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.880    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.406 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.044    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.570 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    39.350    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.876 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.716    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.242 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.121    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.647 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.427    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X41Y64         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.806 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.806    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X41Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y64         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.057     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -43.806    
  -------------------------------------------------------------------
                         slack                                -36.250    

Slack (VIOLATED) :        -35.106ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.661ns  (logic 14.765ns (34.610%)  route 27.896ns (65.390%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        2.298     3.592    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     4.010    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.134 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.296     4.430    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     4.842    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.474     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.564 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.713    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.837 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.260 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     6.419    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.543 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.966 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     7.128    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.252 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.543    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.667 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.818    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.942 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.096    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.220 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     8.522    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.447     9.093    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124     9.217 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.525    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.649 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.221    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.345 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.637    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    10.761 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.034 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.188    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.312 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.600    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.724 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.015    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.139 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.297    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.421 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.289    12.711    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    12.835 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.989    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.400    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.524 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    13.819    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.943 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.234    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.358 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.512    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.636 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.288    14.924    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.048 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    15.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.436 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.709 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    16.017    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.141 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.302    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.426 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    16.706    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.830 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.162    16.992    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.116 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.398    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.522 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.293    17.815    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.229    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    18.353 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    18.769 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.918    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    19.042 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.334    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.458 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.612    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.736 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.027    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124    20.151 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.859    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.983 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.135    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    21.259 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.550    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124    21.674 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    21.978    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    22.102 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    22.401    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.525 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    22.683    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.807 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.162    22.969    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.093 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.393    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.124    23.517 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.302    23.819    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.943 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.105    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.229 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.511    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.635 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.786    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.910 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    25.202    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.326 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.601 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.290    25.891    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.015 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.166    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.290 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.444    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.568 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.493    27.061    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.587 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    28.236    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.762 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.654    29.416    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.942 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.662    30.604    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.130 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.809    31.938    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.464 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    33.096    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.622 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.401    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.927 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.707    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.233 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.880    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.406 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.044    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.570 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    39.350    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.876 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.716    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.242 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.121    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    42.661 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.661    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X41Y65         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        1.473     2.652    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y65         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.652    
                         clock uncertainty           -0.154     2.498    
                         time borrowed                5.057     7.555    
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                         -42.661    
  -------------------------------------------------------------------
                         slack                                -35.106    

Slack (VIOLATED) :        -35.031ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.586ns  (logic 14.690ns (34.495%)  route 27.896ns (65.505%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        2.298     3.592    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     4.010    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.134 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.296     4.430    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     4.842    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.474     5.440    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.564 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     5.713    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X53Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.837 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.136    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.260 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     6.419    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.543 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.966 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     7.128    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.252 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.543    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.667 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.818    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.942 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.096    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.220 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     8.522    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.447     9.093    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124     9.217 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308     9.525    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.649 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.931 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    10.221    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.345 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.637    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    10.761 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.034 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.188    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.312 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    11.600    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.724 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.015    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.139 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.297    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    12.421 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.289    12.711    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    12.835 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.989    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.400    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.524 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    13.819    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X52Y71         LUT1 (Prop_lut1_I0_O)        0.124    13.943 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.234    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.358 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.512    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124    14.636 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.288    14.924    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.048 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    15.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.436 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.149    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    15.709 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    16.017    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.141 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.302    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.426 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    16.706    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    16.830 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.162    16.992    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.116 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.398    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.124    17.522 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.293    17.815    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.124    17.939 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.229    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    18.353 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    18.769 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.918    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    19.042 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.334    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.458 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.612    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.124    19.736 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.027    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y69         LUT1 (Prop_lut1_I0_O)        0.124    20.151 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    20.453    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X51Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.577 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.859    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    20.983 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.135    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    21.259 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.550    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y67         LUT1 (Prop_lut1_I0_O)        0.124    21.674 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    21.978    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.124    22.102 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    22.401    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.525 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    22.683    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    22.807 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.162    22.969    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.093 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.393    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.124    23.517 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.302    23.819    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.943 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.105    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.229 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.282    24.511    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.635 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.786    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y64         LUT1 (Prop_lut1_I0_O)        0.124    24.910 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    25.202    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.326 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X51Y66         LUT1 (Prop_lut1_I0_O)        0.124    25.601 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.290    25.891    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.015 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.166    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.290 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.444    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124    26.568 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.493    27.061    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.587 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    28.236    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.762 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.654    29.416    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.942 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.662    30.604    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.130 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.809    31.938    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.464 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    33.096    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.622 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.780    34.401    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.927 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.707    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.233 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.880    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.406 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.638    38.044    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.570 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.780    39.350    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.876 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.716    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X40Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.242 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.121    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    42.586 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.586    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X41Y65         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        1.473     2.652    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y65         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.652    
                         clock uncertainty           -0.154     2.498    
                         time borrowed                5.057     7.555    
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                         -42.586    
  -------------------------------------------------------------------
                         slack                                -35.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.457%)  route 0.163ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.163     1.299    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[4]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.158ns (44.313%)  route 0.199ns (55.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.549     0.885    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y67         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.158     1.043 r  design_1_i/top_0/inst/tdc1/latches_reg[4]/Q
                         net (fo=1, routed)           0.199     1.241    design_1_i/top_0/inst/tdc1/latches[4]
    SLICE_X53Y66         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.813     1.179    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y66         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[4]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.070     1.214    design_1_i/top_0/inst/tdc1/delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.mult1_reg.mlplied1_re_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.126ns (43.205%)  route 0.166ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.648     0.984    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126     1.110 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[22]
                         net (fo=1, routed)           0.166     1.276    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mlplied1_re_raw[10]
    SLICE_X35Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.mult1_reg.mlplied1_re_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.831     1.197    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/aclk
    SLICE_X35Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.mult1_reg.mlplied1_re_reg[10]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.076     1.243    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.mult1_reg.mlplied1_re_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[1].write_data_im_mux/use_lut6_2.latency1.Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.593     0.929    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[1].write_data_im_mux/aclk
    SLICE_X23Y38         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[1].write_data_im_mux/use_lut6_2.latency1.Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[1].write_data_im_mux/use_lut6_2.latency1.Q_reg[2]/Q
                         net (fo=1, routed)           0.109     1.178    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/dina[2]
    RAMB18_X1Y15         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.903     1.269    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X1Y15         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism             -0.282     0.987    
    RAMB18_X1Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.142    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[9]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.158ns (42.013%)  route 0.218ns (57.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.550     0.886    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y67         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[9]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         LDCE (EnToQ_ldce_G_Q)        0.158     1.044 r  design_1_i/top_0/inst/tdc1/latches_reg[9]/Q
                         net (fo=1, routed)           0.218     1.262    design_1_i/top_0/inst/tdc1/latches[9]
    SLICE_X52Y65         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.814     1.180    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y65         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[9]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.072     1.217    design_1_i/top_0/inst/tdc1/delay_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/pre_tw2_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW2_ADDR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.365%)  route 0.227ns (61.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.559     0.895    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/aclk
    SLICE_X49Y39         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/pre_tw2_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/pre_tw2_d_reg[8]/Q
                         net (fo=2, routed)           0.227     1.262    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/pre_tw2_d[8]
    SLICE_X51Y36         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW2_ADDR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.820     1.186    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/aclk
    SLICE_X51Y36         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW2_ADDR_reg[8]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW2_ADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[1].ff_ai/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.398%)  route 0.236ns (62.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.574     0.910    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o2_gen/aclk
    SLICE_X27Y51         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_im/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/Q
                         net (fo=1, routed)           0.236     1.287    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[1].ff_ai_0[13]
    SLICE_X28Y45         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[1].ff_ai/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.858     1.224    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X28Y45         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[1].ff_ai/C
                         clock pessimism             -0.030     1.194    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.047     1.241    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[1].ff_ai
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.190ns (56.778%)  route 0.145ns (43.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X37Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.145     1.261    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X37Y99         LUT3 (Prop_lut3_I2_O)        0.049     1.310 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[12]_i_1/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[12]
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.107     1.263    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/tw3_add/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/pos_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.289%)  route 0.248ns (63.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.562     0.898    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/tw3_add/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y43         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/tw3_add/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/tw3_add/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=3, routed)           0.248     1.286    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/S[6]
    SLICE_X44Y50         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/pos_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.825     1.191    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/aclk
    SLICE_X44Y50         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/pos_addr_reg_reg[6]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.072     1.233    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/pos_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr0/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.007%)  route 0.130ns (47.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.585     0.921    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr0/aclk
    SLICE_X28Y33         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr0/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr0/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=2, routed)           0.130     1.192    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/D[4]
    SLICE_X26Y33         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7122, routed)        0.852     1.218    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/aclk
    SLICE_X26Y33         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism             -0.263     0.955    
    SLICE_X26Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.138    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y13   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y13   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[2].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[2].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[3].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[3].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y105  design_1_i/top_0/inst/ram1/ram_reg_1536_1791_9_9/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y105  design_1_i/top_0/inst/ram1/ram_reg_1536_1791_9_9/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y105  design_1_i/top_0/inst/ram1/ram_reg_1536_1791_9_9/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y105  design_1_i/top_0/inst/ram1/ram_reg_1536_1791_9_9/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68   design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y78   design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0__9/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y50   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y67   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y67   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y67   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y67   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y59   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y59   design_1_i/top_0/inst/ram1/ram_reg_1536_1791_5_5/RAMS64E_B/CLK



