

================================================================
== Vivado HLS Report for 'image_filter_Split_1080_1920_2048_0_s'
================================================================
* Date:           Wed Dec 14 21:09:54 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        prj
* Solution:       pynq_solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.12|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i)
3 --> 
	5  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %dst0_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: cols_read [1/1] 0.00ns
entry:4  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

ST_1: rows_read [1/1] 0.00ns
entry:5  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

ST_1: stg_12 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 1.57ns
entry:8  br label %.preheader.i


 <State 2>: 3.48ns
ST_2: p_i [1/1] 0.00ns
.preheader.i:0  %p_i = phi i11 [ %i_V, %2 ], [ 0, %entry ]

ST_2: exitcond1_i [1/1] 2.11ns
.preheader.i:1  %exitcond1_i = icmp eq i11 %p_i, %rows_read

ST_2: stg_17 [1/1] 0.00ns
.preheader.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_V [1/1] 1.84ns
.preheader.i:3  %i_V = add i11 %p_i, 1

ST_2: stg_19 [1/1] 0.00ns
.preheader.i:4  br i1 %exitcond1_i, label %"Split<1080, 1920, 2048, 0>.exit", label %0

ST_2: stg_20 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp_i [1/1] 0.00ns
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: stg_22 [1/1] 1.57ns
:2  br label %1

ST_2: stg_23 [1/1] 0.00ns
Split<1080, 1920, 2048, 0>.exit:0  ret void


 <State 3>: 2.11ns
ST_3: p_1_i [1/1] 0.00ns
:0  %p_1_i = phi i11 [ 0, %0 ], [ %j_V, %"operator>>.exit.i" ]

ST_3: exitcond_i [1/1] 2.11ns
:1  %exitcond_i = icmp eq i11 %p_1_i, %cols_read

ST_3: stg_26 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_V [1/1] 1.84ns
:3  %j_V = add i11 %p_1_i, 1

ST_3: stg_28 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %2, label %"operator>>.exit.i"


 <State 4>: 6.12ns
ST_4: stg_29 [1/1] 0.00ns
operator>>.exit.i:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_4: tmp_2_i [1/1] 0.00ns
operator>>.exit.i:1  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_4: stg_31 [1/1] 0.00ns
operator>>.exit.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_4_i [1/1] 0.00ns
operator>>.exit.i:3  %tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

ST_4: stg_33 [1/1] 0.00ns
operator>>.exit.i:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_2 [1/1] 3.06ns
operator>>.exit.i:5  %tmp_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_0_V)

ST_4: tmp [1/1] 3.06ns
operator>>.exit.i:6  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_1_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit.i:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_4_i)

ST_4: tmp_8_i [1/1] 0.00ns
operator>>.exit.i:8  %tmp_8_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1861)

ST_4: stg_38 [1/1] 0.00ns
operator>>.exit.i:9  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: stg_39 [1/1] 3.06ns
operator>>.exit.i:10  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst0_data_stream_V, i8 %tmp_2)

ST_4: empty_38 [1/1] 0.00ns
operator>>.exit.i:11  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1861, i32 %tmp_8_i)

ST_4: tmp_11_i [1/1] 0.00ns
operator>>.exit.i:12  %tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1861)

ST_4: stg_42 [1/1] 0.00ns
operator>>.exit.i:13  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: stg_43 [1/1] 3.06ns
operator>>.exit.i:14  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_data_stream_V, i8 %tmp)

ST_4: empty_39 [1/1] 0.00ns
operator>>.exit.i:15  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1861, i32 %tmp_11_i)

ST_4: empty_40 [1/1] 0.00ns
operator>>.exit.i:16  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_2_i)

ST_4: stg_46 [1/1] 0.00ns
operator>>.exit.i:17  br label %1


 <State 5>: 0.00ns
ST_5: empty_41 [1/1] 0.00ns
:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_i)

ST_5: stg_48 [1/1] 0.00ns
:1  br label %.preheader.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst0_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6       (specinterface    ) [ 000000]
stg_7       (specinterface    ) [ 000000]
stg_8       (specinterface    ) [ 000000]
stg_9       (specinterface    ) [ 000000]
cols_read   (read             ) [ 001111]
rows_read   (read             ) [ 001111]
stg_12      (specinterface    ) [ 000000]
stg_13      (specinterface    ) [ 000000]
stg_14      (br               ) [ 011111]
p_i         (phi              ) [ 001000]
exitcond1_i (icmp             ) [ 001111]
stg_17      (speclooptripcount) [ 000000]
i_V         (add              ) [ 011111]
stg_19      (br               ) [ 000000]
stg_20      (specloopname     ) [ 000000]
tmp_i       (specregionbegin  ) [ 000111]
stg_22      (br               ) [ 001111]
stg_23      (ret              ) [ 000000]
p_1_i       (phi              ) [ 000100]
exitcond_i  (icmp             ) [ 001111]
stg_26      (speclooptripcount) [ 000000]
j_V         (add              ) [ 001111]
stg_28      (br               ) [ 000000]
stg_29      (specloopname     ) [ 000000]
tmp_2_i     (specregionbegin  ) [ 000000]
stg_31      (specpipeline     ) [ 000000]
tmp_4_i     (specregionbegin  ) [ 000000]
stg_33      (specprotocol     ) [ 000000]
tmp_2       (read             ) [ 000000]
tmp         (read             ) [ 000000]
empty       (specregionend    ) [ 000000]
tmp_8_i     (specregionbegin  ) [ 000000]
stg_38      (specprotocol     ) [ 000000]
stg_39      (write            ) [ 000000]
empty_38    (specregionend    ) [ 000000]
tmp_11_i    (specregionbegin  ) [ 000000]
stg_42      (specprotocol     ) [ 000000]
stg_43      (write            ) [ 000000]
empty_39    (specregionend    ) [ 000000]
empty_40    (specregionend    ) [ 000000]
stg_46      (br               ) [ 001111]
empty_41    (specregionend    ) [ 000000]
stg_48      (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst0_data_stream_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst0_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst1_data_stream_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1861"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="cols_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="11" slack="0"/>
<pin id="68" dir="0" index="1" bw="11" slack="0"/>
<pin id="69" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="rows_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="11" slack="0"/>
<pin id="75" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="stg_39_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_39/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="stg_43_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_43/4 "/>
</bind>
</comp>

<comp id="106" class="1005" name="p_i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="1"/>
<pin id="108" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_i_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="p_1_i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="1"/>
<pin id="119" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_1_i (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_1_i_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1_i/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="exitcond1_i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="11" slack="1"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_V_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="exitcond_i_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="2"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="cols_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="2"/>
<pin id="152" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="155" class="1005" name="rows_read_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="1"/>
<pin id="157" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="160" class="1005" name="exitcond1_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_V_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="169" class="1005" name="exitcond_i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="173" class="1005" name="j_V_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="58" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="78" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="84" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="110" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="110" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="121" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="121" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="66" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="158"><net_src comp="72" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="163"><net_src comp="128" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="133" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="172"><net_src comp="139" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="144" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst0_data_stream_V | {4 }
	Port: dst1_data_stream_V | {4 }
 - Input state : 
	Port: image_filter_Split<1080, 1920, 2048, 0> : rows | {1 }
	Port: image_filter_Split<1080, 1920, 2048, 0> : cols | {1 }
	Port: image_filter_Split<1080, 1920, 2048, 0> : src_data_stream_0_V | {4 }
	Port: image_filter_Split<1080, 1920, 2048, 0> : src_data_stream_1_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond1_i : 1
		i_V : 1
		stg_19 : 2
	State 3
		exitcond_i : 1
		j_V : 1
		stg_28 : 2
	State 4
		empty : 1
		empty_38 : 1
		empty_39 : 1
		empty_40 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |      i_V_fu_133      |    0    |    11   |
|          |      j_V_fu_144      |    0    |    11   |
|----------|----------------------|---------|---------|
|   icmp   |  exitcond1_i_fu_128  |    0    |    4    |
|          |   exitcond_i_fu_139  |    0    |    4    |
|----------|----------------------|---------|---------|
|          | cols_read_read_fu_66 |    0    |    0    |
|   read   | rows_read_read_fu_72 |    0    |    0    |
|          |   tmp_2_read_fu_78   |    0    |    0    |
|          |    tmp_read_fu_84    |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |  stg_39_write_fu_90  |    0    |    0    |
|          |  stg_43_write_fu_98  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    30   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| cols_read_reg_150 |   11   |
|exitcond1_i_reg_160|    1   |
| exitcond_i_reg_169|    1   |
|    i_V_reg_164    |   11   |
|    j_V_reg_173    |   11   |
|   p_1_i_reg_117   |   11   |
|    p_i_reg_106    |   11   |
| rows_read_reg_155 |   11   |
+-------------------+--------+
|       Total       |   68   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   30   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   68   |    -   |
+-----------+--------+--------+
|   Total   |   68   |   30   |
+-----------+--------+--------+
