
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v' to AST representation.
Generating RTLIL representation for module `\Reflector'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1922.1-1954.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1956.1-1983.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2007.1-2036.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2049.1-2112.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2197.1-2215.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2233.1-2292.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\sub_64b'.
Generating RTLIL representation for module `\InternalsBlock_Reflector'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: InternalsBlock_Reflector
root of   0 design levels: sub_64b             
root of   1 design levels: Reflector           
Automatically selected Reflector as design top module.

2.2. Analyzing design hierarchy..
Top module:  \Reflector
Used module:     \sub_64b
Used module:     \InternalsBlock_Reflector

2.3. Analyzing design hierarchy..
Top module:  \Reflector
Used module:     \sub_64b
Used module:     \InternalsBlock_Reflector
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2372$135 in module InternalsBlock_Reflector.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2233$113 in module Reflector.
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2233$113 in module Reflector.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2197$112 in module Reflector.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2197$112 in module Reflector.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2049$85 in module Reflector.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2049$85 in module Reflector.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2007$84 in module Reflector.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2007$84 in module Reflector.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1956$82 in module Reflector.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1956$82 in module Reflector.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1922$81 in module Reflector.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1885$80 in module Reflector.
Removed a total of 6 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 14 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2372$135'.
     1/7: $0\o_uy_transmitted[31:0]
     2/7: $0\o_ux_transmitted[31:0]
     3/7: $0\o_uz2_2[63:0]
     4/7: $0\o_sa2_2[63:0]
     5/7: $0\o_oneMinusUz_2[63:0]
     6/7: $0\o_uz2[31:0]
     7/7: $0\o_uz_2[63:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2233$113'.
     1/27: $7\new_dead[0:0]
     2/27: $7\new_layer[2:0]
     3/27: $6\new_dead[0:0]
     4/27: $6\new_layer[2:0]
     5/27: $5\new_uz[31:0]
     6/27: $5\new_dead[0:0]
     7/27: $5\new_layer[2:0]
     8/27: $4\new_dead[0:0]
     9/27: $4\new_layer[2:0]
    10/27: $4\new_uz[31:0]
    11/27: $4\new_uy[31:0]
    12/27: $4\new_ux[31:0]
    13/27: $3\new_dead[0:0]
    14/27: $3\new_layer[2:0]
    15/27: $3\new_uz[31:0]
    16/27: $3\new_uy[31:0]
    17/27: $3\new_ux[31:0]
    18/27: $2\new_dead[0:0]
    19/27: $2\new_layer[2:0]
    20/27: $2\new_uz[31:0]
    21/27: $2\new_uy[31:0]
    22/27: $2\new_ux[31:0]
    23/27: $1\new_dead[0:0]
    24/27: $1\new_layer[2:0]
    25/27: $1\new_uz[31:0]
    26/27: $1\new_uy[31:0]
    27/27: $1\new_ux[31:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2197$112'.
     1/2: $1\new_uy_transmitted[31:0]
     2/2: $1\new_ux_transmitted[31:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2049$85'.
     1/6: $3\op2_36_2[31:0]
     2/6: $3\op1_36_2[31:0]
     3/6: $2\op2_36_2[31:0]
     4/6: $2\op1_36_2[31:0]
     5/6: $1\op2_36_2[31:0]
     6/6: $1\op1_36_2[31:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2007$84'.
     1/3: $3\op1_4_1[31:0]
     2/3: $2\op1_4_1[31:0]
     3/3: $1\op1_4_1[31:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1956$82'.
     1/3: $3\fresIndex[9:0]
     2/3: $2\fresIndex[9:0]
     3/3: $1\fresIndex[9:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1922$81'.
     1/2: $1\upCritAngle[31:0]
     2/2: $1\downCritAngle[31:0]
Creating decoders for process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1885$80'.
     1/5: $0\dead_reflector[0:0]
     2/5: $0\layer_reflector[2:0]
     3/5: $0\uz_reflector[31:0]
     4/5: $0\uy_reflector[31:0]
     5/5: $0\ux_reflector[31:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Reflector.\new_ux' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2233$113'.
No latch inferred for signal `\Reflector.\new_uy' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2233$113'.
No latch inferred for signal `\Reflector.\new_uz' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2233$113'.
No latch inferred for signal `\Reflector.\new_layer' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2233$113'.
No latch inferred for signal `\Reflector.\new_dead' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2233$113'.
No latch inferred for signal `\Reflector.\new_ux_transmitted' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2197$112'.
No latch inferred for signal `\Reflector.\new_uy_transmitted' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2197$112'.
No latch inferred for signal `\Reflector.\op1_36_2' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2049$85'.
No latch inferred for signal `\Reflector.\op2_36_2' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2049$85'.
No latch inferred for signal `\Reflector.\op1_4_1' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2007$84'.
No latch inferred for signal `\Reflector.\fresIndex' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1956$82'.
No latch inferred for signal `\Reflector.\negUz' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1956$82'.
No latch inferred for signal `\Reflector.\downCritAngle' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1922$81'.
No latch inferred for signal `\Reflector.\upCritAngle' from process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1922$81'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\InternalsBlock_Reflector.\o_uz_2' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2372$135'.
  created $dff cell `$procdff$563' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_uz2' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2372$135'.
  created $dff cell `$procdff$564' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_oneMinusUz_2' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2372$135'.
  created $dff cell `$procdff$565' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_sa2_2' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2372$135'.
  created $dff cell `$procdff$566' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_uz2_2' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2372$135'.
  created $dff cell `$procdff$567' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_ux_transmitted' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2372$135'.
  created $dff cell `$procdff$568' with positive edge clock.
Creating register for signal `\InternalsBlock_Reflector.\o_uy_transmitted' using process `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2372$135'.
  created $dff cell `$procdff$569' with positive edge clock.
Creating register for signal `\Reflector.\ux_reflector' using process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1885$80'.
  created $dff cell `$procdff$570' with positive edge clock.
Creating register for signal `\Reflector.\uy_reflector' using process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1885$80'.
  created $dff cell `$procdff$571' with positive edge clock.
Creating register for signal `\Reflector.\uz_reflector' using process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1885$80'.
  created $dff cell `$procdff$572' with positive edge clock.
Creating register for signal `\Reflector.\layer_reflector' using process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1885$80'.
  created $dff cell `$procdff$573' with positive edge clock.
Creating register for signal `\Reflector.\dead_reflector' using process `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1885$80'.
  created $dff cell `$procdff$574' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2372$135'.
Removing empty process `InternalsBlock_Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2372$135'.
Found and cleaned up 7 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2233$113'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2233$113'.
Found and cleaned up 2 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2197$112'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2197$112'.
Found and cleaned up 3 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2049$85'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2049$85'.
Found and cleaned up 3 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2007$84'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2007$84'.
Found and cleaned up 3 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1956$82'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1956$82'.
Found and cleaned up 1 empty switch in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1922$81'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1922$81'.
Found and cleaned up 2 empty switches in `\Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1885$80'.
Removing empty process `Reflector.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:1885$80'.
Cleaned up 23 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module InternalsBlock_Reflector.
Optimizing module sub_64b.
Optimizing module Reflector.
<suppressed ~35 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module InternalsBlock_Reflector.
Optimizing module sub_64b.
Optimizing module Reflector.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\sub_64b'.
Finding identical cells in module `\Reflector'.
<suppressed ~135 debug messages>
Removed a total of 45 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$521.
    dead port 1/2 on $mux $procmux$478.
    dead port 1/2 on $mux $procmux$469.
    dead port 2/2 on $mux $procmux$512.
    dead port 2/2 on $mux $procmux$460.
    dead port 2/2 on $mux $procmux$452.
    dead port 1/2 on $mux $procmux$501.
    dead port 1/2 on $mux $procmux$419.
    dead port 1/2 on $mux $procmux$413.
    dead port 1/2 on $mux $procmux$407.
    dead port 1/2 on $mux $procmux$401.
    dead port 1/2 on $mux $procmux$395.
    dead port 1/2 on $mux $procmux$389.
    dead port 1/2 on $mux $procmux$386.
    dead port 1/2 on $mux $procmux$380.
    dead port 1/2 on $mux $procmux$377.
    dead port 1/2 on $mux $procmux$371.
    dead port 1/2 on $mux $procmux$368.
    dead port 1/2 on $mux $procmux$362.
    dead port 1/2 on $mux $procmux$359.
    dead port 1/2 on $mux $procmux$353.
    dead port 1/2 on $mux $procmux$350.
    dead port 1/2 on $mux $procmux$344.
    dead port 1/2 on $mux $procmux$341.
    dead port 1/2 on $mux $procmux$338.
    dead port 1/2 on $mux $procmux$332.
    dead port 1/2 on $mux $procmux$329.
    dead port 1/2 on $mux $procmux$326.
    dead port 1/2 on $mux $procmux$320.
    dead port 1/2 on $mux $procmux$317.
    dead port 1/2 on $mux $procmux$314.
    dead port 1/2 on $mux $procmux$308.
    dead port 1/2 on $mux $procmux$305.
    dead port 1/2 on $mux $procmux$302.
    dead port 1/2 on $mux $procmux$296.
    dead port 1/2 on $mux $procmux$293.
    dead port 1/2 on $mux $procmux$290.
    dead port 1/2 on $mux $procmux$284.
    dead port 1/2 on $mux $procmux$281.
    dead port 1/2 on $mux $procmux$278.
    dead port 1/2 on $mux $procmux$275.
    dead port 1/2 on $mux $procmux$269.
    dead port 1/2 on $mux $procmux$266.
    dead port 1/2 on $mux $procmux$263.
    dead port 1/2 on $mux $procmux$260.
    dead port 1/2 on $mux $procmux$254.
    dead port 1/2 on $mux $procmux$251.
    dead port 1/2 on $mux $procmux$248.
    dead port 1/2 on $mux $procmux$245.
    dead port 1/2 on $mux $procmux$239.
    dead port 1/2 on $mux $procmux$236.
    dead port 1/2 on $mux $procmux$233.
    dead port 1/2 on $mux $procmux$230.
    dead port 1/2 on $mux $procmux$227.
    dead port 1/2 on $mux $procmux$221.
    dead port 1/2 on $mux $procmux$218.
    dead port 1/2 on $mux $procmux$215.
    dead port 1/2 on $mux $procmux$212.
    dead port 1/2 on $mux $procmux$209.
    dead port 1/2 on $mux $procmux$203.
    dead port 1/2 on $mux $procmux$200.
    dead port 1/2 on $mux $procmux$197.
    dead port 1/2 on $mux $procmux$194.
    dead port 2/2 on $mux $procmux$191.
    dead port 1/2 on $mux $procmux$186.
    dead port 1/2 on $mux $procmux$183.
    dead port 1/2 on $mux $procmux$180.
    dead port 1/2 on $mux $procmux$177.
    dead port 2/2 on $mux $procmux$174.
    dead port 2/2 on $mux $procmux$492.
Removed 70 multiplexer ports.
<suppressed ~21 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \sub_64b.
  Optimizing cells in module \Reflector.
    New ctrl vector for $pmux cell $procmux$441: { $procmux$444_CMP $procmux$443_CMP $auto$opt_reduce.cc:134:opt_mux$576 }
    New ctrl vector for $pmux cell $procmux$436: { $procmux$439_CMP $procmux$438_CMP $auto$opt_reduce.cc:134:opt_mux$578 }
  Optimizing cells in module \Reflector.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\sub_64b'.
Finding identical cells in module `\Reflector'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$563 ($dff) from module InternalsBlock_Reflector (D = $procmux$166_Y, Q = \o_uz_2, rval = 64'0011111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$579 ($sdff) from module InternalsBlock_Reflector (D = \i_uz_2, Q = \o_uz_2).
Adding SRST signal on $procdff$564 ($dff) from module InternalsBlock_Reflector (D = $procmux$161_Y, Q = \o_uz2, rval = 2147483647).
Adding EN signal on $auto$ff.cc:262:slice$581 ($sdff) from module InternalsBlock_Reflector (D = \i_uz2, Q = \o_uz2).
Adding SRST signal on $procdff$565 ($dff) from module InternalsBlock_Reflector (D = $procmux$156_Y, Q = \o_oneMinusUz_2, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$583 ($sdff) from module InternalsBlock_Reflector (D = \i_oneMinusUz_2, Q = \o_oneMinusUz_2).
Adding SRST signal on $procdff$566 ($dff) from module InternalsBlock_Reflector (D = $procmux$151_Y, Q = \o_sa2_2, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$585 ($sdff) from module InternalsBlock_Reflector (D = \i_sa2_2, Q = \o_sa2_2).
Adding SRST signal on $procdff$567 ($dff) from module InternalsBlock_Reflector (D = $procmux$146_Y, Q = \o_uz2_2, rval = 64'0011111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$587 ($sdff) from module InternalsBlock_Reflector (D = \i_uz2_2, Q = \o_uz2_2).
Adding SRST signal on $procdff$568 ($dff) from module InternalsBlock_Reflector (D = $procmux$141_Y, Q = \o_ux_transmitted, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$589 ($sdff) from module InternalsBlock_Reflector (D = \i_ux_transmitted, Q = \o_ux_transmitted).
Adding SRST signal on $procdff$569 ($dff) from module InternalsBlock_Reflector (D = $procmux$136_Y, Q = \o_uy_transmitted, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$591 ($sdff) from module InternalsBlock_Reflector (D = \i_uy_transmitted, Q = \o_uy_transmitted).
Adding SRST signal on $procdff$574 ($dff) from module Reflector (D = $procmux$538_Y, Q = \dead_reflector, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$593 ($sdff) from module Reflector (D = $procmux$422_Y, Q = \dead_reflector).
Adding SRST signal on $procdff$573 ($dff) from module Reflector (D = $procmux$543_Y, Q = \layer_reflector, rval = 3'001).
Adding EN signal on $auto$ff.cc:262:slice$595 ($sdff) from module Reflector (D = $procmux$425_Y, Q = \layer_reflector).
Adding SRST signal on $procdff$572 ($dff) from module Reflector (D = $procmux$548_Y, Q = \uz_reflector, rval = 2147483647).
Adding EN signal on $auto$ff.cc:262:slice$597 ($sdff) from module Reflector (D = $procmux$428_Y, Q = \uz_reflector).
Adding SRST signal on $procdff$571 ($dff) from module Reflector (D = $procmux$553_Y, Q = \uy_reflector, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$599 ($sdff) from module Reflector (D = $procmux$431_Y, Q = \uy_reflector).
Adding SRST signal on $procdff$570 ($dff) from module Reflector (D = $procmux$558_Y, Q = \ux_reflector, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$601 ($sdff) from module Reflector (D = $procmux$434_Y, Q = \ux_reflector).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \sub_64b..
Finding unused cells or wires in module \Reflector..
Removed 24 unused cells and 357 unused wires.
<suppressed ~27 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module InternalsBlock_Reflector.
Optimizing module Reflector.
Optimizing module sub_64b.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \InternalsBlock_Reflector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Reflector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sub_64b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \InternalsBlock_Reflector.
  Optimizing cells in module \Reflector.
  Optimizing cells in module \sub_64b.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\InternalsBlock_Reflector'.
Finding identical cells in module `\Reflector'.
Finding identical cells in module `\sub_64b'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \InternalsBlock_Reflector..
Finding unused cells or wires in module \Reflector..
Finding unused cells or wires in module \sub_64b..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module InternalsBlock_Reflector.
Optimizing module Reflector.
Optimizing module sub_64b.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== InternalsBlock_Reflector ===

   Number of wires:                 17
   Number of wire bits:            707
   Number of public wires:          17
   Number of public wire bits:     707
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdffe                        352

=== Reflector ===

   Number of wires:                518
   Number of wire bits:          17931
   Number of public wires:         360
   Number of public wire bits:   16361
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                227
     $add                            3
     $and                           68
     $eq                            51
     $le                           128
     $logic_and                      4
     $logic_not                      4
     $mux                          472
     $neg                           96
     $not                           11
     $or                           972
     $pmux                         386
     $reduce_or                      4
     $sdffe                        100
     $sub                            3

=== sub_64b ===

   Number of wires:                  3
   Number of wire bits:            192
   Number of public wires:           3
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sub                           64

=== design hierarchy ===

   Reflector                         1
     InternalsBlock_Reflector        0
     sub_64b                         0

   Number of wires:                518
   Number of wire bits:          17931
   Number of public wires:         360
   Number of public wire bits:   16361
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                227
     $add                            3
     $and                           68
     $eq                            51
     $le                           128
     $logic_and                      4
     $logic_not                      4
     $mux                          472
     $neg                           96
     $not                           11
     $or                           972
     $pmux                         386
     $reduce_or                      4
     $sdffe                        100
     $sub                            3

End of script. Logfile hash: 66cfa3f6e8, CPU: user 0.46s system 0.03s, MEM: 28.46 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 34% 2x opt_clean (0 sec), 19% 2x read_verilog (0 sec), ...
