Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Mar  1 12:46:42 2022
| Host         : fedora running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_control_sets -verbose -file cora_wrapper_control_sets_placed.rpt
| Design       : cora_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |              24 |            9 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |               7 |            3 |
| Yes          | Yes                   | No                     |              38 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                         |                  |                5 |              6 |
|  clk_IBUF_BUFG | Inst_top_level/byteSel[5]_i_1_n_0       | btn_IBUF[0]      |                3 |              6 |
|  clk_IBUF_BUFG | Inst_top_level/Inst_i2c_master/addr_rw0 |                  |                2 |              6 |
|  clk_IBUF_BUFG | Inst_top_level/Inst_i2c_master/busy1    | btn_IBUF[0]      |                3 |              7 |
|  clk_IBUF_BUFG | Inst_top_level/lcd_delay_cnst_0         |                  |                4 |              9 |
|  clk_IBUF_BUFG | Inst_top_level/lcd_delay[31]_i_1_n_0    | btn_IBUF[0]      |                5 |             32 |
|  clk_IBUF_BUFG |                                         | btn_IBUF[0]      |               12 |             33 |
+----------------+-----------------------------------------+------------------+------------------+----------------+


