// Seed: 4042675914
module module_0 (
    output wor  id_0,
    input  tri0 id_1,
    input  tri  id_2
);
  assign id_0 = id_2;
  module_2(
      id_2, id_0
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    output tri0 id_4
);
  wire id_6;
  module_0(
      id_2, id_0, id_0
  );
  wire id_7, id_8;
  xnor (id_2, id_0, id_3, id_1, id_6);
endmodule
module module_2 (
    input  tri   id_0,
    output uwire id_1
);
  wand  id_3;
  uwire id_4;
  assign id_4 = 1;
  assign id_3 = id_0;
endmodule
