
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004407    0.045155    0.018141    4.818141 v rst_n (in)
                                                         rst_n (net)
                      0.045155    0.000000    4.818141 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005342    0.084333    0.128232    4.946373 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.084333    0.000064    4.946436 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027832    0.299780    0.278172    5.224608 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.299793    0.001121    5.225730 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053830    0.194900    0.302072    5.527802 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.195161    0.004027    5.531829 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007291    0.128902    0.115216    5.647045 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.128902    0.000168    5.647213 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030833    0.356458    0.306234    5.953447 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.356473    0.001293    5.954740 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028967    0.336794    0.327397    6.282137 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.336794    0.000166    6.282302 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017564    0.216995    0.254240    6.536542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.216995    0.000235    6.536777 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031627    0.368156    0.322241    6.859019 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.368168    0.001179    6.860198 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010416    0.144518    0.214589    7.074786 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.144518    0.000084    7.074870 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010987    0.178047    0.114196    7.189066 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.178047    0.000315    7.189381 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034084    0.361579    0.337722    7.527103 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.361579    0.000174    7.527277 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024194    0.265549    0.312362    7.839639 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.265558    0.000884    7.840522 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022568    0.248667    0.285185    8.125708 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.248668    0.000252    8.125959 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014211    0.169202    0.231234    8.357193 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.169202    0.000099    8.357292 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028163    0.303198    0.299888    8.657180 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.303202    0.000627    8.657807 v _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.006998    0.444873    0.329020    8.986828 ^ _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      0.444873    0.000151    8.986979 ^ _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003068    0.224345    0.150340    9.137319 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.224345    0.000031    9.137350 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.137350   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051488    0.158603    0.087466   24.087465 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.158933    0.000000   24.087465 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.260557    0.199187    0.258655   24.346121 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.199443    0.004064   24.350185 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050950    0.102522    0.203118   24.553303 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.102526    0.001206   24.554508 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.304510   clock uncertainty
                                  0.000000   24.304510   clock reconvergence pessimism
                                 -0.168966   24.135544   library setup time
                                             24.135544   data required time
---------------------------------------------------------------------------------------------
                                             24.135544   data required time
                                             -9.137350   data arrival time
---------------------------------------------------------------------------------------------
                                             14.998194   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_0_sys_clk/Z                        4     16    -12 (VIOLATED)
clkbuf_4_2_0_sys_clk/Z                    4     11     -7 (VIOLATED)
clkbuf_4_0_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_13_0_sys_clk/Z                   4     10     -6 (VIOLATED)
clkbuf_4_1_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_3_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_8_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_15_0_sys_clk/Z                   4      9     -5 (VIOLATED)
clkbuf_4_5_0_sys_clk/Z                    4      9     -5 (VIOLATED)
clkbuf_4_10_0_sys_clk/Z                   4      8     -4 (VIOLATED)
clkbuf_4_7_0_sys_clk/Z                    4      8     -4 (VIOLATED)
clkbuf_4_12_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_14_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_4_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_6_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_9_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_11_0_sys_clk/Z                   4      6     -2 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
clkbuf_0_sys_clk/Z                      0.200000    0.260557   -0.060557 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 15 unannotated drivers.
 clkload0/Z
 clkload1/Z
 clkload10/ZN
 clkload11/ZN
 clkload12/Z
 clkload13/ZN
 clkload14/ZN
 clkload2/Z
 clkload3/ZN
 clkload4/ZN
 clkload5/ZN
 clkload6/ZN
 clkload7/Z
 clkload8/ZN
 clkload9/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 17
max cap violation count 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
