Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: divider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "divider.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "divider"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : divider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/bowenliu/Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/prng_ise13/divide_2.vhd" in Library work.
Entity <divider> compiled.
Entity <divider> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <divider> in library <work> (architecture <behavioral>) with generics.
	width = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <divider> in library <work> (Architecture <behavioral>).
	width = 32
INFO:Xst:2679 - Register <delta_temp<0>> in unit <divider> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <delta_temp<31>> in unit <divider> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <divider> analyzed. Unit <divider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divider>.
    Related source file is "C:/Users/bowenliu/Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/prng_ise13/divide_2.vhd".
WARNING:Xst:646 - Signal <delta_temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 32-bit latch for signal <delta>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <delta_pos>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit register for signal <R>.
    Found 32-bit register for signal <Q>.
    Found 1-bit register for signal <output_ready>.
    Found 6-bit comparator greater for signal <delta$cmp_gt0000> created at line 146.
    Found 6-bit comparator less for signal <delta$cmp_lt0000> created at line 146.
    Found 6-bit subtractor for signal <delta_pos$sub0000> created at line 143.
    Found 2-bit register for signal <mu_phase1>.
    Found 2-bit register for signal <mu_phase2>.
    Found 5-bit register for signal <py>.
    Found 32-bit comparator greater for signal <py$cmp_gt0000> created at line 112.
    Found 32-bit comparator greatequal for signal <Q$cmp_ge0000> created at line 229.
    Found 32-bit comparator less for signal <Q$cmp_lt0000> created at line 229.
    Found 32-bit adder for signal <tempi1$addsub0000> created at line 81.
    Found 32-bit adder for signal <tempi2$addsub0000> created at line 81.
    Found 32-bit adder for signal <tempi3$addsub0000> created at line 81.
    Found 32-bit register for signal <X_buffer>.
    Found 32-bit register for signal <Y_buffer>.
    Found 32-bit subtractor for signal <Y_buffer$addsub0000>.
    Found 32-bit register for signal <Z>.
    Found 32-bit adder for signal <Z$addsub0000>.
    Found 32-bit comparator greatequal for signal <Z$cmp_ge0000> created at line 229.
    Found 5-bit comparator greater for signal <Z$cmp_gt0000> created at line 211.
    Found 32-bit comparator less for signal <Z$cmp_lt0000> created at line 229.
    Summary:
	inferred 170 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <divider> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 6-bit subtractor                                      : 1
# Registers                                            : 9
 1-bit register                                        : 1
 2-bit register                                        : 2
 32-bit register                                       : 5
 5-bit register                                        : 1
# Latches                                              : 2
 32-bit latch                                          : 1
 6-bit latch                                           : 1
# Comparators                                          : 8
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 5-bit comparator greater                              : 1
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <divider>.
The following registers are absorbed into accumulator <Y_buffer>: 1 register on signal <Y_buffer>.
Unit <divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 6-bit subtractor                                      : 1
# Accumulators                                         : 1
 32-bit down loadable accumulator                      : 1
# Registers                                            : 138
 Flip-Flops                                            : 138
# Latches                                              : 2
 32-bit latch                                          : 1
 6-bit latch                                           : 1
# Comparators                                          : 8
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 5-bit comparator greater                              : 1
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <mu_phase1_0> in Unit <divider> is equivalent to the following FF/Latch, which will be removed : <mu_phase2_0> 
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_1> is equivalent to the following FF/Latch, which will be removed : <0> 
WARNING:Xst:1710 - FF/Latch <31> (without init value) has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <divider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block divider, actual ratio is 6.
INFO:Xst:2261 - The FF/Latch <Y_buffer_1> in Unit <divider> is equivalent to the following FF/Latch, which will be removed : <py_mux0004<4>114_FRB_BRB0> 
INFO:Xst:2261 - The FF/Latch <Y_buffer_3> in Unit <divider> is equivalent to the following 2 FFs/Latches, which will be removed : <py_mux0004<4>114_FRB_BRB2> <py_mux0004<4>1485_FRB_BRB0> 
INFO:Xst:2261 - The FF/Latch <Y_buffer_4> in Unit <divider> is equivalent to the following 2 FFs/Latches, which will be removed : <py_mux0004<4>10_FRB_BRB0> <py_mux0004<4>1466_FRB_BRB0> 
INFO:Xst:2261 - The FF/Latch <Y_buffer_5> in Unit <divider> is equivalent to the following FF/Latch, which will be removed : <py_mux0004<4>114_FRB_BRB3> 
INFO:Xst:2261 - The FF/Latch <Y_buffer_6> in Unit <divider> is equivalent to the following FF/Latch, which will be removed : <py_mux0004<4>1501_FRB_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <divider> :
	Register(s) px<0>11_FRB X_buffer_6 X_buffer_5 X_buffer_7 has(ve) been forward balanced into : px<0>30_FRB.
	Register(s) Q_17 has(ve) been backward balanced into : Q_17_BRB0 Q_17_BRB1.
	Register(s) Q_18 has(ve) been backward balanced into : Q_18_BRB1.
	Register(s) Q_19 has(ve) been backward balanced into : Q_19_BRB1.
	Register(s) Q_20 has(ve) been backward balanced into : Q_20_BRB1.
	Register(s) Q_21 has(ve) been backward balanced into : Q_21_BRB1.
	Register(s) Q_22 has(ve) been backward balanced into : Q_22_BRB1.
	Register(s) Q_23 has(ve) been backward balanced into : Q_23_BRB1.
	Register(s) Q_24 has(ve) been backward balanced into : Q_24_BRB1.
	Register(s) Q_25 has(ve) been backward balanced into : Q_25_BRB1.
	Register(s) Q_26 has(ve) been backward balanced into : Q_26_BRB1.
	Register(s) Q_27 has(ve) been backward balanced into : Q_27_BRB1.
	Register(s) Q_28 has(ve) been backward balanced into : Q_28_BRB1.
	Register(s) Q_29 has(ve) been backward balanced into : Q_29_BRB1.
	Register(s) Q_30 has(ve) been backward balanced into : Q_30_BRB1.
	Register(s) Q_31 has(ve) been backward balanced into : Q_31_BRB1.
	Register(s) Z_10 has(ve) been backward balanced into : Z_10_BRB0 Z_10_BRB1.
	Register(s) Z_11 has(ve) been backward balanced into : Z_11_BRB1.
	Register(s) Z_12 has(ve) been backward balanced into : Z_12_BRB1.
	Register(s) Z_13 has(ve) been backward balanced into : Z_13_BRB1.
	Register(s) Z_14 has(ve) been backward balanced into : Z_14_BRB1.
	Register(s) Z_15 has(ve) been backward balanced into : Z_15_BRB1.
	Register(s) Z_16 has(ve) been backward balanced into : Z_16_BRB1.
	Register(s) Z_17 has(ve) been backward balanced into : Z_17_BRB1.
	Register(s) Z_18 has(ve) been backward balanced into : Z_18_BRB1.
	Register(s) Z_19 has(ve) been backward balanced into : Z_19_BRB1.
	Register(s) Z_20 has(ve) been backward balanced into : Z_20_BRB1.
	Register(s) Z_21 has(ve) been backward balanced into : Z_21_BRB1.
	Register(s) Z_22 has(ve) been backward balanced into : Z_22_BRB1.
	Register(s) Z_23 has(ve) been backward balanced into : Z_23_BRB1.
	Register(s) Z_24 has(ve) been backward balanced into : Z_24_BRB1.
	Register(s) Z_25 has(ve) been backward balanced into : Z_25_BRB1.
	Register(s) Z_26 has(ve) been backward balanced into : Z_26_BRB1.
	Register(s) Z_27 has(ve) been backward balanced into : Z_27_BRB1.
	Register(s) Z_28 has(ve) been backward balanced into : Z_28_BRB1.
	Register(s) Z_29 has(ve) been backward balanced into : Z_29_BRB1.
	Register(s) Z_30 has(ve) been backward balanced into : Z_30_BRB1.
	Register(s) Z_31 has(ve) been backward balanced into : Z_31_BRB1.
	Register(s) py_mux0004<4>114_FRB has(ve) been backward balanced into : py_mux0004<4>114_FRB_BRB1 .
	Register(s) py_mux0004<4>1485_FRB has(ve) been backward balanced into : py_mux0004<4>1485_FRB_BRB2.
	Register(s) py_mux0004<4>1501_FRB has(ve) been backward balanced into : py_mux0004<4>1501_FRB_BRB1 py_mux0004<4>1501_FRB_BRB2.
Unit <divider> processed.
Latch delta_30 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_29 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_28 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_27 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_26 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_25 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_24 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_23 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_22 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_21 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_20 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_19 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_18 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_17 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_16 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch delta_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop mu_phase1_0 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop X_buffer_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop X_buffer_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 210
 Flip-Flops                                            : 210

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : divider.ngr
Top Level Output File Name         : divider
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 388

Cell Usage :
# BELS                             : 1364
#      GND                         : 1
#      INV                         : 66
#      LUT1                        : 1
#      LUT2                        : 160
#      LUT2_L                      : 4
#      LUT3                        : 193
#      LUT3_D                      : 17
#      LUT3_L                      : 1
#      LUT4                        : 432
#      LUT4_D                      : 13
#      LUT4_L                      : 51
#      MUXCY                       : 200
#      MUXF5                       : 59
#      VCC                         : 1
#      XORCY                       : 165
# FlipFlops/Latches                : 276
#      FDC_1                       : 10
#      FDCE                        : 157
#      FDE                         : 41
#      FDPE                        : 2
#      LDCE                        : 66
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 387
#      IBUF                        : 66
#      OBUF                        : 321
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      496  out of   8672     5%  
 Number of Slice Flip Flops:            212  out of  17344     1%  
 Number of 4 input LUTs:                938  out of  17344     5%  
 Number of IOs:                         388
 Number of bonded IOBs:                 388  out of    250   155% (*) 
    IOB Flip Flops:                      64
 Number of GCLKs:                         2  out of     24     8%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+------------------------+-------+
Clock Signal                          | Clock buffer(FF name)  | Load  |
--------------------------------------+------------------------+-------+
clk                                   | BUFGP                  | 210   |
delta_cmp_gt00001(delta_cmp_gt00001:O)| BUFG(*)(delta_pos_0)   | 66    |
--------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 235   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 21.490ns (Maximum Frequency: 46.533MHz)
   Minimum input arrival time before clock: 12.106ns
   Maximum output required time after clock: 13.313ns
   Maximum combinational path delay: 7.044ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 21.490ns (frequency: 46.533MHz)
  Total number of paths / destination ports: 766726 / 274
-------------------------------------------------------------------------
Delay:               10.745ns (Levels of Logic = 11)
  Source:            Y_buffer_3 (FF)
  Destination:       py_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: Y_buffer_3 to py_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.514   0.862  Y_buffer_3 (Y_buffer_3)
     LUT4_L:I1->LO         1   0.612   0.103  py_mux0004<3>117 (py_mux0004<3>117)
     LUT4:I3->O            1   0.612   0.360  py_mux0004<3>139_SW0 (N502)
     LUT4_L:I3->LO         1   0.612   0.103  py_mux0004<3>139 (py_mux0004<3>139)
     LUT4:I3->O            1   0.612   0.360  py_mux0004<3>184_SW0 (N508)
     LUT4_L:I3->LO         1   0.612   0.103  py_mux0004<3>184 (py_mux0004<3>184)
     LUT4:I3->O            1   0.612   0.360  py_mux0004<3>1121_SW0 (N514)
     LUT4_L:I3->LO         1   0.612   0.130  py_mux0004<3>1121 (py_mux0004<3>1121)
     LUT3:I2->O            1   0.612   0.360  py_mux0004<3>1172_SW0 (N526)
     LUT4:I3->O            1   0.612   0.387  py_mux0004<3>1172 (py_mux0004<3>1172)
     LUT3_L:I2->LO         1   0.612   0.103  py_mux0004<3>1392_SW0 (N530)
     LUT4:I3->O            1   0.612   0.000  py_mux0004<3>1392 (py_mux0004<3>)
     FDC_1:D                   0.268          py_1
    ----------------------------------------
    Total                     10.745ns (7.514ns logic, 3.231ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24381 / 385
-------------------------------------------------------------------------
Offset:              12.106ns (Levels of Logic = 37)
  Source:            rst (PAD)
  Destination:       Y_buffer_31 (FF)
  Destination Clock: clk rising

  Data Path: rst to Y_buffer_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           241   1.106   1.198  rst_IBUF (rst_IBUF)
     LUT3:I1->O            3   0.612   0.603  px<3>54 (px_dbg_3_OBUF)
     LUT4:I0->O            1   0.612   0.387  Z_cmp_gt0000155 (Z_cmp_gt0000155)
     LUT4:I2->O           14   0.612   0.853  Z_cmp_gt0000156 (Z_cmp_gt0000156)
     LUT4_D:I3->O         74   0.612   1.087  Z_cmp_gt000021 (Z_cmp_gt0000)
     LUT4:I3->O            1   0.612   0.387  Y<2>41 (Y<2>41)
     LUT4:I2->O            1   0.612   0.000  Maccum_Y_buffer_lut<2> (Maccum_Y_buffer_lut<2>)
     MUXCY:S->O            1   0.404   0.000  Maccum_Y_buffer_cy<2> (Maccum_Y_buffer_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<3> (Maccum_Y_buffer_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<4> (Maccum_Y_buffer_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<5> (Maccum_Y_buffer_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<6> (Maccum_Y_buffer_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<7> (Maccum_Y_buffer_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<8> (Maccum_Y_buffer_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<9> (Maccum_Y_buffer_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_Y_buffer_cy<10> (Maccum_Y_buffer_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<11> (Maccum_Y_buffer_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<12> (Maccum_Y_buffer_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<13> (Maccum_Y_buffer_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<14> (Maccum_Y_buffer_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<15> (Maccum_Y_buffer_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<16> (Maccum_Y_buffer_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<17> (Maccum_Y_buffer_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<18> (Maccum_Y_buffer_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<19> (Maccum_Y_buffer_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<20> (Maccum_Y_buffer_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<21> (Maccum_Y_buffer_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<22> (Maccum_Y_buffer_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<23> (Maccum_Y_buffer_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<24> (Maccum_Y_buffer_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<25> (Maccum_Y_buffer_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<26> (Maccum_Y_buffer_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<27> (Maccum_Y_buffer_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<28> (Maccum_Y_buffer_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_Y_buffer_cy<29> (Maccum_Y_buffer_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Maccum_Y_buffer_cy<30> (Maccum_Y_buffer_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Maccum_Y_buffer_xor<31> (Result<31>)
     FDCE:D                    0.268          Y_buffer_31
    ----------------------------------------
    Total                     12.106ns (7.591ns logic, 4.515ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'delta_cmp_gt00001'
  Total number of paths / destination ports: 2540 / 132
-------------------------------------------------------------------------
Offset:              9.635ns (Levels of Logic = 7)
  Source:            rst (PAD)
  Destination:       delta_pos_0 (LATCH)
  Destination Clock: delta_cmp_gt00001 falling

  Data Path: rst to delta_pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           241   1.106   1.281  rst_IBUF (rst_IBUF)
     LUT4:I0->O            3   0.612   0.520  px<1>184 (px_dbg_1_OBUF)
     LUT2:I1->O            1   0.612   0.000  Msub_delta_pos_sub0000_lut<1> (Msub_delta_pos_sub0000_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Msub_delta_pos_sub0000_cy<1> (Msub_delta_pos_sub0000_cy<1>)
     XORCY:CI->O          33   0.699   1.225  Msub_delta_pos_sub0000_xor<2> (delta_pos_sub0000<2>)
     LUT3:I0->O            1   0.612   0.387  delta_cmp_lt00001_SW0 (N21)
     LUT4:I2->O           66   0.612   1.082  delta_cmp_lt00001 (delta_cmp_lt0000)
     LDCE:GE                   0.483          delta_pos_5
    ----------------------------------------
    Total                      9.635ns (5.140ns logic, 4.495ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 404 / 235
-------------------------------------------------------------------------
Offset:              13.313ns (Levels of Logic = 11)
  Source:            X_buffer_5 (FF)
  Destination:       px_dbg<1> (PAD)
  Source Clock:      clk rising

  Data Path: X_buffer_5 to px_dbg<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.514   0.820  X_buffer_5 (X_buffer_5)
     LUT4_L:I3->LO         1   0.612   0.103  px<1>15 (px<1>15)
     LUT4:I3->O            1   0.612   0.360  px<1>37_SW0 (N500)
     LUT4_L:I3->LO         1   0.612   0.103  px<1>37 (px<1>37)
     LUT4:I3->O            1   0.612   0.360  px<1>82_SW0 (N506)
     LUT4:I3->O            1   0.612   0.360  px<1>82 (px<1>82)
     LUT4_L:I3->LO         1   0.612   0.103  px<1>107 (px<1>107)
     LUT4:I3->O            1   0.612   0.360  px<1>145_SW0 (N512)
     LUT4_L:I3->LO         1   0.612   0.130  px<1>145 (px<1>145)
     LUT3:I2->O            1   0.612   0.360  px<1>184_SW0 (N524)
     LUT4:I3->O            3   0.612   0.451  px<1>184 (px_dbg_1_OBUF)
     OBUF:I->O                 3.169          px_dbg_1_OBUF (px_dbg<1>)
    ----------------------------------------
    Total                     13.313ns (9.803ns logic, 3.510ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'delta_cmp_gt00001'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            delta_30_1 (LATCH)
  Destination:       delta_dbg<30> (PAD)
  Source Clock:      delta_cmp_gt00001 falling

  Data Path: delta_30_1 to delta_dbg<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  delta_30_1 (delta_30_1)
     OBUF:I->O                 3.169          delta_dbg_30_OBUF (delta_dbg<30>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               7.044ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       px_dbg<4> (PAD)

  Data Path: rst to px_dbg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           241   1.106   1.198  rst_IBUF (rst_IBUF)
     LUT4:I1->O           21   0.612   0.959  px<4> (px_dbg_4_OBUF)
     OBUF:I->O                 3.169          px_dbg_4_OBUF (px_dbg<4>)
    ----------------------------------------
    Total                      7.044ns (4.887ns logic, 2.157ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.82 secs
 
--> 

Total memory usage is 282696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :   10 (   0 filtered)

