Simulator report for SlowMultiplier
Sat Apr 23 08:58:55 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.5 us       ;
; Simulation Netlist Size     ; 237 nodes    ;
; Simulation Coverage         ;      82.28 % ;
; Total Number of Transitions ; 2367         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Functional         ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; SlowMultiplier.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; Off                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      82.28 % ;
; Total nodes checked                                 ; 237          ;
; Total output ports checked                          ; 237          ;
; Total output ports with complete 1/0-value coverage ; 195          ;
; Total output ports with no 1/0-value coverage       ; 37           ;
; Total output ports with no 1-value coverage         ; 42           ;
; Total output ports with no 0-value coverage         ; 37           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |Block1|DONE                                                                      ; |Block1|DONE                                                                      ; pin_out          ;
; |Block1|S                                                                         ; |Block1|S                                                                         ; out              ;
; |Block1|CLK                                                                       ; |Block1|CLK                                                                       ; out              ;
; |Block1|LDAn                                                                      ; |Block1|LDAn                                                                      ; pin_out          ;
; |Block1|ENAn                                                                      ; |Block1|ENAn                                                                      ; pin_out          ;
; |Block1|MCANDn                                                                    ; |Block1|MCANDn                                                                    ; pin_out          ;
; |Block1|LDBn                                                                      ; |Block1|LDBn                                                                      ; pin_out          ;
; |Block1|ENBn                                                                      ; |Block1|ENBn                                                                      ; pin_out          ;
; |Block1|MLTPn                                                                     ; |Block1|MLTPn                                                                     ; pin_out          ;
; |Block1|ENCn                                                                      ; |Block1|ENCn                                                                      ; pin_out          ;
; |Block1|LDCn                                                                      ; |Block1|LDCn                                                                      ; pin_out          ;
; |Block1|CNTRA[2]                                                                  ; |Block1|CNTRA[2]                                                                  ; pin_out          ;
; |Block1|CNTRA[1]                                                                  ; |Block1|CNTRA[1]                                                                  ; pin_out          ;
; |Block1|CNTRA[0]                                                                  ; |Block1|CNTRA[0]                                                                  ; pin_out          ;
; |Block1|CNTRB[1]                                                                  ; |Block1|CNTRB[1]                                                                  ; pin_out          ;
; |Block1|CNTRB[0]                                                                  ; |Block1|CNTRB[0]                                                                  ; pin_out          ;
; |Block1|PRODUCT[3]                                                                ; |Block1|PRODUCT[3]                                                                ; pin_out          ;
; |Block1|PRODUCT[2]                                                                ; |Block1|PRODUCT[2]                                                                ; pin_out          ;
; |Block1|PRODUCT[1]                                                                ; |Block1|PRODUCT[1]                                                                ; pin_out          ;
; |Block1|PRODUCT[0]                                                                ; |Block1|PRODUCT[0]                                                                ; pin_out          ;
; |Block1|COUNTER8:inst3|TEMP[0]                                                    ; |Block1|COUNTER8:inst3|TEMP[0]                                                    ; regout           ;
; |Block1|COUNTER8:inst3|TEMP[1]                                                    ; |Block1|COUNTER8:inst3|TEMP[1]                                                    ; regout           ;
; |Block1|COUNTER8:inst3|TEMP[2]                                                    ; |Block1|COUNTER8:inst3|TEMP[2]                                                    ; regout           ;
; |Block1|COUNTER8:inst3|TEMP[3]                                                    ; |Block1|COUNTER8:inst3|TEMP[3]                                                    ; regout           ;
; |Block1|COUNTER4:inst2|TEMP[0]                                                    ; |Block1|COUNTER4:inst2|TEMP[0]                                                    ; regout           ;
; |Block1|COUNTER4:inst2|TEMP[1]                                                    ; |Block1|COUNTER4:inst2|TEMP[1]                                                    ; regout           ;
; |Block1|COUNTER4:inst1|TEMP[0]                                                    ; |Block1|COUNTER4:inst1|TEMP[0]                                                    ; regout           ;
; |Block1|COUNTER4:inst1|TEMP[1]                                                    ; |Block1|COUNTER4:inst1|TEMP[1]                                                    ; regout           ;
; |Block1|COUNTER4:inst1|TEMP[2]                                                    ; |Block1|COUNTER4:inst1|TEMP[2]                                                    ; regout           ;
; |Block1|SlowMultiplier:inst|Y~0                                                   ; |Block1|SlowMultiplier:inst|Y~0                                                   ; out              ;
; |Block1|SlowMultiplier:inst|Y~1                                                   ; |Block1|SlowMultiplier:inst|Y~1                                                   ; out              ;
; |Block1|SlowMultiplier:inst|WideOr0                                               ; |Block1|SlowMultiplier:inst|WideOr0                                               ; out0             ;
; |Block1|SlowMultiplier:inst|Y~2                                                   ; |Block1|SlowMultiplier:inst|Y~2                                                   ; out              ;
; |Block1|SlowMultiplier:inst|Y~4                                                   ; |Block1|SlowMultiplier:inst|Y~4                                                   ; out              ;
; |Block1|SlowMultiplier:inst|Y.S0                                                  ; |Block1|SlowMultiplier:inst|Y.S0                                                  ; regout           ;
; |Block1|SlowMultiplier:inst|Y.S1                                                  ; |Block1|SlowMultiplier:inst|Y.S1                                                  ; regout           ;
; |Block1|SlowMultiplier:inst|Y.S2                                                  ; |Block1|SlowMultiplier:inst|Y.S2                                                  ; regout           ;
; |Block1|SlowMultiplier:inst|Y.S3                                                  ; |Block1|SlowMultiplier:inst|Y.S3                                                  ; regout           ;
; |Block1|SlowMultiplier:inst|LDBn                                                  ; |Block1|SlowMultiplier:inst|LDBn                                                  ; out              ;
; |Block1|SlowMultiplier:inst|LDCn                                                  ; |Block1|SlowMultiplier:inst|LDCn                                                  ; out              ;
; |Block1|SlowMultiplier:inst|ENAn                                                  ; |Block1|SlowMultiplier:inst|ENAn                                                  ; out              ;
; |Block1|SlowMultiplier:inst|Y.S4                                                  ; |Block1|SlowMultiplier:inst|Y.S4                                                  ; regout           ;
; |Block1|SlowMultiplier:inst|ENBn                                                  ; |Block1|SlowMultiplier:inst|ENBn                                                  ; out              ;
; |Block1|SlowMultiplier:inst|ENCn                                                  ; |Block1|SlowMultiplier:inst|ENCn                                                  ; out              ;
; |Block1|SlowMultiplier:inst|Y~6                                                   ; |Block1|SlowMultiplier:inst|Y~6                                                   ; out0             ;
; |Block1|SlowMultiplier:inst|Y~9                                                   ; |Block1|SlowMultiplier:inst|Y~9                                                   ; out0             ;
; |Block1|SlowMultiplier:inst|Y.S1~0                                                ; |Block1|SlowMultiplier:inst|Y.S1~0                                                ; out0             ;
; |Block1|SlowMultiplier:inst|WideOr0~0                                             ; |Block1|SlowMultiplier:inst|WideOr0~0                                             ; out0             ;
; |Block1|SlowMultiplier:inst|WideOr0~1                                             ; |Block1|SlowMultiplier:inst|WideOr0~1                                             ; out0             ;
; |Block1|SlowMultiplier:inst|Y.S3~0                                                ; |Block1|SlowMultiplier:inst|Y.S3~0                                                ; out0             ;
; |Block1|SlowMultiplier:inst|WideOr0~2                                             ; |Block1|SlowMultiplier:inst|WideOr0~2                                             ; out0             ;
; |Block1|SlowMultiplier:inst|DONE                                                  ; |Block1|SlowMultiplier:inst|DONE                                                  ; out0             ;
; |Block1|SlowMultiplier:inst|Y~15                                                  ; |Block1|SlowMultiplier:inst|Y~15                                                  ; out0             ;
; |Block1|SlowMultiplier:inst|Selector0~0                                           ; |Block1|SlowMultiplier:inst|Selector0~0                                           ; out0             ;
; |Block1|SlowMultiplier:inst|Selector1~0                                           ; |Block1|SlowMultiplier:inst|Selector1~0                                           ; out0             ;
; |Block1|SlowMultiplier:inst|Selector1~1                                           ; |Block1|SlowMultiplier:inst|Selector1~1                                           ; out0             ;
; |Block1|SlowMultiplier:inst|Selector1~2                                           ; |Block1|SlowMultiplier:inst|Selector1~2                                           ; out0             ;
; |Block1|SlowMultiplier:inst|Selector1~3                                           ; |Block1|SlowMultiplier:inst|Selector1~3                                           ; out0             ;
; |Block1|SlowMultiplier:inst|Selector2~0                                           ; |Block1|SlowMultiplier:inst|Selector2~0                                           ; out0             ;
; |Block1|SlowMultiplier:inst|Selector2~1                                           ; |Block1|SlowMultiplier:inst|Selector2~1                                           ; out0             ;
; |Block1|SlowMultiplier:inst|Selector2~2                                           ; |Block1|SlowMultiplier:inst|Selector2~2                                           ; out0             ;
; |Block1|SlowMultiplier:inst|Selector2~3                                           ; |Block1|SlowMultiplier:inst|Selector2~3                                           ; out0             ;
; |Block1|SlowMultiplier:inst|Selector3~0                                           ; |Block1|SlowMultiplier:inst|Selector3~0                                           ; out0             ;
; |Block1|SlowMultiplier:inst|Selector3~1                                           ; |Block1|SlowMultiplier:inst|Selector3~1                                           ; out0             ;
; |Block1|SlowMultiplier:inst|Selector3~2                                           ; |Block1|SlowMultiplier:inst|Selector3~2                                           ; out0             ;
; |Block1|COUNTER8:inst3|Add0~0                                                     ; |Block1|COUNTER8:inst3|Add0~0                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~1                                                     ; |Block1|COUNTER8:inst3|Add0~1                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~2                                                     ; |Block1|COUNTER8:inst3|Add0~2                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~3                                                     ; |Block1|COUNTER8:inst3|Add0~3                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~4                                                     ; |Block1|COUNTER8:inst3|Add0~4                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~5                                                     ; |Block1|COUNTER8:inst3|Add0~5                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~6                                                     ; |Block1|COUNTER8:inst3|Add0~6                                                     ; out0             ;
; |Block1|COUNTER4:inst2|Add1~0                                                     ; |Block1|COUNTER4:inst2|Add1~0                                                     ; out0             ;
; |Block1|COUNTER4:inst2|Add1~1                                                     ; |Block1|COUNTER4:inst2|Add1~1                                                     ; out0             ;
; |Block1|COUNTER4:inst2|Add1~2                                                     ; |Block1|COUNTER4:inst2|Add1~2                                                     ; out0             ;
; |Block1|COUNTER4:inst2|Add1~3                                                     ; |Block1|COUNTER4:inst2|Add1~3                                                     ; out0             ;
; |Block1|COUNTER4:inst2|Add1~4                                                     ; |Block1|COUNTER4:inst2|Add1~4                                                     ; out0             ;
; |Block1|COUNTER4:inst2|Add1~6                                                     ; |Block1|COUNTER4:inst2|Add1~6                                                     ; out0             ;
; |Block1|COUNTER4:inst1|Add1~0                                                     ; |Block1|COUNTER4:inst1|Add1~0                                                     ; out0             ;
; |Block1|COUNTER4:inst1|Add1~1                                                     ; |Block1|COUNTER4:inst1|Add1~1                                                     ; out0             ;
; |Block1|COUNTER4:inst1|Add1~2                                                     ; |Block1|COUNTER4:inst1|Add1~2                                                     ; out0             ;
; |Block1|COUNTER4:inst1|Add1~3                                                     ; |Block1|COUNTER4:inst1|Add1~3                                                     ; out0             ;
; |Block1|COUNTER4:inst1|Add1~4                                                     ; |Block1|COUNTER4:inst1|Add1~4                                                     ; out0             ;
; |Block1|COUNTER4:inst1|Add1~5                                                     ; |Block1|COUNTER4:inst1|Add1~5                                                     ; out0             ;
; |Block1|COUNTER4:inst1|Add1~6                                                     ; |Block1|COUNTER4:inst1|Add1~6                                                     ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~0                    ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~0                    ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~1                    ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~1                    ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~2                    ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~2                    ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~3                    ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~3                    ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~4                    ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~4                    ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~5                    ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~5                    ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~6                    ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~6                    ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~7                    ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~7                    ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~8                    ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~8                    ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~9                    ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~9                    ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~10                   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~10                   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~11                   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~11                   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~12                   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~12                   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~13                   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~13                   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~0                    ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~0                    ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~1                    ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~1                    ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~2                    ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~2                    ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~3                    ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~3                    ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~4                    ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~4                    ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~5                    ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~5                    ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~6                    ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~6                    ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~7                    ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~7                    ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~8                    ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~8                    ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~9                    ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~9                    ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~10                   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~10                   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~11                   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~11                   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout   ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |Block1|RESET                                                                     ; |Block1|RESET                                                                     ; out              ;
; |Block1|MCAND[3]                                                                  ; |Block1|MCAND[3]                                                                  ; out              ;
; |Block1|MCAND[2]                                                                  ; |Block1|MCAND[2]                                                                  ; out              ;
; |Block1|MCAND[1]                                                                  ; |Block1|MCAND[1]                                                                  ; out              ;
; |Block1|MCAND[0]                                                                  ; |Block1|MCAND[0]                                                                  ; out              ;
; |Block1|MPLIER[3]                                                                 ; |Block1|MPLIER[3]                                                                 ; out              ;
; |Block1|MPLIER[2]                                                                 ; |Block1|MPLIER[2]                                                                 ; out              ;
; |Block1|MPLIER[1]                                                                 ; |Block1|MPLIER[1]                                                                 ; out              ;
; |Block1|MPLIER[0]                                                                 ; |Block1|MPLIER[0]                                                                 ; out              ;
; |Block1|CNTRA[3]                                                                  ; |Block1|CNTRA[3]                                                                  ; pin_out          ;
; |Block1|CNTRB[3]                                                                  ; |Block1|CNTRB[3]                                                                  ; pin_out          ;
; |Block1|CNTRB[2]                                                                  ; |Block1|CNTRB[2]                                                                  ; pin_out          ;
; |Block1|PRODUCT[7]                                                                ; |Block1|PRODUCT[7]                                                                ; pin_out          ;
; |Block1|PRODUCT[6]                                                                ; |Block1|PRODUCT[6]                                                                ; pin_out          ;
; |Block1|PRODUCT[5]                                                                ; |Block1|PRODUCT[5]                                                                ; pin_out          ;
; |Block1|PRODUCT[4]                                                                ; |Block1|PRODUCT[4]                                                                ; pin_out          ;
; |Block1|COUNTER8:inst3|TEMP[4]                                                    ; |Block1|COUNTER8:inst3|TEMP[4]                                                    ; regout           ;
; |Block1|COUNTER8:inst3|TEMP[5]                                                    ; |Block1|COUNTER8:inst3|TEMP[5]                                                    ; regout           ;
; |Block1|COUNTER8:inst3|TEMP[6]                                                    ; |Block1|COUNTER8:inst3|TEMP[6]                                                    ; regout           ;
; |Block1|COUNTER8:inst3|TEMP[7]                                                    ; |Block1|COUNTER8:inst3|TEMP[7]                                                    ; regout           ;
; |Block1|COUNTER4:inst2|TEMP[2]                                                    ; |Block1|COUNTER4:inst2|TEMP[2]                                                    ; regout           ;
; |Block1|COUNTER4:inst2|TEMP[3]                                                    ; |Block1|COUNTER4:inst2|TEMP[3]                                                    ; regout           ;
; |Block1|COUNTER4:inst1|TEMP[3]                                                    ; |Block1|COUNTER4:inst1|TEMP[3]                                                    ; regout           ;
; |Block1|SlowMultiplier:inst|Y~7                                                   ; |Block1|SlowMultiplier:inst|Y~7                                                   ; out0             ;
; |Block1|SlowMultiplier:inst|Y~19                                                  ; |Block1|SlowMultiplier:inst|Y~19                                                  ; out0             ;
; |Block1|COUNTER8:inst3|Add0~7                                                     ; |Block1|COUNTER8:inst3|Add0~7                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~8                                                     ; |Block1|COUNTER8:inst3|Add0~8                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~9                                                     ; |Block1|COUNTER8:inst3|Add0~9                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~10                                                    ; |Block1|COUNTER8:inst3|Add0~10                                                    ; out0             ;
; |Block1|COUNTER8:inst3|Add0~11                                                    ; |Block1|COUNTER8:inst3|Add0~11                                                    ; out0             ;
; |Block1|COUNTER8:inst3|Add0~12                                                    ; |Block1|COUNTER8:inst3|Add0~12                                                    ; out0             ;
; |Block1|COUNTER4:inst2|Add1~5                                                     ; |Block1|COUNTER4:inst2|Add1~5                                                     ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~14                   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~14                   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~12                   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~12                   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~13                   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~13                   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~14                   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~14                   ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |Block1|MCAND[3]                                                                  ; |Block1|MCAND[3]                                                                  ; out              ;
; |Block1|MCAND[2]                                                                  ; |Block1|MCAND[2]                                                                  ; out              ;
; |Block1|MCAND[1]                                                                  ; |Block1|MCAND[1]                                                                  ; out              ;
; |Block1|MCAND[0]                                                                  ; |Block1|MCAND[0]                                                                  ; out              ;
; |Block1|MPLIER[3]                                                                 ; |Block1|MPLIER[3]                                                                 ; out              ;
; |Block1|MPLIER[2]                                                                 ; |Block1|MPLIER[2]                                                                 ; out              ;
; |Block1|CNTRA[3]                                                                  ; |Block1|CNTRA[3]                                                                  ; pin_out          ;
; |Block1|CNTRB[3]                                                                  ; |Block1|CNTRB[3]                                                                  ; pin_out          ;
; |Block1|CNTRB[2]                                                                  ; |Block1|CNTRB[2]                                                                  ; pin_out          ;
; |Block1|PRODUCT[7]                                                                ; |Block1|PRODUCT[7]                                                                ; pin_out          ;
; |Block1|PRODUCT[6]                                                                ; |Block1|PRODUCT[6]                                                                ; pin_out          ;
; |Block1|PRODUCT[5]                                                                ; |Block1|PRODUCT[5]                                                                ; pin_out          ;
; |Block1|PRODUCT[4]                                                                ; |Block1|PRODUCT[4]                                                                ; pin_out          ;
; |Block1|COUNTER8:inst3|TEMP[4]                                                    ; |Block1|COUNTER8:inst3|TEMP[4]                                                    ; regout           ;
; |Block1|COUNTER8:inst3|TEMP[5]                                                    ; |Block1|COUNTER8:inst3|TEMP[5]                                                    ; regout           ;
; |Block1|COUNTER8:inst3|TEMP[6]                                                    ; |Block1|COUNTER8:inst3|TEMP[6]                                                    ; regout           ;
; |Block1|COUNTER8:inst3|TEMP[7]                                                    ; |Block1|COUNTER8:inst3|TEMP[7]                                                    ; regout           ;
; |Block1|COUNTER4:inst2|TEMP[2]                                                    ; |Block1|COUNTER4:inst2|TEMP[2]                                                    ; regout           ;
; |Block1|COUNTER4:inst2|TEMP[3]                                                    ; |Block1|COUNTER4:inst2|TEMP[3]                                                    ; regout           ;
; |Block1|COUNTER4:inst1|TEMP[3]                                                    ; |Block1|COUNTER4:inst1|TEMP[3]                                                    ; regout           ;
; |Block1|COUNTER8:inst3|Add0~7                                                     ; |Block1|COUNTER8:inst3|Add0~7                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~8                                                     ; |Block1|COUNTER8:inst3|Add0~8                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~9                                                     ; |Block1|COUNTER8:inst3|Add0~9                                                     ; out0             ;
; |Block1|COUNTER8:inst3|Add0~10                                                    ; |Block1|COUNTER8:inst3|Add0~10                                                    ; out0             ;
; |Block1|COUNTER8:inst3|Add0~11                                                    ; |Block1|COUNTER8:inst3|Add0~11                                                    ; out0             ;
; |Block1|COUNTER8:inst3|Add0~12                                                    ; |Block1|COUNTER8:inst3|Add0~12                                                    ; out0             ;
; |Block1|COUNTER4:inst2|Add1~5                                                     ; |Block1|COUNTER4:inst2|Add1~5                                                     ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~1 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~0 ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~14                   ; |Block1|COUNTER4:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~14                   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~1 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~12                   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~12                   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~13                   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~13                   ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~0 ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~0 ; out0             ;
; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~14                   ; |Block1|COUNTER4:inst2|lpm_mux:Mux0|mux_lpc:auto_generated|_~14                   ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Apr 23 08:58:55 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off SlowMultiplier -c SlowMultiplier
Info: Using vector source file "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vwf"
Warning: Wrong node type and/or width for node "|Block1|SlowMultiplier:inst|Y" in vector source file. Node in design is of type Enum and of width 1, but node in vector source file is of type 9-Level and of width 1.
Warning: Signal name "|Block1|SlowMultiplier:inst|Y" changed to enum type
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      82.28 %
Info: Number of transitions in simulation is 2367
Info: Quartus II Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Sat Apr 23 08:58:55 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


