{"vcs1":{"timestamp_begin":1680807883.131138966, "rt":0.78, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1680807883.943181712, "rt":0.88, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680807884.842123485, "rt":0.67, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680807882.847342430}
{"VCS_COMP_START_TIME": 1680807882.847342430}
{"VCS_COMP_END_TIME": 1680807886.160559781}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339696}}
{"stitch_vcselab": {"peak_mem": 222604}}
