project:
  title: Counter test
  author: Peter NÃ¸rlund
  discord: pchri03.
  language: Verilog
  description: "SPI controller algorithm"
  clock_hz: 48000000
  tiles: 1x2
  top_module: tt_um_pchri03_top
  source_files:
    - comparator.v
    - levenshtein.v
    - spi_controller.v
    - tt_um_pchri03_top.v

pinout:
  ui[0]: MOSI D0
  ui[1]: MOSI D1
  ui[2]: MOSI D2
  ui[3]: MOSI D3
  ui[4]: MOSI D4
  ui[5]: MOSI D5
  ui[6]: MOSI D6
  ui[7]: SPI MOSI D7
  uo[0]: SPI MISO D0
  uo[1]: SPI MISO D1
  uo[2]: SPI MISO D2
  uo[3]: SPI MISO D3
  uo[4]: SPI MISO D4
  uo[5]: SPI MISO D5
  uo[6]: SPI MISO D6
  uo[7]: SPI MISO D7
  uio[0]: SPI CS
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

yaml_version: 6
