

================================================================
== Vitis HLS Report for 'compute_threshold'
================================================================
* Date:           Thu Jun  2 15:26:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  16.30 ns|  6.080 ns|     4.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      261|  2.152 us|  4.254 us|  132|  261|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1  |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_55_2  |      127|      127|         2|          1|          1|   127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     292|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|       0|     124|    -|
|Memory           |        4|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     196|    -|
|Register         |        -|     -|     254|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     8|     254|     612|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_23s_20ns_43_1_1_U4  |mul_23s_20ns_43_1_1  |        0|   2|  0|  31|    0|
    |mul_23s_20ns_43_1_1_U5  |mul_23s_20ns_43_1_1  |        0|   2|  0|  31|    0|
    |mul_23s_23s_46_1_1_U6   |mul_23s_23s_46_1_1   |        0|   2|  0|  31|    0|
    |mul_23s_23s_46_1_1_U7   |mul_23s_23s_46_1_1   |        0|   2|  0|  31|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   8|  0| 124|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |mag_buff_V_0_U  |compute_threshold_mag_buff_V_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |mag_buff_V_1_U  |compute_threshold_mag_buff_V_1  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                |        4|  0|   0|    0|   128|   64|     2|         4096|
    +----------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1192_fu_419_p2     |         +|   0|  0|  54|          47|          47|
    |add_ln58_fu_364_p2       |         +|   0|  0|  13|           6|           2|
    |add_ln703_fu_444_p2      |         +|   0|  0|  32|          32|          32|
    |i_V_2_fu_258_p2          |         +|   0|  0|  15|           8|           1|
    |ret_fu_354_p2            |         +|   0|  0|  14|           7|           2|
    |sub_ln703_fu_439_p2      |         -|   0|  0|  32|          32|          32|
    |icmp_ln1495_fu_450_p2    |      icmp|   0|  0|  20|          32|          14|
    |icmp_ln44_fu_290_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln878_fu_264_p2     |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln886_fu_348_p2     |      icmp|   0|  0|  10|           7|           1|
    |run_fu_248_p2            |      icmp|   0|  0|  13|          17|           1|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |ap_return                |    select|   0|  0|  32|           1|          32|
    |select_ln58_fu_392_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 292|         204|         210|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  43|          8|    1|          8|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |  14|          3|    1|          3|
    |ap_phi_mux_i_V_5_phi_fu_235_p4  |   9|          2|    7|         14|
    |i_V_5_reg_231                   |   9|          2|    7|         14|
    |i_V_reg_208                     |   9|          2|    8|         16|
    |mag_buff_V_0_address0           |  14|          3|    6|         18|
    |mag_buff_V_0_address1           |  14|          3|    6|         18|
    |mag_buff_V_0_d0                 |  14|          3|   32|         96|
    |mag_buff_V_1_address0           |  20|          4|    6|         24|
    |mag_buff_V_1_d0                 |  14|          3|   32|         96|
    |sum_mag_V_loc_0_i_i_reg_219     |   9|          2|   32|         64|
    |trunc_ln264_blk_n               |   9|          2|    1|          2|
    |trunc_ln264_out_blk_n           |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 196|         41|  141|        377|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |IN_imag_V_load_reg_489       |  23|   0|   23|          0|
    |IN_real_V_load_reg_484       |  23|   0|   23|          0|
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |i_V_5_reg_231                |   7|   0|    7|          0|
    |i_V_reg_208                  |   8|   0|    8|          0|
    |icmp_ln886_reg_523           |   1|   0|    1|          0|
    |mag_buff_V_1_load_reg_518    |  32|   0|   32|          0|
    |ret_reg_527                  |   7|   0|    7|          0|
    |run_reg_480                  |   1|   0|    1|          0|
    |sext_ln1115_reg_513          |  47|   0|   47|          0|
    |sum_mag_V                    |  32|   0|   32|          0|
    |sum_mag_V_loc_0_i_i_reg_219  |  32|   0|   32|          0|
    |tmp_77_reg_547               |   1|   0|    1|          0|
    |tmp_78_reg_552               |   1|   0|    1|          0|
    |trunc_ln1347_reg_532         |   6|   0|    6|          0|
    |trunc_ln7_reg_508            |  23|   0|   23|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 254|   0|  254|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  compute_threshold|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  compute_threshold|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  compute_threshold|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  compute_threshold|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  compute_threshold|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  compute_threshold|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  compute_threshold|  return value|
|ap_return               |  out|   32|  ap_ctrl_hs|  compute_threshold|  return value|
|IN_real_V_address0      |  out|   17|   ap_memory|          IN_real_V|         array|
|IN_real_V_ce0           |  out|    1|   ap_memory|          IN_real_V|         array|
|IN_real_V_q0            |   in|   23|   ap_memory|          IN_real_V|         array|
|trunc_ln264_dout        |   in|   17|     ap_fifo|        trunc_ln264|       pointer|
|trunc_ln264_empty_n     |   in|    1|     ap_fifo|        trunc_ln264|       pointer|
|trunc_ln264_read        |  out|    1|     ap_fifo|        trunc_ln264|       pointer|
|IN_imag_V_address0      |  out|   17|   ap_memory|          IN_imag_V|         array|
|IN_imag_V_ce0           |  out|    1|   ap_memory|          IN_imag_V|         array|
|IN_imag_V_q0            |   in|   23|   ap_memory|          IN_imag_V|         array|
|trunc_ln264_out_din     |  out|   17|     ap_fifo|    trunc_ln264_out|       pointer|
|trunc_ln264_out_full_n  |   in|    1|     ap_fifo|    trunc_ln264_out|       pointer|
|trunc_ln264_out_write   |  out|    1|     ap_fifo|    trunc_ln264_out|       pointer|
+------------------------+-----+-----+------------+-------------------+--------------+

