#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jun  8 20:41:59 2024
# Process ID: 10976
# Current directory: C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1732 C:\Users\admin\Documents\FPGA\FPGA-Pac-Man\pacman\pacman.xpr
# Log file: C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/vivado.log
# Journal file: C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman\vivado.jou
# Running On: DESKTOP-MJV8M7M, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 12679 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
add_files -norecurse C:/Users/admin/Documents/FPGA/PacMan/PacMan.srcs/sources_1/new/pacman/pacman.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {245.495} \
  CONFIG.CLKOUT1_PHASE_ERROR {245.344} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {37.125} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 12
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.ip_user_files -ipstatic_source_dir C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.cache/compile_simlib/questa} {riviera=C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1
generate_target {instantiation_template} [get_files c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.ip_user_files -ipstatic_source_dir C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.cache/compile_simlib/questa} {riviera=C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -reset -force -quiet
remove_files  c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci
