<html>
<head>
<title>updateCRC5.v</title>
<link rel="stylesheet" href="./../../../css/hde.css">
<meta name="Author" content="Steve, Base2Designs">
<meta name="Generator" content="Active-HDL, Version 6.3.1444, Expiration Date: September 30, 2004\n\nCopyright © ALDEC, Inc. All rights reserved.">
</head>
<body>
<pre>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// updateCRC5.v                                                 ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This file is part of the usbhostslave opencores effort.</span>
<span id=t_com>//// &lt;http://www.opencores.org/cores//&gt;                           ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Module Description:                                          ////</span>
<span id=t_com>//// </span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// To Do:                                                       ////</span>
<span id=t_com>//// </span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Author(s):                                                   ////</span>
<span id=t_com>//// - Steve Fielding, sfielding@base2designs.com                 ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG          ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source file may be used and distributed without         ////</span>
<span id=t_com>//// restriction provided that this copyright statement is not    ////</span>
<span id=t_com>//// removed from the file and that any derivative work contains  ////</span>
<span id=t_com>//// the original copyright notice and the associated disclaimer. ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source file is free software; you can redistribute it   ////</span>
<span id=t_com>//// and/or modify it under the terms of the GNU Lesser General   ////</span>
<span id=t_com>//// Public License as published by the Free Software Foundation; ////</span>
<span id=t_com>//// either version 2.1 of the License, or (at your option) any   ////</span>
<span id=t_com>//// later version.                                               ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source is distributed in the hope that it will be       ////</span>
<span id=t_com>//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////</span>
<span id=t_com>//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////</span>
<span id=t_com>//// PURPOSE. See the GNU Lesser General Public License for more  ////</span>
<span id=t_com>//// details.                                                     ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// You should have received a copy of the GNU Lesser General    ////</span>
<span id=t_com>//// Public License along with this source; if not, download it   ////</span>
<span id=t_com>//// from &lt;http://www.opencores.org/lgpl.shtml&gt;                   ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>//</span>
<span id=t_com>// $Id: index.htm,v 1.1.1.1 2004-10-11 04:00:03 sfielding Exp $</span>
<span id=t_com>//</span>
<span id=t_com>// CVS Revision History</span>
<span id=t_com>//</span>
<span id=t_com>// $Log: not supported by cvs2svn $</span>
<span id=t_com>//</span>

<span id=t_kwd>module</span> <span id=t_idt>updateCRC5</span> (<span id=t_idt>rstCRC</span>, <span id=t_idt>CRCResult</span>, <span id=t_idt>CRCEn</span>, <span id=t_idt>CRC5_8BitIn</span>, <span id=t_idt>dataIn</span>, <span id=t_idt>ready</span>, <span id=t_idt>clk</span>, <span id=t_idt>rst</span>);
<span id=t_kwd>input</span>   <span id=t_idt>rstCRC</span>;
<span id=t_kwd>input</span>   <span id=t_idt>CRCEn</span>;
<span id=t_kwd>input</span>   <span id=t_idt>CRC5_8BitIn</span>;
<span id=t_kwd>input</span>   [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataIn</span>;
<span id=t_kwd>input</span>   <span id=t_idt>clk</span>;
<span id=t_kwd>input</span>   <span id=t_idt>rst</span>;
<span id=t_kwd>output</span>  [<span id=t_cns>4</span>:<span id=t_cns>0</span>] <span id=t_idt>CRCResult</span>;
<span id=t_kwd>output</span> <span id=t_idt>ready</span>;

<span id=t_kwd>wire</span>   <span id=t_idt>rstCRC</span>;
<span id=t_kwd>wire</span>   <span id=t_idt>CRCEn</span>;
<span id=t_kwd>wire</span>   <span id=t_idt>CRC5_8BitIn</span>;
<span id=t_kwd>wire</span>   [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataIn</span>;
<span id=t_kwd>wire</span>   <span id=t_idt>clk</span>;
<span id=t_kwd>wire</span>   <span id=t_idt>rst</span>;
<span id=t_kwd>reg</span>    [<span id=t_cns>4</span>:<span id=t_cns>0</span>] <span id=t_idt>CRCResult</span>;
<span id=t_kwd>reg</span> <span id=t_idt>ready</span>;

<span id=t_kwd>reg</span> <span id=t_idt>doUpdateCRC</span>;
<span id=t_kwd>reg</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>data</span>;
<span id=t_kwd>reg</span> [<span id=t_cns>3</span>:<span id=t_cns>0</span>] <span id=t_idt>loopEnd</span>;
<span id=t_kwd>reg</span> [<span id=t_cns>3</span>:<span id=t_cns>0</span>] <span id=t_idt>i</span>;

<span id=t_kwd>always</span> @(<span id=t_kwd>posedge</span> <span id=t_idt>clk</span>)
<span id=t_kwd>begin</span>
  <span id=t_kwd>if</span> (<span id=t_idt>rst</span> == <span id=t_cns>1'b1</span> || <span id=t_idt>rstCRC</span> == <span id=t_cns>1'b1</span>) <span id=t_kwd>begin</span>
    <span id=t_idt>doUpdateCRC</span> &lt;= <span id=t_cns>1'b0</span>;
    <span id=t_idt>i</span> &lt;= <span id=t_cns>4'h0</span>;
    <span id=t_idt>CRCResult</span> &lt;= <span id=t_cns>5'h1f</span>;
    <span id=t_idt>ready</span> &lt;= <span id=t_cns>1'b1</span>;
  <span id=t_kwd>end</span>
  <span id=t_kwd>else</span>
  <span id=t_kwd>begin</span>
    <span id=t_kwd>if</span> (<span id=t_idt>doUpdateCRC</span> == <span id=t_cns>1'b0</span>) <span id=t_kwd>begin</span>
      <span id=t_kwd>if</span> (<span id=t_idt>CRCEn</span> == <span id=t_cns>1'b1</span>) <span id=t_kwd>begin</span>
        <span id=t_idt>ready</span> &lt;= <span id=t_cns>1'b0</span>;
        <span id=t_idt>doUpdateCRC</span> &lt;= <span id=t_cns>1'b1</span>;
        <span id=t_idt>data</span> &lt;= <span id=t_idt>dataIn</span>;
        <span id=t_kwd>if</span> (<span id=t_idt>CRC5_8BitIn</span> == <span id=t_cns>1'b1</span>) <span id=t_kwd>begin</span>
          <span id=t_idt>loopEnd</span> &lt;= <span id=t_cns>4'h7</span>; 
        <span id=t_kwd>end</span>
        <span id=t_kwd>else</span> <span id=t_kwd>begin</span>
         <span id=t_idt>loopEnd</span> &lt;= <span id=t_cns>4'h2</span>;
        <span id=t_kwd>end</span>
      <span id=t_kwd>end</span>
    <span id=t_kwd>end</span>
    <span id=t_kwd>else</span> <span id=t_kwd>begin</span>
      <span id=t_idt>i</span> &lt;= <span id=t_idt>i</span> + <span id=t_cns>1'b1</span>;
      <span id=t_kwd>if</span> ( (<span id=t_idt>CRCResult</span>[<span id=t_cns>0</span>] ^ <span id=t_idt>data</span>[<span id=t_cns>0</span>]) == <span id=t_cns>1'b1</span>) <span id=t_kwd>begin</span>
       <span id=t_idt>CRCResult</span> &lt;= {<span id=t_cns>1'b0</span>, <span id=t_idt>CRCResult</span>[<span id=t_cns>4</span>:<span id=t_cns>1</span>]} ^ <span id=t_cns>5'h14</span>;
      <span id=t_kwd>end</span>
      <span id=t_kwd>else</span> <span id=t_kwd>begin</span>
        <span id=t_idt>CRCResult</span> &lt;= {<span id=t_cns>1'b0</span>, <span id=t_idt>CRCResult</span>[<span id=t_cns>4</span>:<span id=t_cns>1</span>]};
      <span id=t_kwd>end</span>
      <span id=t_idt>data</span> &lt;= {<span id=t_cns>1'b0</span>, <span id=t_idt>data</span>[<span id=t_cns>7</span>:<span id=t_cns>1</span>]};
      <span id=t_kwd>if</span> (<span id=t_idt>i</span> == <span id=t_idt>loopEnd</span>) <span id=t_kwd>begin</span>
        <span id=t_idt>doUpdateCRC</span> &lt;= <span id=t_cns>1'b0</span>; 
       <span id=t_idt>i</span> &lt;= <span id=t_cns>4'h0</span>;
        <span id=t_idt>ready</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_kwd>end</span>
    <span id=t_kwd>end</span>
  <span id=t_kwd>end</span>
<span id=t_kwd>end</span>
   

<span id=t_kwd>endmodule</span>
</pre>
</body>
</html>
