[INFO]: Storing configs into config.tcl ...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Extracting the number of available metal layers from /home/tholin/tt2-AvalonSemi-5401/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef...
[INFO]: The available metal layers (6) are li1 met1 met2 met3 met4 met5.
[INFO]: Merging LEF Files...
[INFO]: Created merged LEF without pads at '../work/runs/wokwi/tmp/merged.unpadded.nom.lef'...
[INFO]: Created '../work/runs/wokwi/tmp/merged.nom.lef' unaltered.
[INFO]: Preparing LEF files for the min corner...
[INFO]: Created merged LEF without pads at '../work/runs/wokwi/tmp/merged.unpadded.min.lef'...
[INFO]: Created '../work/runs/wokwi/tmp/merged.min.lef' unaltered.
[INFO]: Preparing LEF files for the max corner...
[INFO]: Created merged LEF without pads at '../work/runs/wokwi/tmp/merged.unpadded.max.lef'...
[INFO]: Created '../work/runs/wokwi/tmp/merged.max.lef' unaltered.
[INFO]: Trimming Liberty...
[INFO]: Generating cell exclude list...
[INFO]: Generating cell exclude list...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[INFO]: Running Synthesis...
[INFO]: Changing netlist to '../work/runs/wokwi/results/synthesis/tholin_avalonsemi_5401.v'...
[INFO]: Running Single-Corner Static Timing Analysis...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/sta.tcl'...
[INFO]: Running Initial Floorplanning...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/floorplan.tcl'...
[INFO]: Core area width: 78.96000000000001
[INFO]: Core area height: 109.12
[WARNING]: Current core area is too small for a power grid. The power grid will be minimized.
[INFO]: Final Vertical PDN Offset: 9.870000000000001
[INFO]: Final Horizontal PDN Offset: 13.64
[INFO]: Final Vertical PDN Pitch: 19.740000000000002
[INFO]: Final Horizontal PDN Pitch: 27.28
[INFO]: Changing layout to '../work/runs/wokwi/tmp/floorplan/3-initial_fp.def'...
[INFO]: Extracting core dimensions...
[INFO]: Set CORE_WIDTH to 78.66, CORE_HEIGHT to 108.8.
[INFO]: Running IO Placement...
[INFO]: Changing layout to '../work/runs/wokwi/tmp/floorplan/4-io.def'...
[INFO]: Running Tap/Decap Insertion...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/tapcell.tcl'...
[INFO]: Changing layout to '../work/runs/wokwi/results/floorplan/tholin_avalonsemi_5401.def'...
[INFO]: Power planning with power {vccd1} and ground {vssd1}...
[INFO]: Generating PDN...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/pdn.tcl'...
[INFO]: Changing layout to '../work/runs/wokwi/tmp/floorplan/6-pdn.def'...
[INFO]: Running Global Placement...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/replace.tcl'...
[INFO]: Changing layout to '../work/runs/wokwi/tmp/placement/7-global.def'...
[INFO]: Running Placement Resizer Design Optimizations...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/resizer.tcl'...
[INFO]: Changing layout to '../work/runs/wokwi/tmp/placement/8-resizer.def'...
[INFO]: Writing Verilog...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/write_verilog.tcl'...
[INFO]: Changing netlist to '../work/runs/wokwi/results/placement/tholin_avalonsemi_5401.resized.v'...
[INFO]: Running Detailed Placement...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/opendp.tcl'...
[INFO]: Changing layout to '../work/runs/wokwi/results/placement/tholin_avalonsemi_5401.def'...
[INFO]: Changing layout to '../work/runs/wokwi/results/placement/tholin_avalonsemi_5401.def'...
[INFO]: Running Clock Tree Synthesis...
[INFO]: Trimming Liberty...
[INFO]: Generating cell exclude list...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/cts.tcl'...
[INFO]: Changing layout to '../work/runs/wokwi/results/cts/tholin_avalonsemi_5401.def'...
[INFO]: Writing Verilog...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/write_verilog.tcl'...
[INFO]: Changing netlist to '../work/runs/wokwi/results/cts/tholin_avalonsemi_5401.v'...
[INFO]: Running Placement Resizer Timing Optimizations...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/resizer_timing.tcl'...
[INFO]: Changing layout to '../work/runs/wokwi/tmp/cts/13-resizer_timing.def'...
[INFO]: Writing Verilog...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/write_verilog.tcl'...
[INFO]: Changing netlist to '../work/runs/wokwi/results/cts/tholin_avalonsemi_5401.resized.v'...
[INFO]: Routing...
[INFO]: Running Global Routing Resizer Timing Optimizations...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/resizer_routing_timing.tcl'...
[INFO]: Changing layout to '../work/runs/wokwi/tmp/routing/15-resizer_timing.def'...
[INFO]: Writing Verilog...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/write_verilog.tcl'...
[INFO]: Changing netlist to '../work/runs/wokwi/results/routing/tholin_avalonsemi_5401.resized.v'...
[INFO]: Running Detailed Placement...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/opendp.tcl'...
[INFO]: Changing layout to '../work/runs/wokwi/tmp/routing/15-resizer_timing.def'...
[INFO]: Changing layout to '../work/runs/wokwi/tmp/routing/15-resizer_timing.def'...
[INFO]: Running Global Routing...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/groute.tcl'...
[INFO]: Starting FastRoute Antenna Repair Iterations...
[INFO]: Changing layout to '../work/runs/wokwi/tmp/routing/18-global.def'...
[INFO]: Changing guide to '../work/runs/wokwi/tmp/routing/18-global.guide'...
[INFO]: Changing layout to '../work/runs/wokwi/tmp/routing/18-global.def'...
[INFO]: Changing guide to '../work/runs/wokwi/tmp/routing/18-global.guide'...
[INFO]: Running Fill Insertion...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/fill.tcl'...
[INFO]: Changing layout to '../work/runs/wokwi/tmp/routing/19-fill.def'...
[INFO]: Writing Verilog...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/write_verilog.tcl'...
[INFO]: Changing netlist to '../work/runs/wokwi/tmp/routing/19-global.v'...
[INFO]: Running Detailed Routing...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/droute.tcl'...
[INFO]: No DRC violations after detailed routing.
[INFO]: Changing layout to '../work/runs/wokwi/results/routing/tholin_avalonsemi_5401.def'...
[INFO]: Writing Verilog...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/write_verilog.tcl'...
[INFO]: Changing netlist to '../work/runs/wokwi/tmp/routing/21-detailed.v'...
[INFO]: Running parasitics-based static timing analysis...
[INFO]: /home/tholin/tt2-AvalonSemi-5401/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.min.spef_extractor existence verified.
[INFO]: /work/runs/wokwi/tmp/merged.min.lef existence verified.
[INFO]: Running SPEF Extraction at the min process corner...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/rcx.tcl'...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/sta_multi_corner.tcl'...
[INFO]: /home/tholin/tt2-AvalonSemi-5401/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.max.spef_extractor existence verified.
[INFO]: /work/runs/wokwi/tmp/merged.max.lef existence verified.
[INFO]: Running SPEF Extraction at the max process corner...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/rcx.tcl'...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/sta_multi_corner.tcl'...
[INFO]: /home/tholin/tt2-AvalonSemi-5401/pdk/sky130A/libs.tech/openlane/rules.openrcx.sky130A.nom.spef_extractor existence verified.
[INFO]: /work/runs/wokwi/tmp/merged.nom.lef existence verified.
[INFO]: Running SPEF Extraction at the nom process corner...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/rcx.tcl'...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/sta.tcl'...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/sta_multi_corner.tcl'...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDS-II with Magic...
[INFO]: Executing magic with Tcl script 'scripts/magic/mag_gds.tcl'...
[INFO]: Generating MAGLEF views...
[INFO]: Executing magic with Tcl script 'scripts/magic/gds_pointers.tcl'...
[INFO]: Executing magic with Tcl script 'scripts/magic/lef.tcl'...
[INFO]: Executing magic with Tcl script 'scripts/magic/maglef.tcl'...
[INFO]: Streaming out GDS-II with Klayout...
[INFO]: Running Magic Spice Export from LEF...
[INFO]: Executing magic with Tcl script 'scripts/magic/extract_spice.tcl'...
[INFO]: Writing Powered Verilog...
[INFO]: Writing Verilog...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/write_verilog.tcl'...
[INFO]: Skipping Verilog rewrite (logic equivalency checks are disabled)...
[INFO]: Changing netlist to '../work/runs/wokwi/tmp/signoff/32-powered_netlist.v'...
[INFO]: Running LEF LVS...
[INFO]: /work/runs/wokwi/results/signoff/tholin_avalonsemi_5401.spice against /work/runs/wokwi/tmp/signoff/32-powered_netlist.v
[INFO]: Running Magic DRC...
[INFO]: Executing magic with Tcl script 'scripts/magic/drc.tcl'...
[INFO]: Converting Magic DRC Violations to Magic Readable Format...
[INFO]: Converting Magic DRC Violations to Klayout XML Database...
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Running OpenROAD Antenna Rule Checker...
[INFO]: Executing openroad with Tcl script 'scripts/openroad/antenna_check.tcl'...
[INFO]: Running CVC...
[INFO]: Saving current set of views in '../work/runs/wokwi/results/final'...
[INFO]: Calculating runtime...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at '../work/runs/wokwi/reports/manufacturability.rpt'.
[INFO]: Created metrics report at '../work/runs/wokwi/reports/metrics.csv'.
[WARNING]: There are max fanout violations in the design at the typical corner. Please refer to '../work/runs/wokwi/reports/signoff/28-rcx_sta.slew.rpt'.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
