// Seed: 4203985065
module module_0 ();
  integer id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  tri1  id_4,
    output wand  id_5
);
  id_7(
      .id_0(1), .id_1(1 ? -1 - -1'b0 : -1), .id_2(id_3), .id_3(id_2)
  );
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = -1'b0 - -1 & id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always id_3 = -1;
  module_2 modCall_1 ();
  wire id_5;
  wire id_6;
  assign id_3 = 1 - 1;
  always id_3 <= "" | id_2;
endmodule
