# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/85a3" --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/ec67/hdl" --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/fisr_fixed_acc/ipshared/ec67/hdl" --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/fisr_fixed_acc/ipshared/70cf/hdl" --include "G:/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../fast_inverse_square_root.ip_user_files/bd/mb_fisr/sim/mb_fisr.v" \

sv xil_defaultlib  --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/85a3" --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/ec67/hdl" --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/fisr_fixed_acc/ipshared/ec67/hdl" --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/fisr_fixed_acc/ipshared/70cf/hdl" --include "G:/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../fast_inverse_square_root.ip_user_files/bd/mb_fisr/ipshared/0722/hdl/fisr_rtl.sv" \
"../../../../fast_inverse_square_root.ip_user_files/bd/mb_fisr/ipshared/0722/hdl/fixed_fisr_rtl_v1_0_S00_AXI.v" \
"../../../../fast_inverse_square_root.ip_user_files/bd/mb_fisr/ipshared/0722/hdl/fixed_fisr_rtl_v1_0.v" \

verilog xil_defaultlib  --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/85a3" --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/ipshared/ec67/hdl" --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/fisr_fixed_acc/ipshared/ec67/hdl" --include "../../../../fast_inverse_square_root.srcs/sources_1/bd/fisr_fixed_acc/ipshared/70cf/hdl" --include "G:/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../fast_inverse_square_root.ip_user_files/bd/mb_fisr/ip/mb_fisr_fixed_fisr_rtl_0_0/sim/mb_fisr_fixed_fisr_rtl_0_0.v" \
"../../../../fast_inverse_square_root.ip_user_files/bd/mb_fisr/ip/mb_fisr_lmb_bram_0/sim/mb_fisr_lmb_bram_0.v" \
"../../../../fast_inverse_square_root.ip_user_files/bd/mb_fisr/ip/mb_fisr_clk_wiz_1_0/mb_fisr_clk_wiz_1_0_clk_wiz.v" \
"../../../../fast_inverse_square_root.ip_user_files/bd/mb_fisr/ip/mb_fisr_clk_wiz_1_0/mb_fisr_clk_wiz_1_0.v" \
"../../../../fast_inverse_square_root.ip_user_files/bd/mb_fisr/ip/mb_fisr_xbar_0/sim/mb_fisr_xbar_0.v" \
"../../../../fast_inverse_square_root.srcs/sources_1/bd/mb_fisr/hdl/mb_fisr_wrapper.v" \
"../../../../fast_inverse_square_root.srcs/sim_1/new/mb_fisr_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
