--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40091 paths analyzed, 2453 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.788ns.
--------------------------------------------------------------------------------
Slack:                  10.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_4 (FF)
  Destination:          M_index_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.712ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.678 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_4 to M_index_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[7]
                                                       button_conditionerGreen/M_ctr_q_4
    SLICE_X19Y33.A1      net (fanout=2)        0.748   button_conditionerGreen/M_ctr_q[4]
    SLICE_X19Y33.A       Tilo                  0.259   button_conditionerYellow/M_sync_out_inv
                                                       button_conditionerGreen/out1
    SLICE_X15Y33.A2      net (fanout=2)        0.956   out_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.408   M_index_q[1]
                                                       M_index_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.712ns (2.424ns logic, 7.288ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  10.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_12 (FF)
  Destination:          M_index_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.701ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.678 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_12 to M_index_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.AQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[15]
                                                       button_conditionerGreen/M_ctr_q_12
    SLICE_X15Y33.B1      net (fanout=2)        1.185   button_conditionerGreen/M_ctr_q[12]
    SLICE_X15Y33.B       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out3
    SLICE_X15Y33.A4      net (fanout=2)        0.508   out2_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.408   M_index_q[1]
                                                       M_index_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.701ns (2.424ns logic, 7.277ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  10.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_4 (FF)
  Destination:          M_index_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.694ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.678 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_4 to M_index_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[7]
                                                       button_conditionerGreen/M_ctr_q_4
    SLICE_X19Y33.A1      net (fanout=2)        0.748   button_conditionerGreen/M_ctr_q[4]
    SLICE_X19Y33.A       Tilo                  0.259   button_conditionerYellow/M_sync_out_inv
                                                       button_conditionerGreen/out1
    SLICE_X15Y33.A2      net (fanout=2)        0.956   out_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.390   M_index_q[1]
                                                       M_index_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.694ns (2.406ns logic, 7.288ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  10.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_13 (FF)
  Destination:          M_index_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.692ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.678 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_13 to M_index_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[15]
                                                       button_conditionerGreen/M_ctr_q_13
    SLICE_X15Y33.B2      net (fanout=2)        1.176   button_conditionerGreen/M_ctr_q[13]
    SLICE_X15Y33.B       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out3
    SLICE_X15Y33.A4      net (fanout=2)        0.508   out2_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.408   M_index_q[1]
                                                       M_index_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.692ns (2.424ns logic, 7.268ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  10.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_12 (FF)
  Destination:          M_index_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.683ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.678 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_12 to M_index_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.AQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[15]
                                                       button_conditionerGreen/M_ctr_q_12
    SLICE_X15Y33.B1      net (fanout=2)        1.185   button_conditionerGreen/M_ctr_q[12]
    SLICE_X15Y33.B       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out3
    SLICE_X15Y33.A4      net (fanout=2)        0.508   out2_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.390   M_index_q[1]
                                                       M_index_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.683ns (2.406ns logic, 7.277ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  10.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_13 (FF)
  Destination:          M_index_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.674ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.678 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_13 to M_index_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[15]
                                                       button_conditionerGreen/M_ctr_q_13
    SLICE_X15Y33.B2      net (fanout=2)        1.176   button_conditionerGreen/M_ctr_q[13]
    SLICE_X15Y33.B       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out3
    SLICE_X15Y33.A4      net (fanout=2)        0.508   out2_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.390   M_index_q[1]
                                                       M_index_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.674ns (2.406ns logic, 7.268ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  10.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_4 (FF)
  Destination:          M_index_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.670ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.679 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_4 to M_index_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[7]
                                                       button_conditionerGreen/M_ctr_q_4
    SLICE_X19Y33.A1      net (fanout=2)        0.748   button_conditionerGreen/M_ctr_q[4]
    SLICE_X19Y33.A       Tilo                  0.259   button_conditionerYellow/M_sync_out_inv
                                                       button_conditionerGreen/out1
    SLICE_X15Y33.A2      net (fanout=2)        0.956   out_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.314   M_index_q[3]
                                                       M_index_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.670ns (2.330ns logic, 7.340ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  10.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_12 (FF)
  Destination:          M_index_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.659ns (Levels of Logic = 6)
  Clock Path Skew:      -0.037ns (0.679 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_12 to M_index_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.AQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[15]
                                                       button_conditionerGreen/M_ctr_q_12
    SLICE_X15Y33.B1      net (fanout=2)        1.185   button_conditionerGreen/M_ctr_q[12]
    SLICE_X15Y33.B       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out3
    SLICE_X15Y33.A4      net (fanout=2)        0.508   out2_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.314   M_index_q[3]
                                                       M_index_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.659ns (2.330ns logic, 7.329ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  10.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_13 (FF)
  Destination:          M_index_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.650ns (Levels of Logic = 6)
  Clock Path Skew:      -0.037ns (0.679 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_13 to M_index_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[15]
                                                       button_conditionerGreen/M_ctr_q_13
    SLICE_X15Y33.B2      net (fanout=2)        1.176   button_conditionerGreen/M_ctr_q[13]
    SLICE_X15Y33.B       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out3
    SLICE_X15Y33.A4      net (fanout=2)        0.508   out2_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.314   M_index_q[3]
                                                       M_index_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.650ns (2.330ns logic, 7.320ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  10.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_4 (FF)
  Destination:          M_index_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.645ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.679 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_4 to M_index_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[7]
                                                       button_conditionerGreen/M_ctr_q_4
    SLICE_X19Y33.A1      net (fanout=2)        0.748   button_conditionerGreen/M_ctr_q[4]
    SLICE_X19Y33.A       Tilo                  0.259   button_conditionerYellow/M_sync_out_inv
                                                       button_conditionerGreen/out1
    SLICE_X15Y33.A2      net (fanout=2)        0.956   out_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.289   M_index_q[3]
                                                       M_index_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.645ns (2.305ns logic, 7.340ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  10.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerBlue/M_ctr_q_4 (FF)
  Destination:          M_index_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.634ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.678 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerBlue/M_ctr_q_4 to M_index_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.476   button_conditionerBlue/M_ctr_q[7]
                                                       button_conditionerBlue/M_ctr_q_4
    SLICE_X15Y32.A1      net (fanout=2)        0.748   button_conditionerBlue/M_ctr_q[4]
    SLICE_X15Y32.A       Tilo                  0.259   out1_0
                                                       button_conditionerBlue/out1
    SLICE_X15Y33.C2      net (fanout=2)        0.720   out_0
    SLICE_X15Y33.C       Tilo                  0.259   M_last_q_1
                                                       button_conditionerBlue/out4
    SLICE_X12Y27.B3      net (fanout=6)        1.547   M_button_conditionerBlue_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.408   M_index_q[1]
                                                       M_index_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.634ns (2.424ns logic, 7.210ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  10.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_12 (FF)
  Destination:          M_index_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.634ns (Levels of Logic = 6)
  Clock Path Skew:      -0.037ns (0.679 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_12 to M_index_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.AQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[15]
                                                       button_conditionerGreen/M_ctr_q_12
    SLICE_X15Y33.B1      net (fanout=2)        1.185   button_conditionerGreen/M_ctr_q[12]
    SLICE_X15Y33.B       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out3
    SLICE_X15Y33.A4      net (fanout=2)        0.508   out2_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.289   M_index_q[3]
                                                       M_index_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.634ns (2.305ns logic, 7.329ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  10.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_13 (FF)
  Destination:          M_index_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.625ns (Levels of Logic = 6)
  Clock Path Skew:      -0.037ns (0.679 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_13 to M_index_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[15]
                                                       button_conditionerGreen/M_ctr_q_13
    SLICE_X15Y33.B2      net (fanout=2)        1.176   button_conditionerGreen/M_ctr_q[13]
    SLICE_X15Y33.B       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out3
    SLICE_X15Y33.A4      net (fanout=2)        0.508   out2_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.289   M_index_q[3]
                                                       M_index_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.625ns (2.305ns logic, 7.320ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  10.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerBlue/M_ctr_q_4 (FF)
  Destination:          M_index_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.616ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.678 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerBlue/M_ctr_q_4 to M_index_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.476   button_conditionerBlue/M_ctr_q[7]
                                                       button_conditionerBlue/M_ctr_q_4
    SLICE_X15Y32.A1      net (fanout=2)        0.748   button_conditionerBlue/M_ctr_q[4]
    SLICE_X15Y32.A       Tilo                  0.259   out1_0
                                                       button_conditionerBlue/out1
    SLICE_X15Y33.C2      net (fanout=2)        0.720   out_0
    SLICE_X15Y33.C       Tilo                  0.259   M_last_q_1
                                                       button_conditionerBlue/out4
    SLICE_X12Y27.B3      net (fanout=6)        1.547   M_button_conditionerBlue_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.390   M_index_q[1]
                                                       M_index_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.616ns (2.406ns logic, 7.210ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  10.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerRed/M_ctr_q_6 (FF)
  Destination:          M_index_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.615ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerRed/M_ctr_q_6 to M_index_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   button_conditionerRed/M_ctr_q[7]
                                                       button_conditionerRed/M_ctr_q_6
    SLICE_X17Y31.A2      net (fanout=2)        0.736   button_conditionerRed/M_ctr_q[6]
    SLICE_X17Y31.A       Tilo                  0.259   out1_2
                                                       button_conditionerRed/out1
    SLICE_X18Y31.C1      net (fanout=2)        0.996   out_2
    SLICE_X18Y31.C       Tilo                  0.235   M_last_q_3
                                                       button_conditionerRed/out4
    SLICE_X12Y27.B1      net (fanout=8)        1.239   M_button_conditionerRed_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.408   M_index_q[1]
                                                       M_index_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.615ns (2.449ns logic, 7.166ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  10.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerRed/M_ctr_q_7 (FF)
  Destination:          M_index_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.612ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerRed/M_ctr_q_7 to M_index_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   button_conditionerRed/M_ctr_q[7]
                                                       button_conditionerRed/M_ctr_q_7
    SLICE_X17Y31.A1      net (fanout=2)        0.733   button_conditionerRed/M_ctr_q[7]
    SLICE_X17Y31.A       Tilo                  0.259   out1_2
                                                       button_conditionerRed/out1
    SLICE_X18Y31.C1      net (fanout=2)        0.996   out_2
    SLICE_X18Y31.C       Tilo                  0.235   M_last_q_3
                                                       button_conditionerRed/out4
    SLICE_X12Y27.B1      net (fanout=8)        1.239   M_button_conditionerRed_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.408   M_index_q[1]
                                                       M_index_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.612ns (2.449ns logic, 7.163ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  10.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_14 (FF)
  Destination:          M_index_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.601ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.678 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_14 to M_index_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.CQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[15]
                                                       button_conditionerGreen/M_ctr_q_14
    SLICE_X19Y33.C2      net (fanout=2)        0.960   button_conditionerGreen/M_ctr_q[14]
    SLICE_X19Y33.C       Tilo                  0.259   button_conditionerYellow/M_sync_out_inv
                                                       button_conditionerGreen/out2
    SLICE_X15Y33.A3      net (fanout=2)        0.633   out1_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.408   M_index_q[1]
                                                       M_index_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.601ns (2.424ns logic, 7.177ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  10.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerBlue/M_ctr_q_4 (FF)
  Destination:          M_index_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.592ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.679 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerBlue/M_ctr_q_4 to M_index_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.476   button_conditionerBlue/M_ctr_q[7]
                                                       button_conditionerBlue/M_ctr_q_4
    SLICE_X15Y32.A1      net (fanout=2)        0.748   button_conditionerBlue/M_ctr_q[4]
    SLICE_X15Y32.A       Tilo                  0.259   out1_0
                                                       button_conditionerBlue/out1
    SLICE_X15Y33.C2      net (fanout=2)        0.720   out_0
    SLICE_X15Y33.C       Tilo                  0.259   M_last_q_1
                                                       button_conditionerBlue/out4
    SLICE_X12Y27.B3      net (fanout=6)        1.547   M_button_conditionerBlue_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.314   M_index_q[3]
                                                       M_index_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.592ns (2.330ns logic, 7.262ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  10.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerRed/M_ctr_q_6 (FF)
  Destination:          M_index_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.597ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerRed/M_ctr_q_6 to M_index_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   button_conditionerRed/M_ctr_q[7]
                                                       button_conditionerRed/M_ctr_q_6
    SLICE_X17Y31.A2      net (fanout=2)        0.736   button_conditionerRed/M_ctr_q[6]
    SLICE_X17Y31.A       Tilo                  0.259   out1_2
                                                       button_conditionerRed/out1
    SLICE_X18Y31.C1      net (fanout=2)        0.996   out_2
    SLICE_X18Y31.C       Tilo                  0.235   M_last_q_3
                                                       button_conditionerRed/out4
    SLICE_X12Y27.B1      net (fanout=8)        1.239   M_button_conditionerRed_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.390   M_index_q[1]
                                                       M_index_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.597ns (2.431ns logic, 7.166ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  10.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerRed/M_ctr_q_7 (FF)
  Destination:          M_index_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.594ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerRed/M_ctr_q_7 to M_index_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   button_conditionerRed/M_ctr_q[7]
                                                       button_conditionerRed/M_ctr_q_7
    SLICE_X17Y31.A1      net (fanout=2)        0.733   button_conditionerRed/M_ctr_q[7]
    SLICE_X17Y31.A       Tilo                  0.259   out1_2
                                                       button_conditionerRed/out1
    SLICE_X18Y31.C1      net (fanout=2)        0.996   out_2
    SLICE_X18Y31.C       Tilo                  0.235   M_last_q_3
                                                       button_conditionerRed/out4
    SLICE_X12Y27.B1      net (fanout=8)        1.239   M_button_conditionerRed_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.390   M_index_q[1]
                                                       M_index_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.594ns (2.431ns logic, 7.163ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  10.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_14 (FF)
  Destination:          M_index_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.583ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.678 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_14 to M_index_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.CQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[15]
                                                       button_conditionerGreen/M_ctr_q_14
    SLICE_X19Y33.C2      net (fanout=2)        0.960   button_conditionerGreen/M_ctr_q[14]
    SLICE_X19Y33.C       Tilo                  0.259   button_conditionerYellow/M_sync_out_inv
                                                       button_conditionerGreen/out2
    SLICE_X15Y33.A3      net (fanout=2)        0.633   out1_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.390   M_index_q[1]
                                                       M_index_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.583ns (2.406ns logic, 7.177ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  10.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerYellow/M_ctr_q_7 (FF)
  Destination:          M_index_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.285 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerYellow/M_ctr_q_7 to M_index_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.DQ      Tcko                  0.525   button_conditionerYellow/M_ctr_q[7]
                                                       button_conditionerYellow/M_ctr_q_7
    SLICE_X21Y31.D1      net (fanout=2)        0.740   button_conditionerYellow/M_ctr_q[7]
    SLICE_X21Y31.D       Tilo                  0.259   out_3
                                                       button_conditionerYellow/out1
    SLICE_X18Y31.A1      net (fanout=3)        1.111   out_3
    SLICE_X18Y31.A       Tilo                  0.235   M_last_q_3
                                                       button_conditionerYellow/out4
    SLICE_X12Y27.B6      net (fanout=6)        1.082   M_button_conditionerYellow_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.408   M_index_q[1]
                                                       M_index_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (2.449ns logic, 7.128ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  10.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerBlue/M_ctr_q_4 (FF)
  Destination:          M_index_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.567ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.679 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerBlue/M_ctr_q_4 to M_index_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.476   button_conditionerBlue/M_ctr_q[7]
                                                       button_conditionerBlue/M_ctr_q_4
    SLICE_X15Y32.A1      net (fanout=2)        0.748   button_conditionerBlue/M_ctr_q[4]
    SLICE_X15Y32.A       Tilo                  0.259   out1_0
                                                       button_conditionerBlue/out1
    SLICE_X15Y33.C2      net (fanout=2)        0.720   out_0
    SLICE_X15Y33.C       Tilo                  0.259   M_last_q_1
                                                       button_conditionerBlue/out4
    SLICE_X12Y27.B3      net (fanout=6)        1.547   M_button_conditionerBlue_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.289   M_index_q[3]
                                                       M_index_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.567ns (2.305ns logic, 7.262ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  10.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerRed/M_ctr_q_6 (FF)
  Destination:          M_index_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.573ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.286 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerRed/M_ctr_q_6 to M_index_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   button_conditionerRed/M_ctr_q[7]
                                                       button_conditionerRed/M_ctr_q_6
    SLICE_X17Y31.A2      net (fanout=2)        0.736   button_conditionerRed/M_ctr_q[6]
    SLICE_X17Y31.A       Tilo                  0.259   out1_2
                                                       button_conditionerRed/out1
    SLICE_X18Y31.C1      net (fanout=2)        0.996   out_2
    SLICE_X18Y31.C       Tilo                  0.235   M_last_q_3
                                                       button_conditionerRed/out4
    SLICE_X12Y27.B1      net (fanout=8)        1.239   M_button_conditionerRed_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.314   M_index_q[3]
                                                       M_index_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.573ns (2.355ns logic, 7.218ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  10.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerRed/M_ctr_q_7 (FF)
  Destination:          M_index_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.570ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.286 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerRed/M_ctr_q_7 to M_index_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   button_conditionerRed/M_ctr_q[7]
                                                       button_conditionerRed/M_ctr_q_7
    SLICE_X17Y31.A1      net (fanout=2)        0.733   button_conditionerRed/M_ctr_q[7]
    SLICE_X17Y31.A       Tilo                  0.259   out1_2
                                                       button_conditionerRed/out1
    SLICE_X18Y31.C1      net (fanout=2)        0.996   out_2
    SLICE_X18Y31.C       Tilo                  0.235   M_last_q_3
                                                       button_conditionerRed/out4
    SLICE_X12Y27.B1      net (fanout=8)        1.239   M_button_conditionerRed_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.314   M_index_q[3]
                                                       M_index_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.570ns (2.355ns logic, 7.215ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  10.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_14 (FF)
  Destination:          M_index_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.559ns (Levels of Logic = 6)
  Clock Path Skew:      -0.037ns (0.679 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_14 to M_index_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.CQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[15]
                                                       button_conditionerGreen/M_ctr_q_14
    SLICE_X19Y33.C2      net (fanout=2)        0.960   button_conditionerGreen/M_ctr_q[14]
    SLICE_X19Y33.C       Tilo                  0.259   button_conditionerYellow/M_sync_out_inv
                                                       button_conditionerGreen/out2
    SLICE_X15Y33.A3      net (fanout=2)        0.633   out1_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.314   M_index_q[3]
                                                       M_index_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.559ns (2.330ns logic, 7.229ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  10.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerYellow/M_ctr_q_7 (FF)
  Destination:          M_index_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.559ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.285 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerYellow/M_ctr_q_7 to M_index_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.DQ      Tcko                  0.525   button_conditionerYellow/M_ctr_q[7]
                                                       button_conditionerYellow/M_ctr_q_7
    SLICE_X21Y31.D1      net (fanout=2)        0.740   button_conditionerYellow/M_ctr_q[7]
    SLICE_X21Y31.D       Tilo                  0.259   out_3
                                                       button_conditionerYellow/out1
    SLICE_X18Y31.A1      net (fanout=3)        1.111   out_3
    SLICE_X18Y31.A       Tilo                  0.235   M_last_q_3
                                                       button_conditionerYellow/out4
    SLICE_X12Y27.B6      net (fanout=6)        1.082   M_button_conditionerYellow_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.390   M_index_q[1]
                                                       M_index_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.559ns (2.431ns logic, 7.128ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  10.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerYellow/M_ctr_q_13 (FF)
  Destination:          M_index_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.537ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.678 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerYellow/M_ctr_q_13 to M_index_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.BQ      Tcko                  0.525   button_conditionerYellow/M_ctr_q[15]
                                                       button_conditionerYellow/M_ctr_q_13
    SLICE_X18Y31.B2      net (fanout=2)        1.362   button_conditionerYellow/M_ctr_q[13]
    SLICE_X18Y31.B       Tilo                  0.235   M_last_q_3
                                                       button_conditionerYellow/out3
    SLICE_X18Y31.A3      net (fanout=3)        0.473   out2_3
    SLICE_X18Y31.A       Tilo                  0.235   M_last_q_3
                                                       button_conditionerYellow/out4
    SLICE_X12Y27.B6      net (fanout=6)        1.082   M_button_conditionerYellow_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.408   M_index_q[1]
                                                       M_index_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.537ns (2.425ns logic, 7.112ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  10.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerGreen/M_ctr_q_4 (FF)
  Destination:          M_index_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.534ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.678 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerGreen/M_ctr_q_4 to M_index_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.476   button_conditionerGreen/M_ctr_q[7]
                                                       button_conditionerGreen/M_ctr_q_4
    SLICE_X19Y33.A1      net (fanout=2)        0.748   button_conditionerGreen/M_ctr_q[4]
    SLICE_X19Y33.A       Tilo                  0.259   button_conditionerYellow/M_sync_out_inv
                                                       button_conditionerGreen/out1
    SLICE_X15Y33.A2      net (fanout=2)        0.956   out_1
    SLICE_X15Y33.A       Tilo                  0.259   M_last_q_1
                                                       button_conditionerGreen/out4
    SLICE_X12Y27.B4      net (fanout=9)        1.389   M_button_conditionerGreen_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y22.A1      net (fanout=4)        1.278   Mmux_M_alu_module_b21
    SLICE_X16Y22.A       Tilo                  0.254   Mmux_M_storage_d262
                                                       Mmux_M_alu_module_b85
    SLICE_X13Y27.B6      net (fanout=1)        0.790   M_alu_module_b[3]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X13Y22.CE      net (fanout=2)        0.731   _n0835_inv
    SLICE_X13Y22.CLK     Tceck                 0.408   M_index_q[1]
                                                       M_index_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.534ns (2.424ns logic, 7.110ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  10.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_conditionerRed/M_ctr_q_6 (FF)
  Destination:          M_index_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.548ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.286 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_conditionerRed/M_ctr_q_6 to M_index_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   button_conditionerRed/M_ctr_q[7]
                                                       button_conditionerRed/M_ctr_q_6
    SLICE_X17Y31.A2      net (fanout=2)        0.736   button_conditionerRed/M_ctr_q[6]
    SLICE_X17Y31.A       Tilo                  0.259   out1_2
                                                       button_conditionerRed/out1
    SLICE_X18Y31.C1      net (fanout=2)        0.996   out_2
    SLICE_X18Y31.C       Tilo                  0.235   M_last_q_3
                                                       button_conditionerRed/out4
    SLICE_X12Y27.B1      net (fanout=8)        1.239   M_button_conditionerRed_out
    SLICE_X12Y27.B       Tilo                  0.254   M_alu_module_b[1]
                                                       Mmux_M_alu_module_b21
    SLICE_X16Y23.A4      net (fanout=4)        1.001   Mmux_M_alu_module_b21
    SLICE_X16Y23.A       Tilo                  0.254   M_alu_module_b[2]
                                                       Mmux_M_alu_module_b65
    SLICE_X13Y27.B2      net (fanout=1)        1.245   M_alu_module_b[2]
    SLICE_X13Y27.B       Tilo                  0.259   M_alu_module_a[0]
                                                       out17
    SLICE_X12Y18.C2      net (fanout=11)       1.218   n0172
    SLICE_X12Y18.C       Tilo                  0.255   random/_n0042_inv
                                                       _n0835_inv1
    SLICE_X14Y22.CE      net (fanout=2)        0.783   _n0835_inv
    SLICE_X14Y22.CLK     Tceck                 0.289   M_index_q[3]
                                                       M_index_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.548ns (2.330ns logic, 7.218ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_conditionerBlue/M_sync_out/CLK
  Logical resource: resetbutton/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_conditionerBlue/M_sync_out/CLK
  Logical resource: button_conditionerRed/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_conditionerBlue/M_sync_out/CLK
  Logical resource: button_conditionerGreen/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_conditionerBlue/M_sync_out/CLK
  Logical resource: button_conditionerYellow/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_conditionerBlue/M_sync_out/CLK
  Logical resource: button_conditionerBlue/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_0/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_1/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_2/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_3/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_4/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_5/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_6/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_7/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[11]/CLK
  Logical resource: M_delay_q_9/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[11]/CLK
  Logical resource: M_delay_q_10/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[11]/CLK
  Logical resource: M_delay_q_11/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[12]/CLK
  Logical resource: M_delay_q_12/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[19]/CLK
  Logical resource: M_delay_q_17/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[19]/CLK
  Logical resource: M_delay_q_19/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[25]/CLK
  Logical resource: M_delay_q_25/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: resetbutton/M_ctr_q[3]/CLK
  Logical resource: resetbutton/M_ctr_q_0/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: resetbutton/M_ctr_q[3]/CLK
  Logical resource: resetbutton/M_ctr_q_1/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: resetbutton/M_ctr_q[3]/CLK
  Logical resource: resetbutton/M_ctr_q_2/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: resetbutton/M_ctr_q[3]/CLK
  Logical resource: resetbutton/M_ctr_q_3/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: resetbutton/M_ctr_q[7]/CLK
  Logical resource: resetbutton/M_ctr_q_4/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: resetbutton/M_ctr_q[7]/CLK
  Logical resource: resetbutton/M_ctr_q_5/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: resetbutton/M_ctr_q[7]/CLK
  Logical resource: resetbutton/M_ctr_q_6/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: resetbutton/M_ctr_q[7]/CLK
  Logical resource: resetbutton/M_ctr_q_7/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: resetbutton/M_ctr_q[11]/CLK
  Logical resource: resetbutton/M_ctr_q_8/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.788|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 40091 paths, 0 nets, and 2587 connections

Design statistics:
   Minimum period:   9.788ns{1}   (Maximum frequency: 102.166MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 14 11:32:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



