-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Thu Apr  6 11:21:54 2023
-- Host        : William_PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/wpepi/projet/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_TileBufferActor_0_0/atelier4_TileBufferActor_0_0_sim_netlist.vhdl
-- Design      : atelier4_TileBufferActor_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile is
  port (
    o_read_colorCode : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile is
  signal tile_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[0].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[0].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[0].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[0].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[0].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[0].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[0].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[0].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => o_read_colorCode(0)
    );
\o_readColorCode[1]_INST_0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => o_read_colorCode(1)
    );
\o_readColorCode[2]_INST_0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => o_read_colorCode(2)
    );
\o_readColorCode[3]_INST_0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => o_read_colorCode(3)
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => tile_reg_0_63_0_2_i_1_n_0
    );
tile_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => tile_reg_0_63_0_2_i_1_n_0
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => tile_reg_0_63_0_2_i_1_n_0
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => tile_reg_128_191_0_2_i_1_n_0
    );
tile_reg_128_191_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => tile_reg_128_191_0_2_i_1_n_0
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => tile_reg_128_191_0_2_i_1_n_0
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => tile_reg_192_255_0_2_i_1_n_0
    );
tile_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => tile_reg_192_255_0_2_i_1_n_0
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => tile_reg_192_255_0_2_i_1_n_0
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => tile_reg_64_127_0_2_i_1_n_0
    );
tile_reg_64_127_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => tile_reg_64_127_0_2_i_1_n_0
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => tile_reg_64_127_0_2_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_0 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_0 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_0;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_0 is
  signal \tile_reg_0_63_0_2_i_1__9_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__9_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__9_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__9_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[10].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[10].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[10].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[10].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[10].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[10].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[10].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[10].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__9_n_0\
    );
\tile_reg_0_63_0_2_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__9_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__9_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__9_n_0\
    );
\tile_reg_128_191_0_2_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__9_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__9_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__9_n_0\
    );
\tile_reg_192_255_0_2_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__9_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__9_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__9_n_0\
    );
\tile_reg_64_127_0_2_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__9_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_1 is
  port (
    i_writeActorID_2_sp_1 : out STD_LOGIC;
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_1 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_1;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_1 is
  signal i_writeActorID_2_sn_1 : STD_LOGIC;
  signal \tile_reg_0_63_0_2_i_1__10_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__10_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__10_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__10_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[11].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[11].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[11].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[11].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[11].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[11].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[11].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[11].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
  i_writeActorID_2_sp_1 <= i_writeActorID_2_sn_1;
\o_readColorCode[0]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__10_n_0\
    );
\tile_reg_0_63_0_2_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__10_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__10_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__10_n_0\
    );
\tile_reg_128_191_0_2_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_writeActorID_2_sn_1,
      O => \tile_reg_128_191_0_2_i_1__10_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__10_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__10_n_0\
    );
\tile_reg_192_255_0_2_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__10_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__10_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__10_n_0\
    );
\tile_reg_64_127_0_2_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_writeActorID_2_sn_1,
      O => \tile_reg_64_127_0_2_i_1__10_n_0\
    );
\tile_reg_64_127_0_2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => i_writeActorID(2),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(0),
      O => i_writeActorID_2_sn_1
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_10 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_10 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_10;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_10 is
  signal \tile_reg_0_63_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[1].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[1].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[1].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[1].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[1].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[1].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[1].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[1].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__0_n_0\
    );
\tile_reg_0_63_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__0_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__0_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__0_n_0\
    );
\tile_reg_128_191_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__0_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__0_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__0_n_0\
    );
\tile_reg_192_255_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__0_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__0_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__0_n_0\
    );
\tile_reg_64_127_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__0_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_11 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_11 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_11;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_11 is
  signal \tile_reg_0_63_0_2_i_1__19_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__19_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__19_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__19_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[20].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[20].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[20].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[20].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[20].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[20].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[20].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[20].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__19_n_0\
    );
\tile_reg_0_63_0_2_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__19_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__19_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__19_n_0\
    );
\tile_reg_128_191_0_2_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__19_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__19_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__19_n_0\
    );
\tile_reg_192_255_0_2_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__19_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__19_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__19_n_0\
    );
\tile_reg_64_127_0_2_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__19_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_12 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_12 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_12;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_12 is
  signal \tile_reg_0_63_0_2_i_1__20_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__20_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__20_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__20_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[21].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[21].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[21].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[21].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[21].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[21].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[21].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[21].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__20_n_0\
    );
\tile_reg_0_63_0_2_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__20_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__20_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__20_n_0\
    );
\tile_reg_128_191_0_2_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__20_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__20_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__20_n_0\
    );
\tile_reg_192_255_0_2_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__20_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__20_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__20_n_0\
    );
\tile_reg_64_127_0_2_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__20_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_13 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_13 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_13;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_13 is
  signal \tile_reg_0_63_0_2_i_1__21_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__21_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__21_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__21_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[22].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[22].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[22].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[22].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[22].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[22].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[22].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[22].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__21_n_0\
    );
\tile_reg_0_63_0_2_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__21_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__21_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__21_n_0\
    );
\tile_reg_128_191_0_2_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__21_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__21_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__21_n_0\
    );
\tile_reg_192_255_0_2_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__21_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__21_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__21_n_0\
    );
\tile_reg_64_127_0_2_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__21_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_14 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_14 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_14;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_14 is
  signal \tile_reg_0_63_0_2_i_1__22_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__22_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__22_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__22_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[23].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[23].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[23].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[23].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[23].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[23].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[23].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[23].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__22_n_0\
    );
\tile_reg_0_63_0_2_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__22_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__22_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__22_n_0\
    );
\tile_reg_128_191_0_2_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__22_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__22_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__22_n_0\
    );
\tile_reg_192_255_0_2_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__22_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__22_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__22_n_0\
    );
\tile_reg_64_127_0_2_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__22_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_15 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_15 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_15;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_15 is
  signal \tile_reg_0_63_0_2_i_1__23_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__23_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__23_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__23_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[24].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[24].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[24].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[24].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[24].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[24].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[24].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[24].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__23_n_0\
    );
\tile_reg_0_63_0_2_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__23_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__23_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__23_n_0\
    );
\tile_reg_128_191_0_2_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__23_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__23_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__23_n_0\
    );
\tile_reg_192_255_0_2_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__23_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__23_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__23_n_0\
    );
\tile_reg_64_127_0_2_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__23_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_16 is
  port (
    i_writeTileID_2_sp_1 : out STD_LOGIC;
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_writeTileID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_16 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_16;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_16 is
  signal i_writeTileID_2_sn_1 : STD_LOGIC;
  signal \tile_reg_0_63_0_2_i_1__24_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__24_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__24_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__24_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[25].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[25].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[25].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[25].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[25].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[25].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[25].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[25].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
  i_writeTileID_2_sp_1 <= i_writeTileID_2_sn_1;
\o_readColorCode[0]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__24_n_0\
    );
\tile_reg_0_63_0_2_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => i_writeTileID_2_sn_1,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__24_n_0\
    );
\tile_reg_0_63_0_2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => i_writeTileID(2),
      I1 => i_writeTileID(1),
      I2 => i_writeTileID(0),
      O => i_writeTileID_2_sn_1
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__24_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__24_n_0\
    );
\tile_reg_128_191_0_2_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => i_writeTileID_2_sn_1,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__24_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__24_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__24_n_0\
    );
\tile_reg_192_255_0_2_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => i_writeTileID_2_sn_1,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_0,
      O => \tile_reg_192_255_0_2_i_1__24_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__24_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__24_n_0\
    );
\tile_reg_64_127_0_2_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => i_writeTileID_2_sn_1,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__24_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_17 is
  port (
    i_writeTileID_2_sp_1 : out STD_LOGIC;
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_writeTileID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_17 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_17;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_17 is
  signal i_writeTileID_2_sn_1 : STD_LOGIC;
  signal \tile_reg_0_63_0_2_i_1__25_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__25_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__25_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__25_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[26].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[26].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[26].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[26].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[26].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[26].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[26].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[26].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
  i_writeTileID_2_sp_1 <= i_writeTileID_2_sn_1;
\o_readColorCode[0]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__25_n_0\
    );
\tile_reg_0_63_0_2_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => i_writeTileID_2_sn_1,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__25_n_0\
    );
\tile_reg_0_63_0_2_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => i_writeTileID(2),
      I1 => i_writeTileID(0),
      I2 => i_writeTileID(1),
      O => i_writeTileID_2_sn_1
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__25_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__25_n_0\
    );
\tile_reg_128_191_0_2_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => i_writeTileID_2_sn_1,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__25_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__25_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__25_n_0\
    );
\tile_reg_192_255_0_2_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => i_writeTileID_2_sn_1,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_0,
      O => \tile_reg_192_255_0_2_i_1__25_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__25_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__25_n_0\
    );
\tile_reg_64_127_0_2_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => i_writeTileID_2_sn_1,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__25_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_18 is
  port (
    i_writeTileID_2_sp_1 : out STD_LOGIC;
    i_writeActorID_2_sp_1 : out STD_LOGIC;
    \i_writePosX[3]\ : out STD_LOGIC;
    \i_writePosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_writeTileID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_we : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_18 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_18;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_18 is
  signal i_writeActorID_2_sn_1 : STD_LOGIC;
  signal \^i_writeposx[3]\ : STD_LOGIC;
  signal \^i_writeposx[3]_0\ : STD_LOGIC;
  signal i_writeTileID_2_sn_1 : STD_LOGIC;
  signal \tile_reg_0_63_0_2_i_1__26_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__26_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__26_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__26_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[27].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of tile_reg_0_63_0_2_i_3 : label is "soft_lutpair0";
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[27].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[27].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[27].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[27].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute SOFT_HLUTNM of tile_reg_192_255_0_2_i_2 : label is "soft_lutpair0";
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[27].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[27].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[27].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
  i_writeActorID_2_sp_1 <= i_writeActorID_2_sn_1;
  \i_writePosX[3]\ <= \^i_writeposx[3]\;
  \i_writePosX[3]_0\ <= \^i_writeposx[3]_0\;
  i_writeTileID_2_sp_1 <= i_writeTileID_2_sn_1;
\o_readColorCode[0]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__26_n_0\
    );
\tile_reg_0_63_0_2_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => i_writeTileID_2_sn_1,
      I4 => i_we,
      I5 => \^i_writeposx[3]\,
      O => \tile_reg_0_63_0_2_i_1__26_n_0\
    );
\tile_reg_0_63_0_2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => i_writeTileID(2),
      I1 => i_writeTileID(0),
      I2 => i_writeTileID(1),
      O => i_writeTileID_2_sn_1
    );
tile_reg_0_63_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      O => \^i_writeposx[3]\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__26_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__26_n_0\
    );
\tile_reg_128_191_0_2_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => i_writeTileID_2_sn_1,
      I4 => i_writeActorID_2_sn_1,
      O => \tile_reg_128_191_0_2_i_1__26_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__26_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__26_n_0\
    );
\tile_reg_192_255_0_2_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => i_writeTileID_2_sn_1,
      I4 => i_we,
      I5 => \^i_writeposx[3]_0\,
      O => \tile_reg_192_255_0_2_i_1__26_n_0\
    );
tile_reg_192_255_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      O => \^i_writeposx[3]_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__26_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__26_n_0\
    );
\tile_reg_64_127_0_2_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => i_writeTileID_2_sn_1,
      I4 => i_writeActorID_2_sn_1,
      O => \tile_reg_64_127_0_2_i_1__26_n_0\
    );
\tile_reg_64_127_0_2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => i_writeActorID(2),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(1),
      O => i_writeActorID_2_sn_1
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_19 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_19 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_19;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_19 is
  signal \tile_reg_0_63_0_2_i_1__27_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__27_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__27_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__27_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[28].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[28].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[28].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[28].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[28].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[28].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[28].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[28].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__27_n_0\
    );
\tile_reg_0_63_0_2_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__27_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__27_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__27_n_0\
    );
\tile_reg_128_191_0_2_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__27_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__27_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__27_n_0\
    );
\tile_reg_192_255_0_2_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__27_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__27_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__27_n_0\
    );
\tile_reg_64_127_0_2_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__27_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__27_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_2 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_2 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_2;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_2 is
  signal \tile_reg_0_63_0_2_i_1__11_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__11_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__11_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__11_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[12].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[12].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[12].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[12].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[12].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[12].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[12].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[12].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__11_n_0\
    );
\tile_reg_0_63_0_2_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__11_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__11_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__11_n_0\
    );
\tile_reg_128_191_0_2_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__11_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__11_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__11_n_0\
    );
\tile_reg_192_255_0_2_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__11_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__11_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__11_n_0\
    );
\tile_reg_64_127_0_2_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__11_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_20 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_20 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_20;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_20 is
  signal \tile_reg_0_63_0_2_i_1__28_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__28_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__28_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__28_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[29].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[29].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[29].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[29].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[29].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[29].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[29].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[29].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__28_n_0\
    );
\tile_reg_0_63_0_2_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__28_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__28_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__28_n_0\
    );
\tile_reg_128_191_0_2_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__28_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__28_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__28_n_0\
    );
\tile_reg_192_255_0_2_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__28_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__28_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__28_n_0\
    );
\tile_reg_64_127_0_2_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__28_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_21 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_21 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_21;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_21 is
  signal \tile_reg_0_63_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[2].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[2].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[2].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[2].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[2].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[2].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[2].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[2].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__1_n_0\
    );
\tile_reg_0_63_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__1_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__1_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__1_n_0\
    );
\tile_reg_128_191_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__1_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__1_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__1_n_0\
    );
\tile_reg_192_255_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__1_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__1_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__1_n_0\
    );
\tile_reg_64_127_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__1_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_22 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_22 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_22;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_22 is
  signal \tile_reg_0_63_0_2_i_1__29_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__29_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__29_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__29_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[30].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[30].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[30].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[30].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[30].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[30].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[30].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[30].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__29_n_0\
    );
\tile_reg_0_63_0_2_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__29_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__29_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__29_n_0\
    );
\tile_reg_128_191_0_2_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__29_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__29_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__29_n_0\
    );
\tile_reg_192_255_0_2_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__29_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__29_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__29_n_0\
    );
\tile_reg_64_127_0_2_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__29_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__29_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_23 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_23 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_23;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_23 is
  signal \tile_reg_0_63_0_2_i_1__30_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__30_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__30_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__30_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[31].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[31].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[31].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[31].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[31].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[31].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[31].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[31].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__30_n_0\
    );
\tile_reg_0_63_0_2_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__30_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__30_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__30_n_0\
    );
\tile_reg_128_191_0_2_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__30_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__30_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__30_n_0\
    );
\tile_reg_192_255_0_2_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__30_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__30_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__30_n_0\
    );
\tile_reg_64_127_0_2_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__30_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__30_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_24 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_24 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_24;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_24 is
  signal \tile_reg_0_63_0_2_i_1__31_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__31_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__31_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__31_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[32].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[32].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[32].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[32].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[32].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[32].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[32].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[32].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__31_n_0\
    );
\tile_reg_0_63_0_2_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__31_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__31_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__31_n_0\
    );
\tile_reg_128_191_0_2_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__31_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__31_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__31_n_0\
    );
\tile_reg_192_255_0_2_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__31_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__31_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__31_n_0\
    );
\tile_reg_64_127_0_2_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__31_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__31_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_25 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_25 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_25;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_25 is
  signal \tile_reg_0_63_0_2_i_1__32_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__32_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__32_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__32_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[33].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[33].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[33].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[33].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[33].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[33].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[33].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[33].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__32_n_0\
    );
\tile_reg_0_63_0_2_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__32_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__32_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__32_n_0\
    );
\tile_reg_128_191_0_2_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__32_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__32_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__32_n_0\
    );
\tile_reg_192_255_0_2_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__32_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__32_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__32_n_0\
    );
\tile_reg_64_127_0_2_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__32_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__32_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_26 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_26 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_26;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_26 is
  signal \tile_reg_0_63_0_2_i_1__33_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__33_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__33_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__33_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[34].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[34].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[34].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[34].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[34].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[34].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[34].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[34].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__33_n_0\
    );
\tile_reg_0_63_0_2_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__33_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__33_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__33_n_0\
    );
\tile_reg_128_191_0_2_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__33_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__33_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__33_n_0\
    );
\tile_reg_192_255_0_2_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__33_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__33_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__33_n_0\
    );
\tile_reg_64_127_0_2_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__33_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__33_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_27 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_27 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_27;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_27 is
  signal \tile_reg_0_63_0_2_i_1__34_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__34_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__34_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__34_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[35].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[35].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[35].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[35].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[35].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[35].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[35].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[35].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__34_n_0\
    );
\tile_reg_0_63_0_2_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__34_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__34_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__34_n_0\
    );
\tile_reg_128_191_0_2_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__34_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__34_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__34_n_0\
    );
\tile_reg_192_255_0_2_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__34_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__34_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__34_n_0\
    );
\tile_reg_64_127_0_2_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__34_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__34_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_28 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_28 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_28;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_28 is
  signal \tile_reg_0_63_0_2_i_1__35_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__35_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__35_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__35_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[36].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[36].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[36].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[36].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[36].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[36].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[36].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[36].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__35_n_0\
    );
\tile_reg_0_63_0_2_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__35_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__35_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__35_n_0\
    );
\tile_reg_128_191_0_2_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__35_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__35_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__35_n_0\
    );
\tile_reg_192_255_0_2_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__35_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__35_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__35_n_0\
    );
\tile_reg_64_127_0_2_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__35_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__35_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_29 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_29 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_29;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_29 is
  signal \tile_reg_0_63_0_2_i_1__36_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__36_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__36_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__36_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[37].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[37].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[37].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[37].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[37].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[37].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[37].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[37].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__36_n_0\
    );
\tile_reg_0_63_0_2_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__36_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__36_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__36_n_0\
    );
\tile_reg_128_191_0_2_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__36_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__36_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__36_n_0\
    );
\tile_reg_192_255_0_2_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__36_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__36_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__36_n_0\
    );
\tile_reg_64_127_0_2_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__36_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__36_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_3 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_3 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_3;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_3 is
  signal \tile_reg_0_63_0_2_i_1__12_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__12_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__12_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__12_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[13].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[13].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[13].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[13].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[13].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[13].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[13].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[13].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__12_n_0\
    );
\tile_reg_0_63_0_2_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__12_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__12_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__12_n_0\
    );
\tile_reg_128_191_0_2_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__12_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__12_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__12_n_0\
    );
\tile_reg_192_255_0_2_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__12_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__12_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__12_n_0\
    );
\tile_reg_64_127_0_2_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__12_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_30 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_30 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_30;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_30 is
  signal \tile_reg_0_63_0_2_i_1__37_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__37_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__37_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__37_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[38].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[38].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[38].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[38].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[38].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[38].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[38].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[38].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__37_n_0\
    );
\tile_reg_0_63_0_2_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__37_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__37_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__37_n_0\
    );
\tile_reg_128_191_0_2_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__37_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__37_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__37_n_0\
    );
\tile_reg_192_255_0_2_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__37_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__37_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__37_n_0\
    );
\tile_reg_64_127_0_2_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__37_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__37_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_31 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_31 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_31;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_31 is
  signal \tile_reg_0_63_0_2_i_1__38_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__38_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__38_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__38_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[39].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[39].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[39].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[39].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[39].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[39].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[39].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[39].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__38_n_0\
    );
\tile_reg_0_63_0_2_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__38_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__38_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__38_n_0\
    );
\tile_reg_128_191_0_2_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__38_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__38_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__38_n_0\
    );
\tile_reg_192_255_0_2_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__38_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__38_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__38_n_0\
    );
\tile_reg_64_127_0_2_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__38_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__38_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_32 is
  port (
    i_writeActorID_2_sp_1 : out STD_LOGIC;
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_32 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_32;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_32 is
  signal i_writeActorID_2_sn_1 : STD_LOGIC;
  signal \tile_reg_0_63_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[3].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[3].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[3].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[3].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[3].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[3].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[3].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[3].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
  i_writeActorID_2_sp_1 <= i_writeActorID_2_sn_1;
\o_readColorCode[0]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__2_n_0\
    );
\tile_reg_0_63_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__2_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__2_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__2_n_0\
    );
\tile_reg_128_191_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_writeActorID_2_sn_1,
      O => \tile_reg_128_191_0_2_i_1__2_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__2_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__2_n_0\
    );
\tile_reg_192_255_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__2_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__2_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__2_n_0\
    );
\tile_reg_64_127_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_writeActorID_2_sn_1,
      O => \tile_reg_64_127_0_2_i_1__2_n_0\
    );
tile_reg_64_127_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => i_writeActorID(2),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(1),
      O => i_writeActorID_2_sn_1
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_33 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_33 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_33;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_33 is
  signal \tile_reg_0_63_0_2_i_1__39_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__39_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__39_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__39_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[40].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[40].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[40].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[40].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[40].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[40].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[40].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[40].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__39_n_0\
    );
\tile_reg_0_63_0_2_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__39_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__39_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__39_n_0\
    );
\tile_reg_128_191_0_2_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__39_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__39_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__39_n_0\
    );
\tile_reg_192_255_0_2_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__39_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__39_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__39_n_0\
    );
\tile_reg_64_127_0_2_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__39_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__39_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_34 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_34 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_34;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_34 is
  signal \tile_reg_0_63_0_2_i_1__40_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__40_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__40_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__40_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[41].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[41].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[41].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[41].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[41].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[41].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[41].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[41].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__40_n_0\
    );
\tile_reg_0_63_0_2_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__40_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__40_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__40_n_0\
    );
\tile_reg_128_191_0_2_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__40_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__40_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__40_n_0\
    );
\tile_reg_192_255_0_2_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__40_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__40_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__40_n_0\
    );
\tile_reg_64_127_0_2_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__40_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__40_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_35 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_35 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_35;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_35 is
  signal \tile_reg_0_63_0_2_i_1__41_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__41_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__41_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__41_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[42].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[42].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[42].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[42].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[42].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[42].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[42].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[42].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__41_n_0\
    );
\tile_reg_0_63_0_2_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__41_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__41_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__41_n_0\
    );
\tile_reg_128_191_0_2_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__41_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__41_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__41_n_0\
    );
\tile_reg_192_255_0_2_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__41_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__41_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__41_n_0\
    );
\tile_reg_64_127_0_2_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__41_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__41_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_36 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_36 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_36;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_36 is
  signal \tile_reg_0_63_0_2_i_1__42_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__42_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__42_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__42_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[43].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[43].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[43].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[43].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[43].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[43].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[43].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[43].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__42_n_0\
    );
\tile_reg_0_63_0_2_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__42_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__42_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__42_n_0\
    );
\tile_reg_128_191_0_2_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__42_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__42_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__42_n_0\
    );
\tile_reg_192_255_0_2_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__42_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__42_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__42_n_0\
    );
\tile_reg_64_127_0_2_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__42_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__42_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_37 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_37 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_37;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_37 is
  signal \tile_reg_0_63_0_2_i_1__43_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__43_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__43_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__43_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[44].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[44].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[44].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[44].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[44].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[44].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[44].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[44].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__43_n_0\
    );
\tile_reg_0_63_0_2_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__43_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__43_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__43_n_0\
    );
\tile_reg_128_191_0_2_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__43_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__43_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__43_n_0\
    );
\tile_reg_192_255_0_2_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__43_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__43_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__43_n_0\
    );
\tile_reg_64_127_0_2_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__43_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__43_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_38 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_38 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_38;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_38 is
  signal \tile_reg_0_63_0_2_i_1__44_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__44_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__44_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__44_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[45].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[45].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[45].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[45].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[45].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[45].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[45].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[45].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__44_n_0\
    );
\tile_reg_0_63_0_2_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__44_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__44_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__44_n_0\
    );
\tile_reg_128_191_0_2_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__44_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__44_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__44_n_0\
    );
\tile_reg_192_255_0_2_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__44_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__44_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__44_n_0\
    );
\tile_reg_64_127_0_2_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__44_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__44_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_39 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_39 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_39;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_39 is
  signal \tile_reg_0_63_0_2_i_1__45_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__45_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__45_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__45_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[46].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[46].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[46].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[46].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[46].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[46].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[46].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[46].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__45_n_0\
    );
\tile_reg_0_63_0_2_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__45_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__45_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__45_n_0\
    );
\tile_reg_128_191_0_2_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__45_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__45_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__45_n_0\
    );
\tile_reg_192_255_0_2_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__45_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__45_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__45_n_0\
    );
\tile_reg_64_127_0_2_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__45_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__45_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_4 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_4 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_4;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_4 is
  signal \tile_reg_0_63_0_2_i_1__13_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__13_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__13_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__13_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[14].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[14].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[14].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[14].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[14].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[14].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[14].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[14].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__13_n_0\
    );
\tile_reg_0_63_0_2_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__13_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__13_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__13_n_0\
    );
\tile_reg_128_191_0_2_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__13_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__13_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__13_n_0\
    );
\tile_reg_192_255_0_2_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__13_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__13_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__13_n_0\
    );
\tile_reg_64_127_0_2_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__13_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_40 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_40 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_40;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_40 is
  signal \tile_reg_0_63_0_2_i_1__46_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__46_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__46_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__46_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[47].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[47].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[47].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[47].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[47].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[47].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[47].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[47].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__46_n_0\
    );
\tile_reg_0_63_0_2_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__46_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__46_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__46_n_0\
    );
\tile_reg_128_191_0_2_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__46_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__46_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__46_n_0\
    );
\tile_reg_192_255_0_2_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__46_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__46_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__46_n_0\
    );
\tile_reg_64_127_0_2_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__46_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__46_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_41 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_41 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_41;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_41 is
  signal \tile_reg_0_63_0_2_i_1__47_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__47_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__47_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__47_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[48].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[48].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[48].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[48].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[48].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[48].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[48].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[48].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__47_n_0\
    );
\tile_reg_0_63_0_2_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__47_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__47_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__47_n_0\
    );
\tile_reg_128_191_0_2_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__47_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__47_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__47_n_0\
    );
\tile_reg_192_255_0_2_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__47_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__47_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__47_n_0\
    );
\tile_reg_64_127_0_2_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__47_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__47_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_42 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_42 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_42;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_42 is
  signal \tile_reg_0_63_0_2_i_1__48_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__48_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__48_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__48_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[49].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[49].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[49].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[49].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[49].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[49].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[49].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[49].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__48_n_0\
    );
\tile_reg_0_63_0_2_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__48_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__48_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__48_n_0\
    );
\tile_reg_128_191_0_2_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__48_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__48_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__48_n_0\
    );
\tile_reg_192_255_0_2_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__48_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__48_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__48_n_0\
    );
\tile_reg_64_127_0_2_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__48_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__48_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_43 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_43 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_43;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_43 is
  signal \tile_reg_0_63_0_2_i_1__3_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__3_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__3_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__3_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[4].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[4].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[4].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[4].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[4].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[4].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[4].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[4].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__3_n_0\
    );
\tile_reg_0_63_0_2_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__3_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__3_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__3_n_0\
    );
\tile_reg_128_191_0_2_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__3_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__3_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__3_n_0\
    );
\tile_reg_192_255_0_2_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__3_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__3_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__3_n_0\
    );
\tile_reg_64_127_0_2_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__3_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_44 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_44 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_44;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_44 is
  signal \tile_reg_0_63_0_2_i_1__49_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__49_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__49_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__49_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[50].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[50].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[50].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[50].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[50].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[50].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[50].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[50].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__49_n_0\
    );
\tile_reg_0_63_0_2_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__49_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__49_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__49_n_0\
    );
\tile_reg_128_191_0_2_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__49_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__49_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__49_n_0\
    );
\tile_reg_192_255_0_2_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__49_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__49_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__49_n_0\
    );
\tile_reg_64_127_0_2_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__49_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__49_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_45 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_45 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_45;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_45 is
  signal \tile_reg_0_63_0_2_i_1__50_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__50_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__50_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__50_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[51].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[51].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[51].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[51].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[51].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[51].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[51].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[51].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__50_n_0\
    );
\tile_reg_0_63_0_2_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__50_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__50_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__50_n_0\
    );
\tile_reg_128_191_0_2_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__50_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__50_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__50_n_0\
    );
\tile_reg_192_255_0_2_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__50_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__50_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__50_n_0\
    );
\tile_reg_64_127_0_2_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__50_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__50_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_46 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_46 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_46;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_46 is
  signal \tile_reg_0_63_0_2_i_1__51_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__51_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__51_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__51_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[52].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[52].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[52].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[52].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[52].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[52].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[52].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[52].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__51_n_0\
    );
\tile_reg_0_63_0_2_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__51_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__51_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__51_n_0\
    );
\tile_reg_128_191_0_2_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__51_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__51_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__51_n_0\
    );
\tile_reg_192_255_0_2_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__51_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__51_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__51_n_0\
    );
\tile_reg_64_127_0_2_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__51_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__51_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_47 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_47 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_47;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_47 is
  signal \tile_reg_0_63_0_2_i_1__52_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__52_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__52_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__52_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[53].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[53].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[53].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[53].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[53].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[53].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[53].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[53].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__52_n_0\
    );
\tile_reg_0_63_0_2_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__52_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__52_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__52_n_0\
    );
\tile_reg_128_191_0_2_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__52_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__52_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__52_n_0\
    );
\tile_reg_192_255_0_2_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__52_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__52_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__52_n_0\
    );
\tile_reg_64_127_0_2_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__52_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__52_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_48 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_48 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_48;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_48 is
  signal \tile_reg_0_63_0_2_i_1__53_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__53_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__53_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__53_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[54].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[54].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[54].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[54].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[54].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[54].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[54].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[54].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__53_n_0\
    );
\tile_reg_0_63_0_2_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__53_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__53_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__53_n_0\
    );
\tile_reg_128_191_0_2_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__53_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__53_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__53_n_0\
    );
\tile_reg_192_255_0_2_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__53_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__53_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__53_n_0\
    );
\tile_reg_64_127_0_2_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__53_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__53_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_49 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_49 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_49;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_49 is
  signal \tile_reg_0_63_0_2_i_1__54_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__54_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__54_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__54_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[55].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[55].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[55].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[55].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[55].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[55].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[55].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[55].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__54_n_0\
    );
\tile_reg_0_63_0_2_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__54_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__54_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__54_n_0\
    );
\tile_reg_128_191_0_2_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__54_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__54_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__54_n_0\
    );
\tile_reg_192_255_0_2_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__54_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__54_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__54_n_0\
    );
\tile_reg_64_127_0_2_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__54_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__54_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_5 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_5 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_5;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_5 is
  signal \tile_reg_0_63_0_2_i_1__14_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__14_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__14_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__14_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[15].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[15].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[15].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[15].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[15].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[15].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[15].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[15].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__14_n_0\
    );
\tile_reg_0_63_0_2_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__14_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__14_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__14_n_0\
    );
\tile_reg_128_191_0_2_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__14_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__14_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__14_n_0\
    );
\tile_reg_192_255_0_2_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__14_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__14_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__14_n_0\
    );
\tile_reg_64_127_0_2_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__14_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_50 is
  port (
    i_writeTileID_2_sp_1 : out STD_LOGIC;
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_writeTileID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_50 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_50;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_50 is
  signal i_writeTileID_2_sn_1 : STD_LOGIC;
  signal \tile_reg_0_63_0_2_i_1__55_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__55_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__55_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__55_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[56].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[56].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[56].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[56].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[56].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[56].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[56].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[56].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
  i_writeTileID_2_sp_1 <= i_writeTileID_2_sn_1;
\o_readColorCode[0]_INST_0_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__55_n_0\
    );
\tile_reg_0_63_0_2_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => i_writeTileID_2_sn_1,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__55_n_0\
    );
tile_reg_0_63_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => i_writeTileID(2),
      I1 => i_writeTileID(0),
      I2 => i_writeTileID(1),
      O => i_writeTileID_2_sn_1
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__55_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__55_n_0\
    );
\tile_reg_128_191_0_2_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => i_writeTileID_2_sn_1,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__55_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__55_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__55_n_0\
    );
\tile_reg_192_255_0_2_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => i_writeTileID_2_sn_1,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_0,
      O => \tile_reg_192_255_0_2_i_1__55_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__55_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__55_n_0\
    );
\tile_reg_64_127_0_2_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => i_writeTileID_2_sn_1,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__55_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__55_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_51 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_51 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_51;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_51 is
  signal \tile_reg_0_63_0_2_i_1__56_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__56_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__56_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__56_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[57].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[57].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[57].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[57].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[57].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[57].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[57].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[57].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__56_n_0\
    );
\tile_reg_0_63_0_2_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__56_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__56_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__56_n_0\
    );
\tile_reg_128_191_0_2_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__56_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__56_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__56_n_0\
    );
\tile_reg_192_255_0_2_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__56_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__56_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__56_n_0\
    );
\tile_reg_64_127_0_2_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__56_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__56_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_52 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_52 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_52;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_52 is
  signal \tile_reg_0_63_0_2_i_1__57_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__57_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__57_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__57_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[58].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[58].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[58].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[58].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[58].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[58].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[58].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[58].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__57_n_0\
    );
\tile_reg_0_63_0_2_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__57_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__57_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__57_n_0\
    );
\tile_reg_128_191_0_2_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__57_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__57_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__57_n_0\
    );
\tile_reg_192_255_0_2_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__57_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__57_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__57_n_0\
    );
\tile_reg_64_127_0_2_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__57_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__57_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_53 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_53 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_53;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_53 is
  signal \tile_reg_0_63_0_2_i_1__58_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__58_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__58_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__58_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[59].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[59].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[59].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[59].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[59].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[59].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[59].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[59].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__58_n_0\
    );
\tile_reg_0_63_0_2_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__58_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__58_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__58_n_0\
    );
\tile_reg_128_191_0_2_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__58_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__58_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__58_n_0\
    );
\tile_reg_192_255_0_2_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__58_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__58_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__58_n_0\
    );
\tile_reg_64_127_0_2_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__58_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__58_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_54 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_54 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_54;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_54 is
  signal \tile_reg_0_63_0_2_i_1__4_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__4_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__4_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__4_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[5].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[5].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[5].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[5].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[5].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[5].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[5].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[5].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__4_n_0\
    );
\tile_reg_0_63_0_2_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__4_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__4_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__4_n_0\
    );
\tile_reg_128_191_0_2_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__4_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__4_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__4_n_0\
    );
\tile_reg_192_255_0_2_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__4_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__4_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__4_n_0\
    );
\tile_reg_64_127_0_2_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__4_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_55 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_55 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_55;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_55 is
  signal \tile_reg_0_63_0_2_i_1__59_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__59_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__59_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__59_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[60].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[60].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[60].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[60].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[60].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[60].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[60].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[60].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__59_n_0\
    );
\tile_reg_0_63_0_2_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__59_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__59_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__59_n_0\
    );
\tile_reg_128_191_0_2_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__59_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__59_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__59_n_0\
    );
\tile_reg_192_255_0_2_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__59_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__59_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__59_n_0\
    );
\tile_reg_64_127_0_2_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__59_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__59_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_56 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_56 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_56;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_56 is
  signal \tile_reg_0_63_0_2_i_1__60_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__60_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__60_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__60_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[61].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[61].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[61].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[61].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[61].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[61].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[61].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[61].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__60_n_0\
    );
\tile_reg_0_63_0_2_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__60_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__60_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__60_n_0\
    );
\tile_reg_128_191_0_2_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__60_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__60_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__60_n_0\
    );
\tile_reg_192_255_0_2_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__60_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__60_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__60_n_0\
    );
\tile_reg_64_127_0_2_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__60_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__60_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_57 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_57 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_57;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_57 is
  signal \tile_reg_0_63_0_2_i_1__61_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__61_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__61_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__61_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[62].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[62].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[62].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[62].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[62].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[62].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[62].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[62].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__61_n_0\
    );
\tile_reg_0_63_0_2_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__61_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__61_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__61_n_0\
    );
\tile_reg_128_191_0_2_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__61_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__61_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__61_n_0\
    );
\tile_reg_192_255_0_2_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__61_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__61_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__61_n_0\
    );
\tile_reg_64_127_0_2_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__61_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__61_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_58 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_58 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_58;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_58 is
  signal \tile_reg_0_63_0_2_i_1__62_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__62_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__62_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__62_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[63].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[63].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[63].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[63].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[63].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[63].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[63].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[63].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__62_n_0\
    );
\tile_reg_0_63_0_2_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__62_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__62_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__62_n_0\
    );
\tile_reg_128_191_0_2_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__62_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__62_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__62_n_0\
    );
\tile_reg_192_255_0_2_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__62_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__62_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__62_n_0\
    );
\tile_reg_64_127_0_2_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__62_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__62_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_59 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_59 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_59;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_59 is
  signal \tile_reg_0_63_0_2_i_1__5_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__5_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__5_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__5_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[6].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[6].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[6].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[6].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[6].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[6].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[6].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[6].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__5_n_0\
    );
\tile_reg_0_63_0_2_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__5_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__5_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__5_n_0\
    );
\tile_reg_128_191_0_2_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__5_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__5_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__5_n_0\
    );
\tile_reg_192_255_0_2_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__5_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__5_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__5_n_0\
    );
\tile_reg_64_127_0_2_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__5_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_6 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_6 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_6;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_6 is
  signal \tile_reg_0_63_0_2_i_1__15_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__15_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__15_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__15_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[16].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[16].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[16].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[16].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[16].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[16].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[16].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[16].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__15_n_0\
    );
\tile_reg_0_63_0_2_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__15_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__15_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__15_n_0\
    );
\tile_reg_128_191_0_2_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__15_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__15_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__15_n_0\
    );
\tile_reg_192_255_0_2_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__15_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__15_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__15_n_0\
    );
\tile_reg_64_127_0_2_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__15_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_60 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_60 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_60;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_60 is
  signal \tile_reg_0_63_0_2_i_1__6_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__6_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__6_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__6_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[7].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[7].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[7].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[7].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[7].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[7].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[7].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[7].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__6_n_0\
    );
\tile_reg_0_63_0_2_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__6_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__6_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__6_n_0\
    );
\tile_reg_128_191_0_2_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__6_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__6_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__6_n_0\
    );
\tile_reg_192_255_0_2_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__6_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__6_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__6_n_0\
    );
\tile_reg_64_127_0_2_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__6_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_61 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_61 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_61;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_61 is
  signal \tile_reg_0_63_0_2_i_1__7_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__7_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__7_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__7_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[8].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[8].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[8].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[8].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[8].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[8].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[8].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[8].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__7_n_0\
    );
\tile_reg_0_63_0_2_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__7_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__7_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__7_n_0\
    );
\tile_reg_128_191_0_2_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__7_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__7_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__7_n_0\
    );
\tile_reg_192_255_0_2_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__7_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__7_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__7_n_0\
    );
\tile_reg_64_127_0_2_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__7_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_62 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_62 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_62;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_62 is
  signal \tile_reg_0_63_0_2_i_1__8_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__8_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__8_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__8_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[9].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[9].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[9].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[9].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[9].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[9].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[9].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[9].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__8_n_0\
    );
\tile_reg_0_63_0_2_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__8_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__8_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__8_n_0\
    );
\tile_reg_128_191_0_2_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__8_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__8_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__8_n_0\
    );
\tile_reg_192_255_0_2_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(0),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__8_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__8_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__8_n_0\
    );
\tile_reg_64_127_0_2_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__8_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_7 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_7 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_7;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_7 is
  signal \tile_reg_0_63_0_2_i_1__16_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__16_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__16_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__16_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[17].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[17].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[17].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[17].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[17].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[17].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[17].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[17].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__16_n_0\
    );
\tile_reg_0_63_0_2_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__16_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__16_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__16_n_0\
    );
\tile_reg_128_191_0_2_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__16_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__16_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__16_n_0\
    );
\tile_reg_192_255_0_2_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__16_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__16_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__16_n_0\
    );
\tile_reg_64_127_0_2_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__16_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_8 is
  port (
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_128_191_0_2_0 : in STD_LOGIC;
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_8 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_8;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_8 is
  signal \tile_reg_0_63_0_2_i_1__17_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__17_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__17_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__17_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[18].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[18].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[18].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[18].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[18].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[18].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[18].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[18].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
\o_readColorCode[0]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__17_n_0\
    );
\tile_reg_0_63_0_2_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__17_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__17_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__17_n_0\
    );
\tile_reg_128_191_0_2_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_128_191_0_2_i_1__17_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__17_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__17_n_0\
    );
\tile_reg_192_255_0_2_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__17_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__17_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__17_n_0\
    );
\tile_reg_64_127_0_2_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => tile_reg_128_191_0_2_0,
      O => \tile_reg_64_127_0_2_i_1__17_n_0\
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_Tile_9 is
  port (
    i_writeActorID_2_sp_1 : out STD_LOGIC;
    \i_readPosX[3]\ : out STD_LOGIC;
    \i_readPosX[3]_0\ : out STD_LOGIC;
    \i_readPosX[3]_1\ : out STD_LOGIC;
    \i_readPosX[3]_2\ : out STD_LOGIC;
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tile_reg_192_255_0_2_0 : in STD_LOGIC;
    i_we : in STD_LOGIC;
    tile_reg_0_63_0_2_0 : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_reg_192_255_0_2_1 : in STD_LOGIC;
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_Tile_9 : entity is "Tile";
end atelier4_TileBufferActor_0_0_Tile_9;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_Tile_9 is
  signal i_writeActorID_2_sn_1 : STD_LOGIC;
  signal \tile_reg_0_63_0_2_i_1__18_n_0\ : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal tile_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal tile_reg_0_63_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_128_191_0_2_i_1__18_n_0\ : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal tile_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal tile_reg_128_191_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_192_255_0_2_i_1__18_n_0\ : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal tile_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal tile_reg_192_255_3_3_n_0 : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_1__18_n_0\ : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal tile_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal tile_reg_64_127_3_3_n_0 : STD_LOGIC;
  signal NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of tile_reg_0_63_0_2 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of tile_reg_0_63_0_2 : label is "U0/genTile[19].uut/tile";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of tile_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of tile_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of tile_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of tile_reg_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_0_63_3_3 : label is "U0/genTile[19].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of tile_reg_0_63_3_3 : label is 63;
  attribute ram_offset of tile_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_128_191_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_0_2 : label is "U0/genTile[19].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_0_2 : label is 191;
  attribute ram_offset of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_128_191_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_128_191_3_3 : label is "U0/genTile[19].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_128_191_3_3 : label is 128;
  attribute ram_addr_end of tile_reg_128_191_3_3 : label is 191;
  attribute ram_offset of tile_reg_128_191_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_128_191_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_192_255_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_0_2 : label is "U0/genTile[19].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_0_2 : label is 255;
  attribute ram_offset of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_192_255_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_192_255_3_3 : label is "U0/genTile[19].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_192_255_3_3 : label is 192;
  attribute ram_addr_end of tile_reg_192_255_3_3 : label is 255;
  attribute ram_offset of tile_reg_192_255_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_192_255_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of tile_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of tile_reg_64_127_0_2 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_0_2 : label is "U0/genTile[19].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_0_2 : label is 127;
  attribute ram_offset of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of tile_reg_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of tile_reg_64_127_3_3 : label is 1024;
  attribute RTL_RAM_NAME of tile_reg_64_127_3_3 : label is "U0/genTile[19].uut/tile";
  attribute RTL_RAM_TYPE of tile_reg_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of tile_reg_64_127_3_3 : label is 64;
  attribute ram_addr_end of tile_reg_64_127_3_3 : label is 127;
  attribute ram_offset of tile_reg_64_127_3_3 : label is 0;
  attribute ram_slice_begin of tile_reg_64_127_3_3 : label is 3;
  attribute ram_slice_end of tile_reg_64_127_3_3 : label is 3;
begin
  i_writeActorID_2_sp_1 <= i_writeActorID_2_sn_1;
\o_readColorCode[0]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_0,
      I1 => tile_reg_128_191_0_2_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_0,
      O => \i_readPosX[3]\
    );
\o_readColorCode[1]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_1,
      I1 => tile_reg_128_191_0_2_n_1,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_1,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_1,
      O => \i_readPosX[3]_0\
    );
\o_readColorCode[2]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_0_2_n_2,
      I1 => tile_reg_128_191_0_2_n_2,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_0_2_n_2,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_0_2_n_2,
      O => \i_readPosX[3]_1\
    );
\o_readColorCode[3]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tile_reg_192_255_3_3_n_0,
      I1 => tile_reg_128_191_3_3_n_0,
      I2 => i_readPosX(1),
      I3 => tile_reg_64_127_3_3_n_0,
      I4 => i_readPosX(0),
      I5 => tile_reg_0_63_3_3_n_0,
      O => \i_readPosX[3]_2\
    );
tile_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_0_63_0_2_n_0,
      DOB => tile_reg_0_63_0_2_n_1,
      DOC => tile_reg_0_63_0_2_n_2,
      DOD => NLW_tile_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__18_n_0\
    );
\tile_reg_0_63_0_2_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_0_63_0_2_0,
      O => \tile_reg_0_63_0_2_i_1__18_n_0\
    );
tile_reg_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_0_63_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_0_63_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_0_63_0_2_i_1__18_n_0\
    );
tile_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_128_191_0_2_n_0,
      DOB => tile_reg_128_191_0_2_n_1,
      DOC => tile_reg_128_191_0_2_n_2,
      DOD => NLW_tile_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__18_n_0\
    );
\tile_reg_128_191_0_2_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(0),
      I1 => i_writePosX(1),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_writeActorID_2_sn_1,
      O => \tile_reg_128_191_0_2_i_1__18_n_0\
    );
tile_reg_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_128_191_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_128_191_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_128_191_0_2_i_1__18_n_0\
    );
tile_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_192_255_0_2_n_0,
      DOB => tile_reg_192_255_0_2_n_1,
      DOC => tile_reg_192_255_0_2_n_2,
      DOD => NLW_tile_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__18_n_0\
    );
\tile_reg_192_255_0_2_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => i_writeActorID(1),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(2),
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_we,
      I5 => tile_reg_192_255_0_2_1,
      O => \tile_reg_192_255_0_2_i_1__18_n_0\
    );
tile_reg_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_192_255_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_192_255_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_192_255_0_2_i_1__18_n_0\
    );
tile_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => i_writeColorCode(0),
      DIB => i_writeColorCode(1),
      DIC => i_writeColorCode(2),
      DID => '0',
      DOA => tile_reg_64_127_0_2_n_0,
      DOB => tile_reg_64_127_0_2_n_1,
      DOC => tile_reg_64_127_0_2_n_2,
      DOD => NLW_tile_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__18_n_0\
    );
\tile_reg_64_127_0_2_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_writePosX(1),
      I1 => i_writePosX(0),
      I2 => i_we,
      I3 => tile_reg_192_255_0_2_0,
      I4 => i_writeActorID_2_sn_1,
      O => \tile_reg_64_127_0_2_i_1__18_n_0\
    );
\tile_reg_64_127_0_2_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => i_writeActorID(2),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(1),
      O => i_writeActorID_2_sn_1
    );
tile_reg_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => i_writeColorCode(3),
      DPO => tile_reg_64_127_3_3_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_tile_reg_64_127_3_3_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \tile_reg_64_127_0_2_i_1__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0_TileBufferActor is
  port (
    o_readColorCode : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_writeTileID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_clk : in STD_LOGIC;
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_we : in STD_LOGIC;
    i_writePosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_readPosX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_readActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_readTileID : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of atelier4_TileBufferActor_0_0_TileBufferActor : entity is "TileBufferActor";
end atelier4_TileBufferActor_0_0_TileBufferActor;

architecture STRUCTURE of atelier4_TileBufferActor_0_0_TileBufferActor is
  signal \genTile[10].uut_n_0\ : STD_LOGIC;
  signal \genTile[10].uut_n_1\ : STD_LOGIC;
  signal \genTile[10].uut_n_2\ : STD_LOGIC;
  signal \genTile[10].uut_n_3\ : STD_LOGIC;
  signal \genTile[11].uut_n_0\ : STD_LOGIC;
  signal \genTile[11].uut_n_1\ : STD_LOGIC;
  signal \genTile[11].uut_n_2\ : STD_LOGIC;
  signal \genTile[11].uut_n_3\ : STD_LOGIC;
  signal \genTile[11].uut_n_4\ : STD_LOGIC;
  signal \genTile[12].uut_n_0\ : STD_LOGIC;
  signal \genTile[12].uut_n_1\ : STD_LOGIC;
  signal \genTile[12].uut_n_2\ : STD_LOGIC;
  signal \genTile[12].uut_n_3\ : STD_LOGIC;
  signal \genTile[13].uut_n_0\ : STD_LOGIC;
  signal \genTile[13].uut_n_1\ : STD_LOGIC;
  signal \genTile[13].uut_n_2\ : STD_LOGIC;
  signal \genTile[13].uut_n_3\ : STD_LOGIC;
  signal \genTile[14].uut_n_0\ : STD_LOGIC;
  signal \genTile[14].uut_n_1\ : STD_LOGIC;
  signal \genTile[14].uut_n_2\ : STD_LOGIC;
  signal \genTile[14].uut_n_3\ : STD_LOGIC;
  signal \genTile[15].uut_n_0\ : STD_LOGIC;
  signal \genTile[15].uut_n_1\ : STD_LOGIC;
  signal \genTile[15].uut_n_2\ : STD_LOGIC;
  signal \genTile[15].uut_n_3\ : STD_LOGIC;
  signal \genTile[16].uut_n_0\ : STD_LOGIC;
  signal \genTile[16].uut_n_1\ : STD_LOGIC;
  signal \genTile[16].uut_n_2\ : STD_LOGIC;
  signal \genTile[16].uut_n_3\ : STD_LOGIC;
  signal \genTile[17].uut_n_0\ : STD_LOGIC;
  signal \genTile[17].uut_n_1\ : STD_LOGIC;
  signal \genTile[17].uut_n_2\ : STD_LOGIC;
  signal \genTile[17].uut_n_3\ : STD_LOGIC;
  signal \genTile[18].uut_n_0\ : STD_LOGIC;
  signal \genTile[18].uut_n_1\ : STD_LOGIC;
  signal \genTile[18].uut_n_2\ : STD_LOGIC;
  signal \genTile[18].uut_n_3\ : STD_LOGIC;
  signal \genTile[19].uut_n_0\ : STD_LOGIC;
  signal \genTile[19].uut_n_1\ : STD_LOGIC;
  signal \genTile[19].uut_n_2\ : STD_LOGIC;
  signal \genTile[19].uut_n_3\ : STD_LOGIC;
  signal \genTile[19].uut_n_4\ : STD_LOGIC;
  signal \genTile[1].uut_n_0\ : STD_LOGIC;
  signal \genTile[1].uut_n_1\ : STD_LOGIC;
  signal \genTile[1].uut_n_2\ : STD_LOGIC;
  signal \genTile[1].uut_n_3\ : STD_LOGIC;
  signal \genTile[20].uut_n_0\ : STD_LOGIC;
  signal \genTile[20].uut_n_1\ : STD_LOGIC;
  signal \genTile[20].uut_n_2\ : STD_LOGIC;
  signal \genTile[20].uut_n_3\ : STD_LOGIC;
  signal \genTile[21].uut_n_0\ : STD_LOGIC;
  signal \genTile[21].uut_n_1\ : STD_LOGIC;
  signal \genTile[21].uut_n_2\ : STD_LOGIC;
  signal \genTile[21].uut_n_3\ : STD_LOGIC;
  signal \genTile[22].uut_n_0\ : STD_LOGIC;
  signal \genTile[22].uut_n_1\ : STD_LOGIC;
  signal \genTile[22].uut_n_2\ : STD_LOGIC;
  signal \genTile[22].uut_n_3\ : STD_LOGIC;
  signal \genTile[23].uut_n_0\ : STD_LOGIC;
  signal \genTile[23].uut_n_1\ : STD_LOGIC;
  signal \genTile[23].uut_n_2\ : STD_LOGIC;
  signal \genTile[23].uut_n_3\ : STD_LOGIC;
  signal \genTile[24].uut_n_0\ : STD_LOGIC;
  signal \genTile[24].uut_n_1\ : STD_LOGIC;
  signal \genTile[24].uut_n_2\ : STD_LOGIC;
  signal \genTile[24].uut_n_3\ : STD_LOGIC;
  signal \genTile[25].uut_n_0\ : STD_LOGIC;
  signal \genTile[25].uut_n_1\ : STD_LOGIC;
  signal \genTile[25].uut_n_2\ : STD_LOGIC;
  signal \genTile[25].uut_n_3\ : STD_LOGIC;
  signal \genTile[25].uut_n_4\ : STD_LOGIC;
  signal \genTile[26].uut_n_0\ : STD_LOGIC;
  signal \genTile[26].uut_n_1\ : STD_LOGIC;
  signal \genTile[26].uut_n_2\ : STD_LOGIC;
  signal \genTile[26].uut_n_3\ : STD_LOGIC;
  signal \genTile[26].uut_n_4\ : STD_LOGIC;
  signal \genTile[27].uut_n_0\ : STD_LOGIC;
  signal \genTile[27].uut_n_1\ : STD_LOGIC;
  signal \genTile[27].uut_n_2\ : STD_LOGIC;
  signal \genTile[27].uut_n_3\ : STD_LOGIC;
  signal \genTile[27].uut_n_4\ : STD_LOGIC;
  signal \genTile[27].uut_n_5\ : STD_LOGIC;
  signal \genTile[27].uut_n_6\ : STD_LOGIC;
  signal \genTile[27].uut_n_7\ : STD_LOGIC;
  signal \genTile[28].uut_n_0\ : STD_LOGIC;
  signal \genTile[28].uut_n_1\ : STD_LOGIC;
  signal \genTile[28].uut_n_2\ : STD_LOGIC;
  signal \genTile[28].uut_n_3\ : STD_LOGIC;
  signal \genTile[29].uut_n_0\ : STD_LOGIC;
  signal \genTile[29].uut_n_1\ : STD_LOGIC;
  signal \genTile[29].uut_n_2\ : STD_LOGIC;
  signal \genTile[29].uut_n_3\ : STD_LOGIC;
  signal \genTile[2].uut_n_0\ : STD_LOGIC;
  signal \genTile[2].uut_n_1\ : STD_LOGIC;
  signal \genTile[2].uut_n_2\ : STD_LOGIC;
  signal \genTile[2].uut_n_3\ : STD_LOGIC;
  signal \genTile[30].uut_n_0\ : STD_LOGIC;
  signal \genTile[30].uut_n_1\ : STD_LOGIC;
  signal \genTile[30].uut_n_2\ : STD_LOGIC;
  signal \genTile[30].uut_n_3\ : STD_LOGIC;
  signal \genTile[31].uut_n_0\ : STD_LOGIC;
  signal \genTile[31].uut_n_1\ : STD_LOGIC;
  signal \genTile[31].uut_n_2\ : STD_LOGIC;
  signal \genTile[31].uut_n_3\ : STD_LOGIC;
  signal \genTile[32].uut_n_0\ : STD_LOGIC;
  signal \genTile[32].uut_n_1\ : STD_LOGIC;
  signal \genTile[32].uut_n_2\ : STD_LOGIC;
  signal \genTile[32].uut_n_3\ : STD_LOGIC;
  signal \genTile[33].uut_n_0\ : STD_LOGIC;
  signal \genTile[33].uut_n_1\ : STD_LOGIC;
  signal \genTile[33].uut_n_2\ : STD_LOGIC;
  signal \genTile[33].uut_n_3\ : STD_LOGIC;
  signal \genTile[34].uut_n_0\ : STD_LOGIC;
  signal \genTile[34].uut_n_1\ : STD_LOGIC;
  signal \genTile[34].uut_n_2\ : STD_LOGIC;
  signal \genTile[34].uut_n_3\ : STD_LOGIC;
  signal \genTile[35].uut_n_0\ : STD_LOGIC;
  signal \genTile[35].uut_n_1\ : STD_LOGIC;
  signal \genTile[35].uut_n_2\ : STD_LOGIC;
  signal \genTile[35].uut_n_3\ : STD_LOGIC;
  signal \genTile[36].uut_n_0\ : STD_LOGIC;
  signal \genTile[36].uut_n_1\ : STD_LOGIC;
  signal \genTile[36].uut_n_2\ : STD_LOGIC;
  signal \genTile[36].uut_n_3\ : STD_LOGIC;
  signal \genTile[37].uut_n_0\ : STD_LOGIC;
  signal \genTile[37].uut_n_1\ : STD_LOGIC;
  signal \genTile[37].uut_n_2\ : STD_LOGIC;
  signal \genTile[37].uut_n_3\ : STD_LOGIC;
  signal \genTile[38].uut_n_0\ : STD_LOGIC;
  signal \genTile[38].uut_n_1\ : STD_LOGIC;
  signal \genTile[38].uut_n_2\ : STD_LOGIC;
  signal \genTile[38].uut_n_3\ : STD_LOGIC;
  signal \genTile[39].uut_n_0\ : STD_LOGIC;
  signal \genTile[39].uut_n_1\ : STD_LOGIC;
  signal \genTile[39].uut_n_2\ : STD_LOGIC;
  signal \genTile[39].uut_n_3\ : STD_LOGIC;
  signal \genTile[3].uut_n_0\ : STD_LOGIC;
  signal \genTile[3].uut_n_1\ : STD_LOGIC;
  signal \genTile[3].uut_n_2\ : STD_LOGIC;
  signal \genTile[3].uut_n_3\ : STD_LOGIC;
  signal \genTile[3].uut_n_4\ : STD_LOGIC;
  signal \genTile[40].uut_n_0\ : STD_LOGIC;
  signal \genTile[40].uut_n_1\ : STD_LOGIC;
  signal \genTile[40].uut_n_2\ : STD_LOGIC;
  signal \genTile[40].uut_n_3\ : STD_LOGIC;
  signal \genTile[41].uut_n_0\ : STD_LOGIC;
  signal \genTile[41].uut_n_1\ : STD_LOGIC;
  signal \genTile[41].uut_n_2\ : STD_LOGIC;
  signal \genTile[41].uut_n_3\ : STD_LOGIC;
  signal \genTile[42].uut_n_0\ : STD_LOGIC;
  signal \genTile[42].uut_n_1\ : STD_LOGIC;
  signal \genTile[42].uut_n_2\ : STD_LOGIC;
  signal \genTile[42].uut_n_3\ : STD_LOGIC;
  signal \genTile[43].uut_n_0\ : STD_LOGIC;
  signal \genTile[43].uut_n_1\ : STD_LOGIC;
  signal \genTile[43].uut_n_2\ : STD_LOGIC;
  signal \genTile[43].uut_n_3\ : STD_LOGIC;
  signal \genTile[44].uut_n_0\ : STD_LOGIC;
  signal \genTile[44].uut_n_1\ : STD_LOGIC;
  signal \genTile[44].uut_n_2\ : STD_LOGIC;
  signal \genTile[44].uut_n_3\ : STD_LOGIC;
  signal \genTile[45].uut_n_0\ : STD_LOGIC;
  signal \genTile[45].uut_n_1\ : STD_LOGIC;
  signal \genTile[45].uut_n_2\ : STD_LOGIC;
  signal \genTile[45].uut_n_3\ : STD_LOGIC;
  signal \genTile[46].uut_n_0\ : STD_LOGIC;
  signal \genTile[46].uut_n_1\ : STD_LOGIC;
  signal \genTile[46].uut_n_2\ : STD_LOGIC;
  signal \genTile[46].uut_n_3\ : STD_LOGIC;
  signal \genTile[47].uut_n_0\ : STD_LOGIC;
  signal \genTile[47].uut_n_1\ : STD_LOGIC;
  signal \genTile[47].uut_n_2\ : STD_LOGIC;
  signal \genTile[47].uut_n_3\ : STD_LOGIC;
  signal \genTile[48].uut_n_0\ : STD_LOGIC;
  signal \genTile[48].uut_n_1\ : STD_LOGIC;
  signal \genTile[48].uut_n_2\ : STD_LOGIC;
  signal \genTile[48].uut_n_3\ : STD_LOGIC;
  signal \genTile[49].uut_n_0\ : STD_LOGIC;
  signal \genTile[49].uut_n_1\ : STD_LOGIC;
  signal \genTile[49].uut_n_2\ : STD_LOGIC;
  signal \genTile[49].uut_n_3\ : STD_LOGIC;
  signal \genTile[4].uut_n_0\ : STD_LOGIC;
  signal \genTile[4].uut_n_1\ : STD_LOGIC;
  signal \genTile[4].uut_n_2\ : STD_LOGIC;
  signal \genTile[4].uut_n_3\ : STD_LOGIC;
  signal \genTile[50].uut_n_0\ : STD_LOGIC;
  signal \genTile[50].uut_n_1\ : STD_LOGIC;
  signal \genTile[50].uut_n_2\ : STD_LOGIC;
  signal \genTile[50].uut_n_3\ : STD_LOGIC;
  signal \genTile[51].uut_n_0\ : STD_LOGIC;
  signal \genTile[51].uut_n_1\ : STD_LOGIC;
  signal \genTile[51].uut_n_2\ : STD_LOGIC;
  signal \genTile[51].uut_n_3\ : STD_LOGIC;
  signal \genTile[52].uut_n_0\ : STD_LOGIC;
  signal \genTile[52].uut_n_1\ : STD_LOGIC;
  signal \genTile[52].uut_n_2\ : STD_LOGIC;
  signal \genTile[52].uut_n_3\ : STD_LOGIC;
  signal \genTile[53].uut_n_0\ : STD_LOGIC;
  signal \genTile[53].uut_n_1\ : STD_LOGIC;
  signal \genTile[53].uut_n_2\ : STD_LOGIC;
  signal \genTile[53].uut_n_3\ : STD_LOGIC;
  signal \genTile[54].uut_n_0\ : STD_LOGIC;
  signal \genTile[54].uut_n_1\ : STD_LOGIC;
  signal \genTile[54].uut_n_2\ : STD_LOGIC;
  signal \genTile[54].uut_n_3\ : STD_LOGIC;
  signal \genTile[55].uut_n_0\ : STD_LOGIC;
  signal \genTile[55].uut_n_1\ : STD_LOGIC;
  signal \genTile[55].uut_n_2\ : STD_LOGIC;
  signal \genTile[55].uut_n_3\ : STD_LOGIC;
  signal \genTile[56].uut_n_0\ : STD_LOGIC;
  signal \genTile[56].uut_n_1\ : STD_LOGIC;
  signal \genTile[56].uut_n_2\ : STD_LOGIC;
  signal \genTile[56].uut_n_3\ : STD_LOGIC;
  signal \genTile[56].uut_n_4\ : STD_LOGIC;
  signal \genTile[57].uut_n_0\ : STD_LOGIC;
  signal \genTile[57].uut_n_1\ : STD_LOGIC;
  signal \genTile[57].uut_n_2\ : STD_LOGIC;
  signal \genTile[57].uut_n_3\ : STD_LOGIC;
  signal \genTile[58].uut_n_0\ : STD_LOGIC;
  signal \genTile[58].uut_n_1\ : STD_LOGIC;
  signal \genTile[58].uut_n_2\ : STD_LOGIC;
  signal \genTile[58].uut_n_3\ : STD_LOGIC;
  signal \genTile[59].uut_n_0\ : STD_LOGIC;
  signal \genTile[59].uut_n_1\ : STD_LOGIC;
  signal \genTile[59].uut_n_2\ : STD_LOGIC;
  signal \genTile[59].uut_n_3\ : STD_LOGIC;
  signal \genTile[5].uut_n_0\ : STD_LOGIC;
  signal \genTile[5].uut_n_1\ : STD_LOGIC;
  signal \genTile[5].uut_n_2\ : STD_LOGIC;
  signal \genTile[5].uut_n_3\ : STD_LOGIC;
  signal \genTile[60].uut_n_0\ : STD_LOGIC;
  signal \genTile[60].uut_n_1\ : STD_LOGIC;
  signal \genTile[60].uut_n_2\ : STD_LOGIC;
  signal \genTile[60].uut_n_3\ : STD_LOGIC;
  signal \genTile[61].uut_n_0\ : STD_LOGIC;
  signal \genTile[61].uut_n_1\ : STD_LOGIC;
  signal \genTile[61].uut_n_2\ : STD_LOGIC;
  signal \genTile[61].uut_n_3\ : STD_LOGIC;
  signal \genTile[62].uut_n_0\ : STD_LOGIC;
  signal \genTile[62].uut_n_1\ : STD_LOGIC;
  signal \genTile[62].uut_n_2\ : STD_LOGIC;
  signal \genTile[62].uut_n_3\ : STD_LOGIC;
  signal \genTile[63].uut_n_0\ : STD_LOGIC;
  signal \genTile[63].uut_n_1\ : STD_LOGIC;
  signal \genTile[63].uut_n_2\ : STD_LOGIC;
  signal \genTile[63].uut_n_3\ : STD_LOGIC;
  signal \genTile[6].uut_n_0\ : STD_LOGIC;
  signal \genTile[6].uut_n_1\ : STD_LOGIC;
  signal \genTile[6].uut_n_2\ : STD_LOGIC;
  signal \genTile[6].uut_n_3\ : STD_LOGIC;
  signal \genTile[7].uut_n_0\ : STD_LOGIC;
  signal \genTile[7].uut_n_1\ : STD_LOGIC;
  signal \genTile[7].uut_n_2\ : STD_LOGIC;
  signal \genTile[7].uut_n_3\ : STD_LOGIC;
  signal \genTile[8].uut_n_0\ : STD_LOGIC;
  signal \genTile[8].uut_n_1\ : STD_LOGIC;
  signal \genTile[8].uut_n_2\ : STD_LOGIC;
  signal \genTile[8].uut_n_3\ : STD_LOGIC;
  signal \genTile[9].uut_n_0\ : STD_LOGIC;
  signal \genTile[9].uut_n_1\ : STD_LOGIC;
  signal \genTile[9].uut_n_2\ : STD_LOGIC;
  signal \genTile[9].uut_n_3\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \o_readColorCode[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \o_readColorCode[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \o_readColorCode[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \o_readColorCode[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal o_read_colorCode : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tile_reg_0_63_0_2_i_2__0__0_n_0\ : STD_LOGIC;
  signal \tile_reg_0_63_0_2_i_2__1__0_n_0\ : STD_LOGIC;
  signal \tile_reg_0_63_0_2_i_2__2__0_n_0\ : STD_LOGIC;
  signal \tile_reg_0_63_0_2_i_2__3_n_0\ : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_2__0__0_n_0\ : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_2__1__0_n_0\ : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_2__2__0_n_0\ : STD_LOGIC;
  signal \tile_reg_64_127_0_2_i_2__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tile_reg_0_63_0_2_i_2__0__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tile_reg_0_63_0_2_i_2__1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tile_reg_0_63_0_2_i_2__2__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tile_reg_0_63_0_2_i_2__3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tile_reg_64_127_0_2_i_2__0__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tile_reg_64_127_0_2_i_2__1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tile_reg_64_127_0_2_i_2__2__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tile_reg_64_127_0_2_i_2__3\ : label is "soft_lutpair3";
begin
\genTile[0].uut\: entity work.atelier4_TileBufferActor_0_0_Tile
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      o_read_colorCode(3 downto 0) => o_read_colorCode(3 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[3].uut_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[56].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[10].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_0
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[10].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[10].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[10].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[10].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[11].uut_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[26].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[11].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_1
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[11].uut_n_1\,
      \i_readPosX[3]_0\ => \genTile[11].uut_n_2\,
      \i_readPosX[3]_1\ => \genTile[11].uut_n_3\,
      \i_readPosX[3]_2\ => \genTile[11].uut_n_4\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeActorID_2_sp_1 => \genTile[11].uut_n_0\,
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_192_255_0_2_0 => \genTile[27].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[12].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_2
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[12].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[12].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[12].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[12].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[11].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[13].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_3
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[13].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[13].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[13].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[13].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[11].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[14].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_4
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[14].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[14].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[14].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[14].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[11].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[15].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_5
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[15].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[15].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[15].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[15].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[11].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[16].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_6
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[16].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[16].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[16].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[16].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[19].uut_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[56].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[17].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_7
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[17].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[17].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[17].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[17].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[19].uut_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[25].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[18].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_8
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[18].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[18].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[18].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[18].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[19].uut_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[26].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[19].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_9
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[19].uut_n_1\,
      \i_readPosX[3]_0\ => \genTile[19].uut_n_2\,
      \i_readPosX[3]_1\ => \genTile[19].uut_n_3\,
      \i_readPosX[3]_2\ => \genTile[19].uut_n_4\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeActorID_2_sp_1 => \genTile[19].uut_n_0\,
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_192_255_0_2_0 => \genTile[27].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[1].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_10
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[1].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[1].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[1].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[1].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[3].uut_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[25].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[20].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_11
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[20].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[20].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[20].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[20].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[19].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[21].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_12
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[21].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[21].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[21].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[21].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[19].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[22].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_13
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[22].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[22].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[22].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[22].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[19].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[23].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_14
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[23].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[23].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[23].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[23].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[19].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[24].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_15
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[24].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[24].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[24].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[24].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[27].uut_n_1\,
      tile_reg_192_255_0_2_0 => \genTile[56].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[25].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_16
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[25].uut_n_1\,
      \i_readPosX[3]_0\ => \genTile[25].uut_n_2\,
      \i_readPosX[3]_1\ => \genTile[25].uut_n_3\,
      \i_readPosX[3]_2\ => \genTile[25].uut_n_4\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      i_writeTileID(2 downto 0) => i_writeTileID(2 downto 0),
      i_writeTileID_2_sp_1 => \genTile[25].uut_n_0\,
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[27].uut_n_1\,
      tile_reg_192_255_0_2_0 => \genTile[27].uut_n_3\
    );
\genTile[26].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_17
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[26].uut_n_1\,
      \i_readPosX[3]_0\ => \genTile[26].uut_n_2\,
      \i_readPosX[3]_1\ => \genTile[26].uut_n_3\,
      \i_readPosX[3]_2\ => \genTile[26].uut_n_4\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      i_writeTileID(2 downto 0) => i_writeTileID(2 downto 0),
      i_writeTileID_2_sp_1 => \genTile[26].uut_n_0\,
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[27].uut_n_1\,
      tile_reg_192_255_0_2_0 => \genTile[27].uut_n_3\
    );
\genTile[27].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_18
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[27].uut_n_4\,
      \i_readPosX[3]_0\ => \genTile[27].uut_n_5\,
      \i_readPosX[3]_1\ => \genTile[27].uut_n_6\,
      \i_readPosX[3]_2\ => \genTile[27].uut_n_7\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeActorID_2_sp_1 => \genTile[27].uut_n_1\,
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      \i_writePosX[3]\ => \genTile[27].uut_n_2\,
      \i_writePosX[3]_0\ => \genTile[27].uut_n_3\,
      i_writeTileID(2 downto 0) => i_writeTileID(2 downto 0),
      i_writeTileID_2_sp_1 => \genTile[27].uut_n_0\
    );
\genTile[28].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_19
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[28].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[28].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[28].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[28].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[27].uut_n_1\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[29].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_20
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[29].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[29].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[29].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[29].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[27].uut_n_1\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[2].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_21
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[2].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[2].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[2].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[2].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[3].uut_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[26].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[30].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_22
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[30].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[30].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[30].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[30].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[27].uut_n_1\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[31].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_23
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[31].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[31].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[31].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[31].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[27].uut_n_1\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[32].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_24
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[32].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[32].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[32].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[32].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[56].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[33].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_25
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[33].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[33].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[33].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[33].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[25].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[34].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_26
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[34].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[34].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[34].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[34].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[26].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[35].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_27
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[35].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[35].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[35].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[35].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[27].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[36].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_28
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[36].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[36].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[36].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[36].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[37].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_29
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[37].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[37].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[37].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[37].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[38].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_30
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[38].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[38].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[38].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[38].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[39].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_31
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[39].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[39].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[39].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[39].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[3].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_32
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[3].uut_n_1\,
      \i_readPosX[3]_0\ => \genTile[3].uut_n_2\,
      \i_readPosX[3]_1\ => \genTile[3].uut_n_3\,
      \i_readPosX[3]_2\ => \genTile[3].uut_n_4\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeActorID_2_sp_1 => \genTile[3].uut_n_0\,
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_192_255_0_2_0 => \genTile[27].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[40].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_33
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[40].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[40].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[40].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[40].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[56].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[41].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_34
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[41].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[41].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[41].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[41].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[25].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[42].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_35
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[42].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[42].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[42].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[42].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[26].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[43].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_36
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[43].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[43].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[43].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[43].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[27].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[44].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_37
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[44].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[44].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[44].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[44].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[45].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_38
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[45].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[45].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[45].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[45].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[46].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_39
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[46].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[46].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[46].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[46].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[47].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_40
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[47].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[47].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[47].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[47].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[48].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_41
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[48].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[48].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[48].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[48].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[56].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[49].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_42
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[49].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[49].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[49].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[49].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[25].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[4].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_43
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[4].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[4].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[4].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[4].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[3].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[50].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_44
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[50].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[50].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[50].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[50].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[26].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[51].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_45
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[51].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[51].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[51].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[51].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[27].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[52].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_46
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[52].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[52].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[52].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[52].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[53].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_47
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[53].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[53].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[53].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[53].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[54].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_48
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[54].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[54].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[54].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[54].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[55].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_49
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[55].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[55].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[55].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[55].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[56].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_50
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[56].uut_n_1\,
      \i_readPosX[3]_0\ => \genTile[56].uut_n_2\,
      \i_readPosX[3]_1\ => \genTile[56].uut_n_3\,
      \i_readPosX[3]_2\ => \genTile[56].uut_n_4\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      i_writeTileID(2 downto 0) => i_writeTileID(2 downto 0),
      i_writeTileID_2_sp_1 => \genTile[56].uut_n_0\,
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[27].uut_n_3\
    );
\genTile[57].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_51
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[57].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[57].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[57].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[57].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[25].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[58].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_52
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[58].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[58].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[58].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[58].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[26].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[59].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_53
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[59].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[59].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[59].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[59].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[27].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[5].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_54
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[5].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[5].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[5].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[5].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[3].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[60].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_55
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[60].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[60].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[60].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[60].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__3_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[61].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_56
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[61].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[61].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[61].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[61].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__0__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[62].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_57
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[62].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[62].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[62].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[62].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[63].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_58
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[63].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[63].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[63].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[63].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \tile_reg_64_127_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[6].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_59
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[6].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[6].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[6].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[6].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[3].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__1__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[7].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_60
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[7].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[7].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[7].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[7].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[3].uut_n_0\,
      tile_reg_192_255_0_2_0 => \tile_reg_0_63_0_2_i_2__2__0_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[8].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_61
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[8].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[8].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[8].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[8].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[11].uut_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[56].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\genTile[9].uut\: entity work.atelier4_TileBufferActor_0_0_Tile_62
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      i_clk => i_clk,
      i_readPosX(1 downto 0) => i_readPosX(1 downto 0),
      \i_readPosX[3]\ => \genTile[9].uut_n_0\,
      \i_readPosX[3]_0\ => \genTile[9].uut_n_1\,
      \i_readPosX[3]_1\ => \genTile[9].uut_n_2\,
      \i_readPosX[3]_2\ => \genTile[9].uut_n_3\,
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(1 downto 0),
      tile_reg_0_63_0_2_0 => \genTile[27].uut_n_2\,
      tile_reg_128_191_0_2_0 => \genTile[11].uut_n_0\,
      tile_reg_192_255_0_2_0 => \genTile[25].uut_n_0\,
      tile_reg_192_255_0_2_1 => \genTile[27].uut_n_3\
    );
\o_readColorCode[0]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_1_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_2_n_0\,
      O => o_readColorCode(0),
      S => i_readActorID(2)
    );
\o_readColorCode[0]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_3_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_4_n_0\,
      O => \o_readColorCode[0]_INST_0_i_1_n_0\,
      S => i_readActorID(1)
    );
\o_readColorCode[0]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_29_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_30_n_0\,
      O => \o_readColorCode[0]_INST_0_i_10_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_31_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_32_n_0\,
      O => \o_readColorCode[0]_INST_0_i_11_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_33_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_34_n_0\,
      O => \o_readColorCode[0]_INST_0_i_12_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_35_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_36_n_0\,
      O => \o_readColorCode[0]_INST_0_i_13_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_37_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_38_n_0\,
      O => \o_readColorCode[0]_INST_0_i_14_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_39_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_40_n_0\,
      O => \o_readColorCode[0]_INST_0_i_15_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_41_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_42_n_0\,
      O => \o_readColorCode[0]_INST_0_i_16_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_43_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_44_n_0\,
      O => \o_readColorCode[0]_INST_0_i_17_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_45_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_46_n_0\,
      O => \o_readColorCode[0]_INST_0_i_18_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_47_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_48_n_0\,
      O => \o_readColorCode[0]_INST_0_i_19_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_5_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_6_n_0\,
      O => \o_readColorCode[0]_INST_0_i_2_n_0\,
      S => i_readActorID(1)
    );
\o_readColorCode[0]_INST_0_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_49_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_50_n_0\,
      O => \o_readColorCode[0]_INST_0_i_20_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_51_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_52_n_0\,
      O => \o_readColorCode[0]_INST_0_i_21_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_53_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_54_n_0\,
      O => \o_readColorCode[0]_INST_0_i_22_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[12].uut_n_0\,
      I1 => \genTile[13].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_23_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[14].uut_n_0\,
      I1 => \genTile[15].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_24_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[8].uut_n_0\,
      I1 => \genTile[9].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_25_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[10].uut_n_0\,
      I1 => \genTile[11].uut_n_1\,
      O => \o_readColorCode[0]_INST_0_i_26_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[4].uut_n_0\,
      I1 => \genTile[5].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_27_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[6].uut_n_0\,
      I1 => \genTile[7].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_28_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => o_read_colorCode(0),
      I1 => \genTile[1].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_29_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[0]_INST_0_i_7_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_8_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[0]_INST_0_i_9_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[0]_INST_0_i_10_n_0\,
      O => \o_readColorCode[0]_INST_0_i_3_n_0\
    );
\o_readColorCode[0]_INST_0_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[2].uut_n_0\,
      I1 => \genTile[3].uut_n_1\,
      O => \o_readColorCode[0]_INST_0_i_30_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[28].uut_n_0\,
      I1 => \genTile[29].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_31_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[30].uut_n_0\,
      I1 => \genTile[31].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_32_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[24].uut_n_0\,
      I1 => \genTile[25].uut_n_1\,
      O => \o_readColorCode[0]_INST_0_i_33_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[26].uut_n_1\,
      I1 => \genTile[27].uut_n_4\,
      O => \o_readColorCode[0]_INST_0_i_34_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[20].uut_n_0\,
      I1 => \genTile[21].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_35_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[22].uut_n_0\,
      I1 => \genTile[23].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_36_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[16].uut_n_0\,
      I1 => \genTile[17].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_37_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[18].uut_n_0\,
      I1 => \genTile[19].uut_n_1\,
      O => \o_readColorCode[0]_INST_0_i_38_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[44].uut_n_0\,
      I1 => \genTile[45].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_39_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[0]_INST_0_i_11_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_12_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[0]_INST_0_i_13_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[0]_INST_0_i_14_n_0\,
      O => \o_readColorCode[0]_INST_0_i_4_n_0\
    );
\o_readColorCode[0]_INST_0_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[46].uut_n_0\,
      I1 => \genTile[47].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_40_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[40].uut_n_0\,
      I1 => \genTile[41].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_41_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[42].uut_n_0\,
      I1 => \genTile[43].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_42_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[36].uut_n_0\,
      I1 => \genTile[37].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_43_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[38].uut_n_0\,
      I1 => \genTile[39].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_44_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[32].uut_n_0\,
      I1 => \genTile[33].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_45_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[34].uut_n_0\,
      I1 => \genTile[35].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_46_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[60].uut_n_0\,
      I1 => \genTile[61].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_47_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[62].uut_n_0\,
      I1 => \genTile[63].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_48_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[56].uut_n_1\,
      I1 => \genTile[57].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_49_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[0]_INST_0_i_15_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_16_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[0]_INST_0_i_17_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[0]_INST_0_i_18_n_0\,
      O => \o_readColorCode[0]_INST_0_i_5_n_0\
    );
\o_readColorCode[0]_INST_0_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[58].uut_n_0\,
      I1 => \genTile[59].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_50_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[52].uut_n_0\,
      I1 => \genTile[53].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_51_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[54].uut_n_0\,
      I1 => \genTile[55].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_52_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[48].uut_n_0\,
      I1 => \genTile[49].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_53_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[50].uut_n_0\,
      I1 => \genTile[51].uut_n_0\,
      O => \o_readColorCode[0]_INST_0_i_54_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[0]_INST_0_i_19_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_20_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[0]_INST_0_i_21_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[0]_INST_0_i_22_n_0\,
      O => \o_readColorCode[0]_INST_0_i_6_n_0\
    );
\o_readColorCode[0]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_23_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_24_n_0\,
      O => \o_readColorCode[0]_INST_0_i_7_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_25_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_26_n_0\,
      O => \o_readColorCode[0]_INST_0_i_8_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[0]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[0]_INST_0_i_27_n_0\,
      I1 => \o_readColorCode[0]_INST_0_i_28_n_0\,
      O => \o_readColorCode[0]_INST_0_i_9_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_1_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_2_n_0\,
      O => o_readColorCode(1),
      S => i_readActorID(2)
    );
\o_readColorCode[1]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_3_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_4_n_0\,
      O => \o_readColorCode[1]_INST_0_i_1_n_0\,
      S => i_readActorID(1)
    );
\o_readColorCode[1]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_29_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_30_n_0\,
      O => \o_readColorCode[1]_INST_0_i_10_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_31_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_32_n_0\,
      O => \o_readColorCode[1]_INST_0_i_11_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_33_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_34_n_0\,
      O => \o_readColorCode[1]_INST_0_i_12_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_35_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_36_n_0\,
      O => \o_readColorCode[1]_INST_0_i_13_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_37_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_38_n_0\,
      O => \o_readColorCode[1]_INST_0_i_14_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_39_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_40_n_0\,
      O => \o_readColorCode[1]_INST_0_i_15_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_41_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_42_n_0\,
      O => \o_readColorCode[1]_INST_0_i_16_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_43_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_44_n_0\,
      O => \o_readColorCode[1]_INST_0_i_17_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_45_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_46_n_0\,
      O => \o_readColorCode[1]_INST_0_i_18_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_47_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_48_n_0\,
      O => \o_readColorCode[1]_INST_0_i_19_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_5_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_6_n_0\,
      O => \o_readColorCode[1]_INST_0_i_2_n_0\,
      S => i_readActorID(1)
    );
\o_readColorCode[1]_INST_0_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_49_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_50_n_0\,
      O => \o_readColorCode[1]_INST_0_i_20_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_51_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_52_n_0\,
      O => \o_readColorCode[1]_INST_0_i_21_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_53_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_54_n_0\,
      O => \o_readColorCode[1]_INST_0_i_22_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[12].uut_n_1\,
      I1 => \genTile[13].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_23_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[14].uut_n_1\,
      I1 => \genTile[15].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_24_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[8].uut_n_1\,
      I1 => \genTile[9].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_25_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[10].uut_n_1\,
      I1 => \genTile[11].uut_n_2\,
      O => \o_readColorCode[1]_INST_0_i_26_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[4].uut_n_1\,
      I1 => \genTile[5].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_27_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[6].uut_n_1\,
      I1 => \genTile[7].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_28_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => o_read_colorCode(1),
      I1 => \genTile[1].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_29_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[1]_INST_0_i_7_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_8_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[1]_INST_0_i_9_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[1]_INST_0_i_10_n_0\,
      O => \o_readColorCode[1]_INST_0_i_3_n_0\
    );
\o_readColorCode[1]_INST_0_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[2].uut_n_1\,
      I1 => \genTile[3].uut_n_2\,
      O => \o_readColorCode[1]_INST_0_i_30_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[28].uut_n_1\,
      I1 => \genTile[29].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_31_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[30].uut_n_1\,
      I1 => \genTile[31].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_32_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[24].uut_n_1\,
      I1 => \genTile[25].uut_n_2\,
      O => \o_readColorCode[1]_INST_0_i_33_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[26].uut_n_2\,
      I1 => \genTile[27].uut_n_5\,
      O => \o_readColorCode[1]_INST_0_i_34_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[20].uut_n_1\,
      I1 => \genTile[21].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_35_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[22].uut_n_1\,
      I1 => \genTile[23].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_36_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[16].uut_n_1\,
      I1 => \genTile[17].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_37_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[18].uut_n_1\,
      I1 => \genTile[19].uut_n_2\,
      O => \o_readColorCode[1]_INST_0_i_38_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[44].uut_n_1\,
      I1 => \genTile[45].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_39_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[1]_INST_0_i_11_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_12_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[1]_INST_0_i_13_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[1]_INST_0_i_14_n_0\,
      O => \o_readColorCode[1]_INST_0_i_4_n_0\
    );
\o_readColorCode[1]_INST_0_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[46].uut_n_1\,
      I1 => \genTile[47].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_40_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[40].uut_n_1\,
      I1 => \genTile[41].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_41_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[42].uut_n_1\,
      I1 => \genTile[43].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_42_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[36].uut_n_1\,
      I1 => \genTile[37].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_43_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[38].uut_n_1\,
      I1 => \genTile[39].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_44_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[32].uut_n_1\,
      I1 => \genTile[33].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_45_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[34].uut_n_1\,
      I1 => \genTile[35].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_46_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[60].uut_n_1\,
      I1 => \genTile[61].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_47_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[62].uut_n_1\,
      I1 => \genTile[63].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_48_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[56].uut_n_2\,
      I1 => \genTile[57].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_49_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[1]_INST_0_i_15_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_16_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[1]_INST_0_i_17_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[1]_INST_0_i_18_n_0\,
      O => \o_readColorCode[1]_INST_0_i_5_n_0\
    );
\o_readColorCode[1]_INST_0_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[58].uut_n_1\,
      I1 => \genTile[59].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_50_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[52].uut_n_1\,
      I1 => \genTile[53].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_51_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[54].uut_n_1\,
      I1 => \genTile[55].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_52_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[48].uut_n_1\,
      I1 => \genTile[49].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_53_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[50].uut_n_1\,
      I1 => \genTile[51].uut_n_1\,
      O => \o_readColorCode[1]_INST_0_i_54_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[1]_INST_0_i_19_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_20_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[1]_INST_0_i_21_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[1]_INST_0_i_22_n_0\,
      O => \o_readColorCode[1]_INST_0_i_6_n_0\
    );
\o_readColorCode[1]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_23_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_24_n_0\,
      O => \o_readColorCode[1]_INST_0_i_7_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_25_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_26_n_0\,
      O => \o_readColorCode[1]_INST_0_i_8_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[1]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[1]_INST_0_i_27_n_0\,
      I1 => \o_readColorCode[1]_INST_0_i_28_n_0\,
      O => \o_readColorCode[1]_INST_0_i_9_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_1_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_2_n_0\,
      O => o_readColorCode(2),
      S => i_readActorID(2)
    );
\o_readColorCode[2]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_3_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_4_n_0\,
      O => \o_readColorCode[2]_INST_0_i_1_n_0\,
      S => i_readActorID(1)
    );
\o_readColorCode[2]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_29_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_30_n_0\,
      O => \o_readColorCode[2]_INST_0_i_10_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_31_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_32_n_0\,
      O => \o_readColorCode[2]_INST_0_i_11_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_33_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_34_n_0\,
      O => \o_readColorCode[2]_INST_0_i_12_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_35_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_36_n_0\,
      O => \o_readColorCode[2]_INST_0_i_13_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_37_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_38_n_0\,
      O => \o_readColorCode[2]_INST_0_i_14_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_39_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_40_n_0\,
      O => \o_readColorCode[2]_INST_0_i_15_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_41_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_42_n_0\,
      O => \o_readColorCode[2]_INST_0_i_16_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_43_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_44_n_0\,
      O => \o_readColorCode[2]_INST_0_i_17_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_45_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_46_n_0\,
      O => \o_readColorCode[2]_INST_0_i_18_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_47_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_48_n_0\,
      O => \o_readColorCode[2]_INST_0_i_19_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_5_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_6_n_0\,
      O => \o_readColorCode[2]_INST_0_i_2_n_0\,
      S => i_readActorID(1)
    );
\o_readColorCode[2]_INST_0_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_49_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_50_n_0\,
      O => \o_readColorCode[2]_INST_0_i_20_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_51_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_52_n_0\,
      O => \o_readColorCode[2]_INST_0_i_21_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_53_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_54_n_0\,
      O => \o_readColorCode[2]_INST_0_i_22_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[12].uut_n_2\,
      I1 => \genTile[13].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_23_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[14].uut_n_2\,
      I1 => \genTile[15].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_24_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[8].uut_n_2\,
      I1 => \genTile[9].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_25_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[10].uut_n_2\,
      I1 => \genTile[11].uut_n_3\,
      O => \o_readColorCode[2]_INST_0_i_26_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[4].uut_n_2\,
      I1 => \genTile[5].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_27_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[6].uut_n_2\,
      I1 => \genTile[7].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_28_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => o_read_colorCode(2),
      I1 => \genTile[1].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_29_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[2]_INST_0_i_7_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_8_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[2]_INST_0_i_9_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[2]_INST_0_i_10_n_0\,
      O => \o_readColorCode[2]_INST_0_i_3_n_0\
    );
\o_readColorCode[2]_INST_0_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[2].uut_n_2\,
      I1 => \genTile[3].uut_n_3\,
      O => \o_readColorCode[2]_INST_0_i_30_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[28].uut_n_2\,
      I1 => \genTile[29].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_31_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[30].uut_n_2\,
      I1 => \genTile[31].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_32_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[24].uut_n_2\,
      I1 => \genTile[25].uut_n_3\,
      O => \o_readColorCode[2]_INST_0_i_33_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[26].uut_n_3\,
      I1 => \genTile[27].uut_n_6\,
      O => \o_readColorCode[2]_INST_0_i_34_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[20].uut_n_2\,
      I1 => \genTile[21].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_35_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[22].uut_n_2\,
      I1 => \genTile[23].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_36_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[16].uut_n_2\,
      I1 => \genTile[17].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_37_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[18].uut_n_2\,
      I1 => \genTile[19].uut_n_3\,
      O => \o_readColorCode[2]_INST_0_i_38_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[44].uut_n_2\,
      I1 => \genTile[45].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_39_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[2]_INST_0_i_11_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_12_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[2]_INST_0_i_13_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[2]_INST_0_i_14_n_0\,
      O => \o_readColorCode[2]_INST_0_i_4_n_0\
    );
\o_readColorCode[2]_INST_0_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[46].uut_n_2\,
      I1 => \genTile[47].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_40_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[40].uut_n_2\,
      I1 => \genTile[41].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_41_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[42].uut_n_2\,
      I1 => \genTile[43].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_42_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[36].uut_n_2\,
      I1 => \genTile[37].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_43_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[38].uut_n_2\,
      I1 => \genTile[39].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_44_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[32].uut_n_2\,
      I1 => \genTile[33].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_45_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[34].uut_n_2\,
      I1 => \genTile[35].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_46_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[60].uut_n_2\,
      I1 => \genTile[61].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_47_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[62].uut_n_2\,
      I1 => \genTile[63].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_48_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[56].uut_n_3\,
      I1 => \genTile[57].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_49_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[2]_INST_0_i_15_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_16_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[2]_INST_0_i_17_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[2]_INST_0_i_18_n_0\,
      O => \o_readColorCode[2]_INST_0_i_5_n_0\
    );
\o_readColorCode[2]_INST_0_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[58].uut_n_2\,
      I1 => \genTile[59].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_50_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[52].uut_n_2\,
      I1 => \genTile[53].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_51_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[54].uut_n_2\,
      I1 => \genTile[55].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_52_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[48].uut_n_2\,
      I1 => \genTile[49].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_53_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[50].uut_n_2\,
      I1 => \genTile[51].uut_n_2\,
      O => \o_readColorCode[2]_INST_0_i_54_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[2]_INST_0_i_19_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_20_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[2]_INST_0_i_21_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[2]_INST_0_i_22_n_0\,
      O => \o_readColorCode[2]_INST_0_i_6_n_0\
    );
\o_readColorCode[2]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_23_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_24_n_0\,
      O => \o_readColorCode[2]_INST_0_i_7_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_25_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_26_n_0\,
      O => \o_readColorCode[2]_INST_0_i_8_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[2]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[2]_INST_0_i_27_n_0\,
      I1 => \o_readColorCode[2]_INST_0_i_28_n_0\,
      O => \o_readColorCode[2]_INST_0_i_9_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_1_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_2_n_0\,
      O => o_readColorCode(3),
      S => i_readActorID(2)
    );
\o_readColorCode[3]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_3_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_4_n_0\,
      O => \o_readColorCode[3]_INST_0_i_1_n_0\,
      S => i_readActorID(1)
    );
\o_readColorCode[3]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_29_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_30_n_0\,
      O => \o_readColorCode[3]_INST_0_i_10_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_31_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_32_n_0\,
      O => \o_readColorCode[3]_INST_0_i_11_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_33_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_34_n_0\,
      O => \o_readColorCode[3]_INST_0_i_12_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_35_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_36_n_0\,
      O => \o_readColorCode[3]_INST_0_i_13_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_37_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_38_n_0\,
      O => \o_readColorCode[3]_INST_0_i_14_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_39_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_40_n_0\,
      O => \o_readColorCode[3]_INST_0_i_15_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_41_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_42_n_0\,
      O => \o_readColorCode[3]_INST_0_i_16_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_43_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_44_n_0\,
      O => \o_readColorCode[3]_INST_0_i_17_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_45_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_46_n_0\,
      O => \o_readColorCode[3]_INST_0_i_18_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_47_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_48_n_0\,
      O => \o_readColorCode[3]_INST_0_i_19_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_5_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_6_n_0\,
      O => \o_readColorCode[3]_INST_0_i_2_n_0\,
      S => i_readActorID(1)
    );
\o_readColorCode[3]_INST_0_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_49_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_50_n_0\,
      O => \o_readColorCode[3]_INST_0_i_20_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_51_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_52_n_0\,
      O => \o_readColorCode[3]_INST_0_i_21_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_53_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_54_n_0\,
      O => \o_readColorCode[3]_INST_0_i_22_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[12].uut_n_3\,
      I1 => \genTile[13].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_23_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[14].uut_n_3\,
      I1 => \genTile[15].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_24_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[8].uut_n_3\,
      I1 => \genTile[9].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_25_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[10].uut_n_3\,
      I1 => \genTile[11].uut_n_4\,
      O => \o_readColorCode[3]_INST_0_i_26_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[4].uut_n_3\,
      I1 => \genTile[5].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_27_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[6].uut_n_3\,
      I1 => \genTile[7].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_28_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => o_read_colorCode(3),
      I1 => \genTile[1].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_29_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[3]_INST_0_i_7_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_8_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[3]_INST_0_i_9_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[3]_INST_0_i_10_n_0\,
      O => \o_readColorCode[3]_INST_0_i_3_n_0\
    );
\o_readColorCode[3]_INST_0_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[2].uut_n_3\,
      I1 => \genTile[3].uut_n_4\,
      O => \o_readColorCode[3]_INST_0_i_30_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[28].uut_n_3\,
      I1 => \genTile[29].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_31_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[30].uut_n_3\,
      I1 => \genTile[31].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_32_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[24].uut_n_3\,
      I1 => \genTile[25].uut_n_4\,
      O => \o_readColorCode[3]_INST_0_i_33_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[26].uut_n_4\,
      I1 => \genTile[27].uut_n_7\,
      O => \o_readColorCode[3]_INST_0_i_34_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[20].uut_n_3\,
      I1 => \genTile[21].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_35_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[22].uut_n_3\,
      I1 => \genTile[23].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_36_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[16].uut_n_3\,
      I1 => \genTile[17].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_37_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[18].uut_n_3\,
      I1 => \genTile[19].uut_n_4\,
      O => \o_readColorCode[3]_INST_0_i_38_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[44].uut_n_3\,
      I1 => \genTile[45].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_39_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[3]_INST_0_i_11_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_12_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[3]_INST_0_i_13_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[3]_INST_0_i_14_n_0\,
      O => \o_readColorCode[3]_INST_0_i_4_n_0\
    );
\o_readColorCode[3]_INST_0_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[46].uut_n_3\,
      I1 => \genTile[47].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_40_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[40].uut_n_3\,
      I1 => \genTile[41].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_41_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[42].uut_n_3\,
      I1 => \genTile[43].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_42_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[36].uut_n_3\,
      I1 => \genTile[37].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_43_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[38].uut_n_3\,
      I1 => \genTile[39].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_44_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[32].uut_n_3\,
      I1 => \genTile[33].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_45_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[34].uut_n_3\,
      I1 => \genTile[35].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_46_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[60].uut_n_3\,
      I1 => \genTile[61].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_47_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[62].uut_n_3\,
      I1 => \genTile[63].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_48_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[56].uut_n_4\,
      I1 => \genTile[57].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_49_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[3]_INST_0_i_15_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_16_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[3]_INST_0_i_17_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[3]_INST_0_i_18_n_0\,
      O => \o_readColorCode[3]_INST_0_i_5_n_0\
    );
\o_readColorCode[3]_INST_0_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[58].uut_n_3\,
      I1 => \genTile[59].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_50_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[52].uut_n_3\,
      I1 => \genTile[53].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_51_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[54].uut_n_3\,
      I1 => \genTile[55].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_52_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[48].uut_n_3\,
      I1 => \genTile[49].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_53_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \genTile[50].uut_n_3\,
      I1 => \genTile[51].uut_n_3\,
      O => \o_readColorCode[3]_INST_0_i_54_n_0\,
      S => i_readTileID(0)
    );
\o_readColorCode[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o_readColorCode[3]_INST_0_i_19_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_20_n_0\,
      I2 => i_readActorID(0),
      I3 => \o_readColorCode[3]_INST_0_i_21_n_0\,
      I4 => i_readTileID(2),
      I5 => \o_readColorCode[3]_INST_0_i_22_n_0\,
      O => \o_readColorCode[3]_INST_0_i_6_n_0\
    );
\o_readColorCode[3]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_23_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_24_n_0\,
      O => \o_readColorCode[3]_INST_0_i_7_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_25_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_26_n_0\,
      O => \o_readColorCode[3]_INST_0_i_8_n_0\,
      S => i_readTileID(1)
    );
\o_readColorCode[3]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \o_readColorCode[3]_INST_0_i_27_n_0\,
      I1 => \o_readColorCode[3]_INST_0_i_28_n_0\,
      O => \o_readColorCode[3]_INST_0_i_9_n_0\,
      S => i_readTileID(1)
    );
\tile_reg_0_63_0_2_i_2__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => i_writeTileID(2),
      I1 => i_writeTileID(1),
      I2 => i_writeTileID(0),
      O => \tile_reg_0_63_0_2_i_2__0__0_n_0\
    );
\tile_reg_0_63_0_2_i_2__1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => i_writeTileID(2),
      I1 => i_writeTileID(0),
      I2 => i_writeTileID(1),
      O => \tile_reg_0_63_0_2_i_2__1__0_n_0\
    );
\tile_reg_0_63_0_2_i_2__2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => i_writeTileID(2),
      I1 => i_writeTileID(0),
      I2 => i_writeTileID(1),
      O => \tile_reg_0_63_0_2_i_2__2__0_n_0\
    );
\tile_reg_0_63_0_2_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => i_writeTileID(2),
      I1 => i_writeTileID(0),
      I2 => i_writeTileID(1),
      O => \tile_reg_0_63_0_2_i_2__3_n_0\
    );
\tile_reg_64_127_0_2_i_2__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => i_writeActorID(2),
      I1 => i_writeActorID(1),
      I2 => i_writeActorID(0),
      O => \tile_reg_64_127_0_2_i_2__0__0_n_0\
    );
\tile_reg_64_127_0_2_i_2__1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => i_writeActorID(2),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(1),
      O => \tile_reg_64_127_0_2_i_2__1__0_n_0\
    );
\tile_reg_64_127_0_2_i_2__2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => i_writeActorID(2),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(1),
      O => \tile_reg_64_127_0_2_i_2__2__0_n_0\
    );
\tile_reg_64_127_0_2_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => i_writeActorID(2),
      I1 => i_writeActorID(0),
      I2 => i_writeActorID(1),
      O => \tile_reg_64_127_0_2_i_2__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity atelier4_TileBufferActor_0_0 is
  port (
    i_readActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_readTileID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_readPosX : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_readPosY : in STD_LOGIC_VECTOR ( 3 downto 0 );
    o_readColorCode : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_writeActorID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_writeTileID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_writePosX : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_writePosY : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_writeColorCode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_we : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of atelier4_TileBufferActor_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of atelier4_TileBufferActor_0_0 : entity is "atelier4_TileBufferActor_0_0,TileBufferActor,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of atelier4_TileBufferActor_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of atelier4_TileBufferActor_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of atelier4_TileBufferActor_0_0 : entity is "TileBufferActor,Vivado 2020.2";
end atelier4_TileBufferActor_0_0;

architecture STRUCTURE of atelier4_TileBufferActor_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of i_clk : signal is "xilinx.com:signal:clock:1.0 i_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of i_clk : signal is "XIL_INTERFACENAME i_clk, ASSOCIATED_RESET i_reset, FREQ_HZ 74250000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of i_reset : signal is "xilinx.com:signal:reset:1.0 i_reset RST";
  attribute x_interface_parameter of i_reset : signal is "XIL_INTERFACENAME i_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
U0: entity work.atelier4_TileBufferActor_0_0_TileBufferActor
     port map (
      ADDRA(5 downto 4) => i_readPosX(1 downto 0),
      ADDRA(3 downto 0) => i_readPosY(3 downto 0),
      ADDRD(5 downto 4) => i_writePosX(1 downto 0),
      ADDRD(3 downto 0) => i_writePosY(3 downto 0),
      i_clk => i_clk,
      i_readActorID(2 downto 0) => i_readActorID(2 downto 0),
      i_readPosX(1 downto 0) => i_readPosX(3 downto 2),
      i_readTileID(2 downto 0) => i_readTileID(2 downto 0),
      i_we => i_we,
      i_writeActorID(2 downto 0) => i_writeActorID(2 downto 0),
      i_writeColorCode(3 downto 0) => i_writeColorCode(3 downto 0),
      i_writePosX(1 downto 0) => i_writePosX(3 downto 2),
      i_writeTileID(2 downto 0) => i_writeTileID(2 downto 0),
      o_readColorCode(3 downto 0) => o_readColorCode(3 downto 0)
    );
end STRUCTURE;
