# compile vhdl design source files
vhdl xil_defaultlib  \
"counter_tbw_func_synth.vhd" \
"../../../../../Tutorial.srcs/sim_1/new/tb_counter.vhd" \

# Do not sort compile order
nosort
