
*** Running vivado
    with args -log Lock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lock.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Lock.tcl -notrace
Command: synth_design -top Lock -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 306.523 ; gain = 81.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lock' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:356]
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:185]
INFO: [Synth 8-638] synthesizing module 'encoder83' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:85]
INFO: [Synth 8-256] done synthesizing module 'encoder83' (1#1) [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:85]
INFO: [Synth 8-256] done synthesizing module 'CPU' (2#1) [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:185]
INFO: [Synth 8-638] synthesizing module 'memory' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:116]
WARNING: [Synth 8-567] referenced signal 'stat' should be on the sensitivity list [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:131]
WARNING: [Synth 8-567] referenced signal 'in' should be on the sensitivity list [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:131]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:116]
INFO: [Synth 8-638] synthesizing module 'display' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:51]
INFO: [Synth 8-638] synthesizing module 'translator' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:22]
INFO: [Synth 8-256] done synthesizing module 'translator' (4#1) [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:22]
INFO: [Synth 8-256] done synthesizing module 'display' (5#1) [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:51]
INFO: [Synth 8-256] done synthesizing module 'Lock' (6#1) [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:356]
WARNING: [Synth 8-3331] design memory has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 345.598 ; gain = 120.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 345.598 ; gain = 120.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/constrs_1/new/c.xdc]
Finished Parsing XDC File [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/constrs_1/new/c.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/constrs_1/new/c.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 642.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "times1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "times1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'r_out_reg' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'times1_reg' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'step_reg' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'init_reg' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'password_reg[0]' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'password_reg[1]' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'password_reg[2]' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'password_reg[3]' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 24    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 58    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module encoder83 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
Module memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 23    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module translator 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      8 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cpu/memclk_reg was removed.  [D:/lalala/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:327]
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'cpu/select_reg[7]' (FDE) to 'cpu/select_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/select_reg[6]' (FDE) to 'cpu/select_reg[5]'
INFO: [Synth 8-3886] merging instance 'cpu/select_reg[5]' (FDE) to 'cpu/select_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/select_reg[4]' (FDE) to 'cpu/select_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/select_reg[3]' (FDE) to 'cpu/select_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/select_reg[1]' (FDE) to 'cpu/select_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cpu/select_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\screen/t/out_reg[0] )
WARNING: [Synth 8-3332] Sequential element (screen/t/out_reg[0]) is unused and will be removed from module Lock.
WARNING: [Synth 8-3332] Sequential element (cpu/select_reg[0]) is unused and will be removed from module Lock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |    22|
|4     |LUT2   |    18|
|5     |LUT3   |    16|
|6     |LUT4   |    32|
|7     |LUT5   |    24|
|8     |LUT6   |    61|
|9     |FDRE   |    64|
|10    |LD     |    16|
|11    |LDC    |     9|
|12    |LDP    |     6|
|13    |IBUF   |     9|
|14    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |   311|
|2     |  cpu       |CPU        |   156|
|3     |    encoder |encoder83  |    23|
|4     |  mem       |memory     |    66|
|5     |  screen    |display    |    51|
|6     |    t       |translator |    20|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 642.777 ; gain = 417.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 642.777 ; gain = 120.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 642.777 ; gain = 417.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 9 instances
  LDP => LDPE: 6 instances

38 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 642.777 ; gain = 420.848
INFO: [Common 17-1381] The checkpoint 'D:/lalala/ElectricPasswordLock/ElectricPasswordLock.runs/synth_1/Lock.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 642.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 11:19:38 2017...
