Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  7 11:08:33 2025
| Host         : DESKTOP-FEDBMRF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     5           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (573)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (573)
--------------------------------
 There are 573 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.060        0.000                      0                 1278        0.006        0.000                      0                 1278        2.000        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.060        0.000                      0                 1278        0.075        0.000                      0                 1278        3.500        0.000                       0                   575  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.060        0.000                      0                 1278        0.075        0.000                      0                 1278        3.500        0.000                       0                   575  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.060        0.000                      0                 1278        0.006        0.000                      0                 1278  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.060        0.000                      0                 1278        0.006        0.000                      0                 1278  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.134ns (18.379%)  route 5.036ns (81.621%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 6.428 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.652     5.234    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y70         FDRE                                         r  spi_m/payload_byte_length_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.597     6.428    spi_m/clk_out1
    SLICE_X97Y70         FDRE                                         r  spi_m/payload_byte_length_reg[3]/C
                         clock pessimism              0.567     6.995    
                         clock uncertainty           -0.069     6.925    
    SLICE_X97Y70         FDRE (Setup_fdre_C_R)       -0.632     6.293    spi_m/payload_byte_length_reg[3]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[10]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[10]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[4]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[4]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[5]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[5]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[6]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[6]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[7]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[7]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[9]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[9]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 1.134ns (18.654%)  route 4.945ns (81.346%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 6.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.561     5.143    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y72         FDRE                                         r  spi_m/payload_byte_length_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.594     6.425    spi_m/clk_out1
    SLICE_X97Y72         FDRE                                         r  spi_m/payload_byte_length_reg[8]/C
                         clock pessimism              0.567     6.992    
                         clock uncertainty           -0.069     6.922    
    SLICE_X97Y72         FDRE (Setup_fdre_C_R)       -0.632     6.290    spi_m/payload_byte_length_reg[8]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 spi_m/w5500state_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.598ns (27.973%)  route 4.115ns (72.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 6.431 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.767    -0.949    spi_m/clk_out1
    SLICE_X100Y73        FDRE                                         r  spi_m/w5500state_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDRE (Prop_fdre_C_Q)         0.518    -0.431 f  spi_m/w5500state_next_reg[1]/Q
                         net (fo=29, routed)          1.397     0.966    spi_m/w5500state_next_reg_n_0_[1]
    SLICE_X102Y77        LUT4 (Prop_lut4_I0_O)        0.150     1.116 r  spi_m/payload_byte_length[10]_i_24/O
                         net (fo=3, routed)           0.487     1.602    spi_m/payload_byte_length[10]_i_24_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I2_O)        0.328     1.930 f  spi_m/payload_byte_length[10]_i_14/O
                         net (fo=2, routed)           0.495     2.425    spi_m/payload_byte_length[10]_i_14_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.124     2.549 f  spi_m/payload_byte_length[10]_i_6/O
                         net (fo=3, routed)           0.616     3.165    spi_m/payload_byte_length[10]_i_6_n_0
    SLICE_X102Y72        LUT5 (Prop_lut5_I2_O)        0.150     3.315 r  spi_m/raw_payload_buffer[31]_i_3/O
                         net (fo=2, routed)           0.472     3.787    spi_m/raw_payload_buffer[31]_i_3_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I5_O)        0.328     4.115 r  spi_m/raw_payload_buffer[28]_i_1/O
                         net (fo=4, routed)           0.649     4.763    spi_m/raw_payload_buffer[28]_i_1_n_0
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.600     6.431    spi_m/clk_out1
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[17]/C
                         clock pessimism              0.605     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X100Y67        FDSE (Setup_fdse_C_S)       -0.524     6.442    spi_m/raw_payload_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 spi_m/w5500state_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.598ns (27.973%)  route 4.115ns (72.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 6.431 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.767    -0.949    spi_m/clk_out1
    SLICE_X100Y73        FDRE                                         r  spi_m/w5500state_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDRE (Prop_fdre_C_Q)         0.518    -0.431 f  spi_m/w5500state_next_reg[1]/Q
                         net (fo=29, routed)          1.397     0.966    spi_m/w5500state_next_reg_n_0_[1]
    SLICE_X102Y77        LUT4 (Prop_lut4_I0_O)        0.150     1.116 r  spi_m/payload_byte_length[10]_i_24/O
                         net (fo=3, routed)           0.487     1.602    spi_m/payload_byte_length[10]_i_24_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I2_O)        0.328     1.930 f  spi_m/payload_byte_length[10]_i_14/O
                         net (fo=2, routed)           0.495     2.425    spi_m/payload_byte_length[10]_i_14_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.124     2.549 f  spi_m/payload_byte_length[10]_i_6/O
                         net (fo=3, routed)           0.616     3.165    spi_m/payload_byte_length[10]_i_6_n_0
    SLICE_X102Y72        LUT5 (Prop_lut5_I2_O)        0.150     3.315 r  spi_m/raw_payload_buffer[31]_i_3/O
                         net (fo=2, routed)           0.472     3.787    spi_m/raw_payload_buffer[31]_i_3_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I5_O)        0.328     4.115 r  spi_m/raw_payload_buffer[28]_i_1/O
                         net (fo=4, routed)           0.649     4.763    spi_m/raw_payload_buffer[28]_i_1_n_0
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.600     6.431    spi_m/clk_out1
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[18]/C
                         clock pessimism              0.605     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X100Y67        FDSE (Setup_fdse_C_S)       -0.524     6.442    spi_m/raw_payload_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  1.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.750%)  route 0.290ns (67.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X105Y67        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/Q
                         net (fo=1, routed)           0.290    -0.199    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X5Y24         RAMB18E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.916    -0.823    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X5Y24         RAMB18E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.570    
    RAMB18_X5Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.274    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X99Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/shift_payload_buffer_reg[16]/Q
                         net (fo=1, routed)           0.054    -0.434    spi_m/shift_payload_buffer[16]
    SLICE_X98Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.389 r  spi_m/shift_payload_buffer[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    spi_m/p_1_in[24]
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.870    -0.870    spi_m/clk_out1
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[24]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X98Y67         FDCE (Hold_fdce_C_D)         0.121    -0.495    spi_m/shift_payload_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 spi_m/tx_write_pointer_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X103Y66        FDSE                                         r  spi_m/tx_write_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDSE (Prop_fdse_C_Q)         0.141    -0.487 r  spi_m/tx_write_pointer_reg[4]/Q
                         net (fo=3, routed)           0.066    -0.421    spi_m/data1[12]
    SLICE_X102Y66        LUT6 (Prop_lut6_I3_O)        0.045    -0.376 r  spi_m/spi_header[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.376    spi_m/spi_header0_in[12]
    SLICE_X102Y66        FDRE                                         r  spi_m/spi_header_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.871    -0.869    spi_m/clk_out1
    SLICE_X102Y66        FDRE                                         r  spi_m/spi_header_reg[12]/C
                         clock pessimism              0.253    -0.615    
    SLICE_X102Y66        FDRE (Hold_fdre_C_D)         0.121    -0.494    spi_m/spi_header_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.580    -0.651    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.455    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.849    -0.891    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.239    -0.651    
    SLICE_X87Y62         FDRE (Hold_fdre_C_D)         0.075    -0.576    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.431    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X103Y65        FDRE (Hold_fdre_C_D)         0.075    -0.552    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.605    -0.626    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.430    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.875    -0.865    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.626    
    SLICE_X105Y62        FDRE (Hold_fdre_C_D)         0.075    -0.551    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X99Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/shift_payload_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.401    spi_m/shift_payload_buffer[0]
    SLICE_X98Y67         LUT4 (Prop_lut4_I3_O)        0.048    -0.353 r  spi_m/shift_payload_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    spi_m/p_1_in[8]
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.870    -0.870    spi_m/clk_out1
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[8]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X98Y67         FDCE (Hold_fdce_C_D)         0.131    -0.485    spi_m/shift_payload_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.610%)  route 0.234ns (62.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.605    -0.626    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X91Y59         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=4, routed)           0.234    -0.252    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[5]
    RAMB18_X4Y24         RAMB18E1                                     r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.913    -0.826    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y24         RAMB18E1                                     r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X4Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.389    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.601    -0.630    spi_m/clk_out1
    SLICE_X97Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  spi_m/shift_payload_buffer_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.402    spi_m/shift_payload_buffer[12]
    SLICE_X96Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.357 r  spi_m/shift_payload_buffer[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    spi_m/p_1_in[20]
    SLICE_X96Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.869    -0.871    spi_m/clk_out1
    SLICE_X96Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/C
                         clock pessimism              0.253    -0.617    
    SLICE_X96Y67         FDCE (Hold_fdce_C_D)         0.120    -0.497    spi_m/shift_payload_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 spi_m/spi_header_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.574%)  route 0.111ns (37.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X103Y67        FDRE                                         r  spi_m/spi_header_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  spi_m/spi_header_reg[8]/Q
                         net (fo=1, routed)           0.111    -0.377    spi_m/u_w5500_axi_data_streamer/tdata_reg[7]_1[3]
    SLICE_X104Y66        LUT5 (Prop_lut5_I0_O)        0.045    -0.332 r  spi_m/u_w5500_axi_data_streamer/tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    spi_m/u_w5500_axi_data_streamer/tdata[0]_i_1_n_0
    SLICE_X104Y66        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X104Y66        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/C
                         clock pessimism              0.274    -0.593    
    SLICE_X104Y66        FDCE (Hold_fdce_C_D)         0.121    -0.472    spi_m/u_w5500_axi_data_streamer/tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y24     extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y24     extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y26     spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y26     spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y25     spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y25     spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y22     txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y22     txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y24     txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y24     txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y64    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y64    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y60     extdatahandler/GEN_TEST_1.header_byte_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y60     extdatahandler/GEN_TEST_1.header_byte_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y62     extdatahandler/GEN_TEST_1.header_byte_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y62     extdatahandler/GEN_TEST_1.header_byte_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y64    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y64    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y60     extdatahandler/GEN_TEST_1.header_byte_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y60     extdatahandler/GEN_TEST_1.header_byte_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y62     extdatahandler/GEN_TEST_1.header_byte_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y62     extdatahandler/GEN_TEST_1.header_byte_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.134ns (18.379%)  route 5.036ns (81.621%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 6.428 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.652     5.234    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y70         FDRE                                         r  spi_m/payload_byte_length_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.597     6.428    spi_m/clk_out1
    SLICE_X97Y70         FDRE                                         r  spi_m/payload_byte_length_reg[3]/C
                         clock pessimism              0.567     6.995    
                         clock uncertainty           -0.069     6.926    
    SLICE_X97Y70         FDRE (Setup_fdre_C_R)       -0.632     6.294    spi_m/payload_byte_length_reg[3]
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[10]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.925    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.293    spi_m/payload_byte_length_reg[10]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[4]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.925    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.293    spi_m/payload_byte_length_reg[4]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[5]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.925    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.293    spi_m/payload_byte_length_reg[5]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[6]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.925    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.293    spi_m/payload_byte_length_reg[6]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[7]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.925    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.293    spi_m/payload_byte_length_reg[7]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[9]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.925    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.293    spi_m/payload_byte_length_reg[9]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 1.134ns (18.654%)  route 4.945ns (81.346%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 6.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.561     5.143    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y72         FDRE                                         r  spi_m/payload_byte_length_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.594     6.425    spi_m/clk_out1
    SLICE_X97Y72         FDRE                                         r  spi_m/payload_byte_length_reg[8]/C
                         clock pessimism              0.567     6.992    
                         clock uncertainty           -0.069     6.923    
    SLICE_X97Y72         FDRE (Setup_fdre_C_R)       -0.632     6.291    spi_m/payload_byte_length_reg[8]
  -------------------------------------------------------------------
                         required time                          6.291    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 spi_m/w5500state_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.598ns (27.973%)  route 4.115ns (72.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 6.431 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.767    -0.949    spi_m/clk_out1
    SLICE_X100Y73        FDRE                                         r  spi_m/w5500state_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDRE (Prop_fdre_C_Q)         0.518    -0.431 f  spi_m/w5500state_next_reg[1]/Q
                         net (fo=29, routed)          1.397     0.966    spi_m/w5500state_next_reg_n_0_[1]
    SLICE_X102Y77        LUT4 (Prop_lut4_I0_O)        0.150     1.116 r  spi_m/payload_byte_length[10]_i_24/O
                         net (fo=3, routed)           0.487     1.602    spi_m/payload_byte_length[10]_i_24_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I2_O)        0.328     1.930 f  spi_m/payload_byte_length[10]_i_14/O
                         net (fo=2, routed)           0.495     2.425    spi_m/payload_byte_length[10]_i_14_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.124     2.549 f  spi_m/payload_byte_length[10]_i_6/O
                         net (fo=3, routed)           0.616     3.165    spi_m/payload_byte_length[10]_i_6_n_0
    SLICE_X102Y72        LUT5 (Prop_lut5_I2_O)        0.150     3.315 r  spi_m/raw_payload_buffer[31]_i_3/O
                         net (fo=2, routed)           0.472     3.787    spi_m/raw_payload_buffer[31]_i_3_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I5_O)        0.328     4.115 r  spi_m/raw_payload_buffer[28]_i_1/O
                         net (fo=4, routed)           0.649     4.763    spi_m/raw_payload_buffer[28]_i_1_n_0
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.600     6.431    spi_m/clk_out1
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[17]/C
                         clock pessimism              0.605     7.036    
                         clock uncertainty           -0.069     6.967    
    SLICE_X100Y67        FDSE (Setup_fdse_C_S)       -0.524     6.443    spi_m/raw_payload_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 spi_m/w5500state_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.598ns (27.973%)  route 4.115ns (72.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 6.431 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.767    -0.949    spi_m/clk_out1
    SLICE_X100Y73        FDRE                                         r  spi_m/w5500state_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDRE (Prop_fdre_C_Q)         0.518    -0.431 f  spi_m/w5500state_next_reg[1]/Q
                         net (fo=29, routed)          1.397     0.966    spi_m/w5500state_next_reg_n_0_[1]
    SLICE_X102Y77        LUT4 (Prop_lut4_I0_O)        0.150     1.116 r  spi_m/payload_byte_length[10]_i_24/O
                         net (fo=3, routed)           0.487     1.602    spi_m/payload_byte_length[10]_i_24_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I2_O)        0.328     1.930 f  spi_m/payload_byte_length[10]_i_14/O
                         net (fo=2, routed)           0.495     2.425    spi_m/payload_byte_length[10]_i_14_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.124     2.549 f  spi_m/payload_byte_length[10]_i_6/O
                         net (fo=3, routed)           0.616     3.165    spi_m/payload_byte_length[10]_i_6_n_0
    SLICE_X102Y72        LUT5 (Prop_lut5_I2_O)        0.150     3.315 r  spi_m/raw_payload_buffer[31]_i_3/O
                         net (fo=2, routed)           0.472     3.787    spi_m/raw_payload_buffer[31]_i_3_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I5_O)        0.328     4.115 r  spi_m/raw_payload_buffer[28]_i_1/O
                         net (fo=4, routed)           0.649     4.763    spi_m/raw_payload_buffer[28]_i_1_n_0
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.600     6.431    spi_m/clk_out1
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[18]/C
                         clock pessimism              0.605     7.036    
                         clock uncertainty           -0.069     6.967    
    SLICE_X100Y67        FDSE (Setup_fdse_C_S)       -0.524     6.443    spi_m/raw_payload_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  1.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.750%)  route 0.290ns (67.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X105Y67        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/Q
                         net (fo=1, routed)           0.290    -0.199    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X5Y24         RAMB18E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.916    -0.823    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X5Y24         RAMB18E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.570    
    RAMB18_X5Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.274    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X99Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/shift_payload_buffer_reg[16]/Q
                         net (fo=1, routed)           0.054    -0.434    spi_m/shift_payload_buffer[16]
    SLICE_X98Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.389 r  spi_m/shift_payload_buffer[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    spi_m/p_1_in[24]
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.870    -0.870    spi_m/clk_out1
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[24]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X98Y67         FDCE (Hold_fdce_C_D)         0.121    -0.495    spi_m/shift_payload_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 spi_m/tx_write_pointer_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X103Y66        FDSE                                         r  spi_m/tx_write_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDSE (Prop_fdse_C_Q)         0.141    -0.487 r  spi_m/tx_write_pointer_reg[4]/Q
                         net (fo=3, routed)           0.066    -0.421    spi_m/data1[12]
    SLICE_X102Y66        LUT6 (Prop_lut6_I3_O)        0.045    -0.376 r  spi_m/spi_header[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.376    spi_m/spi_header0_in[12]
    SLICE_X102Y66        FDRE                                         r  spi_m/spi_header_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.871    -0.869    spi_m/clk_out1
    SLICE_X102Y66        FDRE                                         r  spi_m/spi_header_reg[12]/C
                         clock pessimism              0.253    -0.615    
    SLICE_X102Y66        FDRE (Hold_fdre_C_D)         0.121    -0.494    spi_m/spi_header_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.580    -0.651    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.455    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.849    -0.891    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.239    -0.651    
    SLICE_X87Y62         FDRE (Hold_fdre_C_D)         0.075    -0.576    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.431    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X103Y65        FDRE (Hold_fdre_C_D)         0.075    -0.552    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.605    -0.626    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.430    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.875    -0.865    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.626    
    SLICE_X105Y62        FDRE (Hold_fdre_C_D)         0.075    -0.551    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X99Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/shift_payload_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.401    spi_m/shift_payload_buffer[0]
    SLICE_X98Y67         LUT4 (Prop_lut4_I3_O)        0.048    -0.353 r  spi_m/shift_payload_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    spi_m/p_1_in[8]
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.870    -0.870    spi_m/clk_out1
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[8]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X98Y67         FDCE (Hold_fdce_C_D)         0.131    -0.485    spi_m/shift_payload_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.610%)  route 0.234ns (62.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.605    -0.626    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X91Y59         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=4, routed)           0.234    -0.252    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[5]
    RAMB18_X4Y24         RAMB18E1                                     r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.913    -0.826    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y24         RAMB18E1                                     r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X4Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.389    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.601    -0.630    spi_m/clk_out1
    SLICE_X97Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  spi_m/shift_payload_buffer_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.402    spi_m/shift_payload_buffer[12]
    SLICE_X96Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.357 r  spi_m/shift_payload_buffer[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    spi_m/p_1_in[20]
    SLICE_X96Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.869    -0.871    spi_m/clk_out1
    SLICE_X96Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/C
                         clock pessimism              0.253    -0.617    
    SLICE_X96Y67         FDCE (Hold_fdce_C_D)         0.120    -0.497    spi_m/shift_payload_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 spi_m/spi_header_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.574%)  route 0.111ns (37.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X103Y67        FDRE                                         r  spi_m/spi_header_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  spi_m/spi_header_reg[8]/Q
                         net (fo=1, routed)           0.111    -0.377    spi_m/u_w5500_axi_data_streamer/tdata_reg[7]_1[3]
    SLICE_X104Y66        LUT5 (Prop_lut5_I0_O)        0.045    -0.332 r  spi_m/u_w5500_axi_data_streamer/tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    spi_m/u_w5500_axi_data_streamer/tdata[0]_i_1_n_0
    SLICE_X104Y66        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X104Y66        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/C
                         clock pessimism              0.274    -0.593    
    SLICE_X104Y66        FDCE (Hold_fdce_C_D)         0.121    -0.472    spi_m/u_w5500_axi_data_streamer/tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y24     extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y24     extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y26     spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y26     spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y25     spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y25     spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y22     txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y22     txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y24     txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y24     txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y64    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y64    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y60     extdatahandler/GEN_TEST_1.header_byte_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y60     extdatahandler/GEN_TEST_1.header_byte_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y62     extdatahandler/GEN_TEST_1.header_byte_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y62     extdatahandler/GEN_TEST_1.header_byte_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y64    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y64    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y63     extdatahandler/FSM_sequential_GEN_TEST_1.current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y60     extdatahandler/GEN_TEST_1.header_byte_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y60     extdatahandler/GEN_TEST_1.header_byte_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y62     extdatahandler/GEN_TEST_1.header_byte_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X96Y62     extdatahandler/GEN_TEST_1.header_byte_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.134ns (18.379%)  route 5.036ns (81.621%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 6.428 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.652     5.234    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y70         FDRE                                         r  spi_m/payload_byte_length_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.597     6.428    spi_m/clk_out1
    SLICE_X97Y70         FDRE                                         r  spi_m/payload_byte_length_reg[3]/C
                         clock pessimism              0.567     6.995    
                         clock uncertainty           -0.069     6.925    
    SLICE_X97Y70         FDRE (Setup_fdre_C_R)       -0.632     6.293    spi_m/payload_byte_length_reg[3]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[10]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[10]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[4]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[4]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[5]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[5]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[6]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[6]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[7]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[7]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[9]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[9]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 1.134ns (18.654%)  route 4.945ns (81.346%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 6.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.561     5.143    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y72         FDRE                                         r  spi_m/payload_byte_length_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.594     6.425    spi_m/clk_out1
    SLICE_X97Y72         FDRE                                         r  spi_m/payload_byte_length_reg[8]/C
                         clock pessimism              0.567     6.992    
                         clock uncertainty           -0.069     6.922    
    SLICE_X97Y72         FDRE (Setup_fdre_C_R)       -0.632     6.290    spi_m/payload_byte_length_reg[8]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 spi_m/w5500state_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.598ns (27.973%)  route 4.115ns (72.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 6.431 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.767    -0.949    spi_m/clk_out1
    SLICE_X100Y73        FDRE                                         r  spi_m/w5500state_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDRE (Prop_fdre_C_Q)         0.518    -0.431 f  spi_m/w5500state_next_reg[1]/Q
                         net (fo=29, routed)          1.397     0.966    spi_m/w5500state_next_reg_n_0_[1]
    SLICE_X102Y77        LUT4 (Prop_lut4_I0_O)        0.150     1.116 r  spi_m/payload_byte_length[10]_i_24/O
                         net (fo=3, routed)           0.487     1.602    spi_m/payload_byte_length[10]_i_24_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I2_O)        0.328     1.930 f  spi_m/payload_byte_length[10]_i_14/O
                         net (fo=2, routed)           0.495     2.425    spi_m/payload_byte_length[10]_i_14_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.124     2.549 f  spi_m/payload_byte_length[10]_i_6/O
                         net (fo=3, routed)           0.616     3.165    spi_m/payload_byte_length[10]_i_6_n_0
    SLICE_X102Y72        LUT5 (Prop_lut5_I2_O)        0.150     3.315 r  spi_m/raw_payload_buffer[31]_i_3/O
                         net (fo=2, routed)           0.472     3.787    spi_m/raw_payload_buffer[31]_i_3_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I5_O)        0.328     4.115 r  spi_m/raw_payload_buffer[28]_i_1/O
                         net (fo=4, routed)           0.649     4.763    spi_m/raw_payload_buffer[28]_i_1_n_0
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.600     6.431    spi_m/clk_out1
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[17]/C
                         clock pessimism              0.605     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X100Y67        FDSE (Setup_fdse_C_S)       -0.524     6.442    spi_m/raw_payload_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 spi_m/w5500state_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.598ns (27.973%)  route 4.115ns (72.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 6.431 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.767    -0.949    spi_m/clk_out1
    SLICE_X100Y73        FDRE                                         r  spi_m/w5500state_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDRE (Prop_fdre_C_Q)         0.518    -0.431 f  spi_m/w5500state_next_reg[1]/Q
                         net (fo=29, routed)          1.397     0.966    spi_m/w5500state_next_reg_n_0_[1]
    SLICE_X102Y77        LUT4 (Prop_lut4_I0_O)        0.150     1.116 r  spi_m/payload_byte_length[10]_i_24/O
                         net (fo=3, routed)           0.487     1.602    spi_m/payload_byte_length[10]_i_24_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I2_O)        0.328     1.930 f  spi_m/payload_byte_length[10]_i_14/O
                         net (fo=2, routed)           0.495     2.425    spi_m/payload_byte_length[10]_i_14_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.124     2.549 f  spi_m/payload_byte_length[10]_i_6/O
                         net (fo=3, routed)           0.616     3.165    spi_m/payload_byte_length[10]_i_6_n_0
    SLICE_X102Y72        LUT5 (Prop_lut5_I2_O)        0.150     3.315 r  spi_m/raw_payload_buffer[31]_i_3/O
                         net (fo=2, routed)           0.472     3.787    spi_m/raw_payload_buffer[31]_i_3_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I5_O)        0.328     4.115 r  spi_m/raw_payload_buffer[28]_i_1/O
                         net (fo=4, routed)           0.649     4.763    spi_m/raw_payload_buffer[28]_i_1_n_0
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.600     6.431    spi_m/clk_out1
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[18]/C
                         clock pessimism              0.605     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X100Y67        FDSE (Setup_fdse_C_S)       -0.524     6.442    spi_m/raw_payload_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  1.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.750%)  route 0.290ns (67.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X105Y67        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/Q
                         net (fo=1, routed)           0.290    -0.199    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X5Y24         RAMB18E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.916    -0.823    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X5Y24         RAMB18E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.069    -0.501    
    RAMB18_X5Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.205    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X99Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/shift_payload_buffer_reg[16]/Q
                         net (fo=1, routed)           0.054    -0.434    spi_m/shift_payload_buffer[16]
    SLICE_X98Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.389 r  spi_m/shift_payload_buffer[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    spi_m/p_1_in[24]
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.870    -0.870    spi_m/clk_out1
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[24]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.069    -0.547    
    SLICE_X98Y67         FDCE (Hold_fdce_C_D)         0.121    -0.426    spi_m/shift_payload_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 spi_m/tx_write_pointer_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X103Y66        FDSE                                         r  spi_m/tx_write_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDSE (Prop_fdse_C_Q)         0.141    -0.487 r  spi_m/tx_write_pointer_reg[4]/Q
                         net (fo=3, routed)           0.066    -0.421    spi_m/data1[12]
    SLICE_X102Y66        LUT6 (Prop_lut6_I3_O)        0.045    -0.376 r  spi_m/spi_header[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.376    spi_m/spi_header0_in[12]
    SLICE_X102Y66        FDRE                                         r  spi_m/spi_header_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.871    -0.869    spi_m/clk_out1
    SLICE_X102Y66        FDRE                                         r  spi_m/spi_header_reg[12]/C
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.069    -0.546    
    SLICE_X102Y66        FDRE (Hold_fdre_C_D)         0.121    -0.425    spi_m/spi_header_reg[12]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.580    -0.651    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.455    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.849    -0.891    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.239    -0.651    
                         clock uncertainty            0.069    -0.582    
    SLICE_X87Y62         FDRE (Hold_fdre_C_D)         0.075    -0.507    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.431    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.069    -0.558    
    SLICE_X103Y65        FDRE (Hold_fdre_C_D)         0.075    -0.483    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.605    -0.626    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.430    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.875    -0.865    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.626    
                         clock uncertainty            0.069    -0.557    
    SLICE_X105Y62        FDRE (Hold_fdre_C_D)         0.075    -0.482    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X99Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/shift_payload_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.401    spi_m/shift_payload_buffer[0]
    SLICE_X98Y67         LUT4 (Prop_lut4_I3_O)        0.048    -0.353 r  spi_m/shift_payload_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    spi_m/p_1_in[8]
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.870    -0.870    spi_m/clk_out1
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[8]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.069    -0.547    
    SLICE_X98Y67         FDCE (Hold_fdce_C_D)         0.131    -0.416    spi_m/shift_payload_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.610%)  route 0.234ns (62.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.605    -0.626    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X91Y59         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=4, routed)           0.234    -0.252    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[5]
    RAMB18_X4Y24         RAMB18E1                                     r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.913    -0.826    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y24         RAMB18E1                                     r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.069    -0.503    
    RAMB18_X4Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.320    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.601    -0.630    spi_m/clk_out1
    SLICE_X97Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  spi_m/shift_payload_buffer_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.402    spi_m/shift_payload_buffer[12]
    SLICE_X96Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.357 r  spi_m/shift_payload_buffer[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    spi_m/p_1_in[20]
    SLICE_X96Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.869    -0.871    spi_m/clk_out1
    SLICE_X96Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/C
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.069    -0.548    
    SLICE_X96Y67         FDCE (Hold_fdce_C_D)         0.120    -0.428    spi_m/shift_payload_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 spi_m/spi_header_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.574%)  route 0.111ns (37.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X103Y67        FDRE                                         r  spi_m/spi_header_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  spi_m/spi_header_reg[8]/Q
                         net (fo=1, routed)           0.111    -0.377    spi_m/u_w5500_axi_data_streamer/tdata_reg[7]_1[3]
    SLICE_X104Y66        LUT5 (Prop_lut5_I0_O)        0.045    -0.332 r  spi_m/u_w5500_axi_data_streamer/tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    spi_m/u_w5500_axi_data_streamer/tdata[0]_i_1_n_0
    SLICE_X104Y66        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X104Y66        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/C
                         clock pessimism              0.274    -0.593    
                         clock uncertainty            0.069    -0.524    
    SLICE_X104Y66        FDCE (Hold_fdce_C_D)         0.121    -0.403    spi_m/u_w5500_axi_data_streamer/tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.134ns (18.379%)  route 5.036ns (81.621%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 6.428 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.652     5.234    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y70         FDRE                                         r  spi_m/payload_byte_length_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.597     6.428    spi_m/clk_out1
    SLICE_X97Y70         FDRE                                         r  spi_m/payload_byte_length_reg[3]/C
                         clock pessimism              0.567     6.995    
                         clock uncertainty           -0.069     6.925    
    SLICE_X97Y70         FDRE (Setup_fdre_C_R)       -0.632     6.293    spi_m/payload_byte_length_reg[3]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[10]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[10]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[4]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[4]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[5]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[5]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[6]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[6]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[7]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[7]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.134ns (18.504%)  route 4.994ns (81.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 6.427 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.611     5.192    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.596     6.427    spi_m/clk_out1
    SLICE_X97Y71         FDRE                                         r  spi_m/payload_byte_length_reg[9]/C
                         clock pessimism              0.567     6.994    
                         clock uncertainty           -0.069     6.924    
    SLICE_X97Y71         FDRE (Setup_fdre_C_R)       -0.632     6.292    spi_m/payload_byte_length_reg[9]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 txrx_unit/spi_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 1.134ns (18.654%)  route 4.945ns (81.346%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 6.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.780    -0.936    txrx_unit/clk_out1
    SLICE_X104Y64        FDRE                                         r  txrx_unit/spi_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  txrx_unit/spi_busy_reg/Q
                         net (fo=12, routed)          1.381     0.963    spi_m/spi_busy
    SLICE_X104Y73        LUT4 (Prop_lut4_I0_O)        0.124     1.087 f  spi_m/payload_byte_length[10]_i_9/O
                         net (fo=5, routed)           0.842     1.929    spi_m/payload_byte_length[10]_i_9_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I2_O)        0.124     2.053 f  spi_m/payload_byte_length[10]_i_10/O
                         net (fo=1, routed)           0.670     2.724    spi_m/payload_byte_length[10]_i_10_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I4_O)        0.124     2.848 r  spi_m/payload_byte_length[10]_i_3/O
                         net (fo=4, routed)           0.813     3.661    spi_m/payload_byte_length[10]_i_3_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  spi_m/payload_byte_length[10]_i_2/O
                         net (fo=12, routed)          0.677     4.461    spi_m/payload_byte_length_2
    SLICE_X97Y72         LUT3 (Prop_lut3_I0_O)        0.120     4.581 r  spi_m/payload_byte_length[10]_i_1/O
                         net (fo=8, routed)           0.561     5.143    spi_m/payload_byte_length[10]_i_1_n_0
    SLICE_X97Y72         FDRE                                         r  spi_m/payload_byte_length_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.594     6.425    spi_m/clk_out1
    SLICE_X97Y72         FDRE                                         r  spi_m/payload_byte_length_reg[8]/C
                         clock pessimism              0.567     6.992    
                         clock uncertainty           -0.069     6.922    
    SLICE_X97Y72         FDRE (Setup_fdre_C_R)       -0.632     6.290    spi_m/payload_byte_length_reg[8]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 spi_m/w5500state_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.598ns (27.973%)  route 4.115ns (72.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 6.431 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.767    -0.949    spi_m/clk_out1
    SLICE_X100Y73        FDRE                                         r  spi_m/w5500state_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDRE (Prop_fdre_C_Q)         0.518    -0.431 f  spi_m/w5500state_next_reg[1]/Q
                         net (fo=29, routed)          1.397     0.966    spi_m/w5500state_next_reg_n_0_[1]
    SLICE_X102Y77        LUT4 (Prop_lut4_I0_O)        0.150     1.116 r  spi_m/payload_byte_length[10]_i_24/O
                         net (fo=3, routed)           0.487     1.602    spi_m/payload_byte_length[10]_i_24_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I2_O)        0.328     1.930 f  spi_m/payload_byte_length[10]_i_14/O
                         net (fo=2, routed)           0.495     2.425    spi_m/payload_byte_length[10]_i_14_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.124     2.549 f  spi_m/payload_byte_length[10]_i_6/O
                         net (fo=3, routed)           0.616     3.165    spi_m/payload_byte_length[10]_i_6_n_0
    SLICE_X102Y72        LUT5 (Prop_lut5_I2_O)        0.150     3.315 r  spi_m/raw_payload_buffer[31]_i_3/O
                         net (fo=2, routed)           0.472     3.787    spi_m/raw_payload_buffer[31]_i_3_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I5_O)        0.328     4.115 r  spi_m/raw_payload_buffer[28]_i_1/O
                         net (fo=4, routed)           0.649     4.763    spi_m/raw_payload_buffer[28]_i_1_n_0
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.600     6.431    spi_m/clk_out1
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[17]/C
                         clock pessimism              0.605     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X100Y67        FDSE (Setup_fdse_C_S)       -0.524     6.442    spi_m/raw_payload_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 spi_m/w5500state_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.598ns (27.973%)  route 4.115ns (72.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 6.431 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.767    -0.949    spi_m/clk_out1
    SLICE_X100Y73        FDRE                                         r  spi_m/w5500state_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDRE (Prop_fdre_C_Q)         0.518    -0.431 f  spi_m/w5500state_next_reg[1]/Q
                         net (fo=29, routed)          1.397     0.966    spi_m/w5500state_next_reg_n_0_[1]
    SLICE_X102Y77        LUT4 (Prop_lut4_I0_O)        0.150     1.116 r  spi_m/payload_byte_length[10]_i_24/O
                         net (fo=3, routed)           0.487     1.602    spi_m/payload_byte_length[10]_i_24_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I2_O)        0.328     1.930 f  spi_m/payload_byte_length[10]_i_14/O
                         net (fo=2, routed)           0.495     2.425    spi_m/payload_byte_length[10]_i_14_n_0
    SLICE_X103Y73        LUT6 (Prop_lut6_I0_O)        0.124     2.549 f  spi_m/payload_byte_length[10]_i_6/O
                         net (fo=3, routed)           0.616     3.165    spi_m/payload_byte_length[10]_i_6_n_0
    SLICE_X102Y72        LUT5 (Prop_lut5_I2_O)        0.150     3.315 r  spi_m/raw_payload_buffer[31]_i_3/O
                         net (fo=2, routed)           0.472     3.787    spi_m/raw_payload_buffer[31]_i_3_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I5_O)        0.328     4.115 r  spi_m/raw_payload_buffer[28]_i_1/O
                         net (fo=4, routed)           0.649     4.763    spi_m/raw_payload_buffer[28]_i_1_n_0
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.831 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.600     6.431    spi_m/clk_out1
    SLICE_X100Y67        FDSE                                         r  spi_m/raw_payload_buffer_reg[18]/C
                         clock pessimism              0.605     7.036    
                         clock uncertainty           -0.069     6.966    
    SLICE_X100Y67        FDSE (Setup_fdse_C_S)       -0.524     6.442    spi_m/raw_payload_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  1.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.750%)  route 0.290ns (67.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X105Y67        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/Q
                         net (fo=1, routed)           0.290    -0.199    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X5Y24         RAMB18E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.916    -0.823    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X5Y24         RAMB18E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.069    -0.501    
    RAMB18_X5Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.205    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X99Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/shift_payload_buffer_reg[16]/Q
                         net (fo=1, routed)           0.054    -0.434    spi_m/shift_payload_buffer[16]
    SLICE_X98Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.389 r  spi_m/shift_payload_buffer[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    spi_m/p_1_in[24]
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.870    -0.870    spi_m/clk_out1
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[24]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.069    -0.547    
    SLICE_X98Y67         FDCE (Hold_fdce_C_D)         0.121    -0.426    spi_m/shift_payload_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 spi_m/tx_write_pointer_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/spi_header_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.603    -0.628    spi_m/clk_out1
    SLICE_X103Y66        FDSE                                         r  spi_m/tx_write_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDSE (Prop_fdse_C_Q)         0.141    -0.487 r  spi_m/tx_write_pointer_reg[4]/Q
                         net (fo=3, routed)           0.066    -0.421    spi_m/data1[12]
    SLICE_X102Y66        LUT6 (Prop_lut6_I3_O)        0.045    -0.376 r  spi_m/spi_header[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.376    spi_m/spi_header0_in[12]
    SLICE_X102Y66        FDRE                                         r  spi_m/spi_header_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.871    -0.869    spi_m/clk_out1
    SLICE_X102Y66        FDRE                                         r  spi_m/spi_header_reg[12]/C
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.069    -0.546    
    SLICE_X102Y66        FDRE (Hold_fdre_C_D)         0.121    -0.425    spi_m/spi_header_reg[12]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.580    -0.651    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.455    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.849    -0.891    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.239    -0.651    
                         clock uncertainty            0.069    -0.582    
    SLICE_X87Y62         FDRE (Hold_fdre_C_D)         0.075    -0.507    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.604    -0.627    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.431    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.069    -0.558    
    SLICE_X103Y65        FDRE (Hold_fdre_C_D)         0.075    -0.483    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.605    -0.626    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.430    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.875    -0.865    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.626    
                         clock uncertainty            0.069    -0.557    
    SLICE_X105Y62        FDRE (Hold_fdre_C_D)         0.075    -0.482    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X99Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  spi_m/shift_payload_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.401    spi_m/shift_payload_buffer[0]
    SLICE_X98Y67         LUT4 (Prop_lut4_I3_O)        0.048    -0.353 r  spi_m/shift_payload_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    spi_m/p_1_in[8]
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.870    -0.870    spi_m/clk_out1
    SLICE_X98Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[8]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.069    -0.547    
    SLICE_X98Y67         FDCE (Hold_fdce_C_D)         0.131    -0.416    spi_m/shift_payload_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.610%)  route 0.234ns (62.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.605    -0.626    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X91Y59         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=4, routed)           0.234    -0.252    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[5]
    RAMB18_X4Y24         RAMB18E1                                     r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.913    -0.826    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y24         RAMB18E1                                     r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.069    -0.503    
    RAMB18_X4Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.320    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.601    -0.630    spi_m/clk_out1
    SLICE_X97Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  spi_m/shift_payload_buffer_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.402    spi_m/shift_payload_buffer[12]
    SLICE_X96Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.357 r  spi_m/shift_payload_buffer[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    spi_m/p_1_in[20]
    SLICE_X96Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.869    -0.871    spi_m/clk_out1
    SLICE_X96Y67         FDCE                                         r  spi_m/shift_payload_buffer_reg[20]/C
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.069    -0.548    
    SLICE_X96Y67         FDCE (Hold_fdce_C_D)         0.120    -0.428    spi_m/shift_payload_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 spi_m/spi_header_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.574%)  route 0.111ns (37.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.602    -0.629    spi_m/clk_out1
    SLICE_X103Y67        FDRE                                         r  spi_m/spi_header_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  spi_m/spi_header_reg[8]/Q
                         net (fo=1, routed)           0.111    -0.377    spi_m/u_w5500_axi_data_streamer/tdata_reg[7]_1[3]
    SLICE_X104Y66        LUT5 (Prop_lut5_I0_O)        0.045    -0.332 r  spi_m/u_w5500_axi_data_streamer/tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    spi_m/u_w5500_axi_data_streamer/tdata[0]_i_1_n_0
    SLICE_X104Y66        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X104Y66        FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/C
                         clock pessimism              0.274    -0.593    
                         clock uncertainty            0.069    -0.524    
    SLICE_X104Y66        FDCE (Hold_fdce_C_D)         0.121    -0.403    spi_m/u_w5500_axi_data_streamer/tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.071    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.086ns  (logic 1.463ns (16.105%)  route 7.623ns (83.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=193, routed)         7.623     9.086    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X90Y57         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.604    -1.565    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X90Y57         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.948ns  (logic 1.463ns (18.411%)  route 6.485ns (81.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=193, routed)         6.485     7.948    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.542    -1.627    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.463ns (20.035%)  route 5.841ns (79.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=193, routed)         5.841     7.304    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.605    -1.564    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.050ns  (logic 1.463ns (20.757%)  route 5.587ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=193, routed)         5.587     7.050    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X96Y63         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.603    -1.566    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X96Y63         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.460ns  (logic 1.463ns (22.654%)  route 4.996ns (77.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=193, routed)         4.996     6.460    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.603    -1.566    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.420ns  (logic 0.231ns (9.563%)  route 2.188ns (90.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=193, routed)         2.188     2.420    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.609ns  (logic 0.231ns (8.869%)  route 2.378ns (91.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=193, routed)         2.378     2.609    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X96Y63         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X96Y63         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.737ns  (logic 0.231ns (8.454%)  route 2.506ns (91.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=193, routed)         2.506     2.737    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.875    -0.865    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.087ns  (logic 0.231ns (7.495%)  route 2.856ns (92.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=193, routed)         2.856     3.087    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.849    -0.891    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.570ns  (logic 0.231ns (6.481%)  route 3.339ns (93.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=193, routed)         3.339     3.570    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X90Y57         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.875    -0.865    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X90Y57         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.086ns  (logic 1.463ns (16.105%)  route 7.623ns (83.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=193, routed)         7.623     9.086    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X90Y57         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.604    -1.565    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X90Y57         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.948ns  (logic 1.463ns (18.411%)  route 6.485ns (81.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=193, routed)         6.485     7.948    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.542    -1.627    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.463ns (20.035%)  route 5.841ns (79.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=193, routed)         5.841     7.304    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.605    -1.564    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.050ns  (logic 1.463ns (20.757%)  route 5.587ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=193, routed)         5.587     7.050    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X96Y63         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.603    -1.566    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X96Y63         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.460ns  (logic 1.463ns (22.654%)  route 4.996ns (77.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=193, routed)         4.996     6.460    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.603    -1.566    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.420ns  (logic 0.231ns (9.563%)  route 2.188ns (90.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=193, routed)         2.188     2.420    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X103Y65        FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.609ns  (logic 0.231ns (8.869%)  route 2.378ns (91.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=193, routed)         2.378     2.609    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X96Y63         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.872    -0.868    extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X96Y63         FDRE                                         r  extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.737ns  (logic 0.231ns (8.454%)  route 2.506ns (91.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=193, routed)         2.506     2.737    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.875    -0.865    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X105Y62        FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.087ns  (logic 0.231ns (7.495%)  route 2.856ns (92.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=193, routed)         2.856     3.087    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.849    -0.891    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X87Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.570ns  (logic 0.231ns (6.481%)  route 3.339ns (93.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=193, routed)         3.339     3.570    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X90Y57         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.875    -0.865    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X90Y57         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 txrx_unit/mosi_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.436ns  (logic 4.078ns (63.355%)  route 2.358ns (36.645%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.860    -0.856    txrx_unit/clk_out1
    SLICE_X110Y63        FDRE                                         r  txrx_unit/mosi_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  txrx_unit/mosi_tristate_oe_reg/Q
                         net (fo=2, routed)           2.358     1.958    mosi_OBUF
    Y17                  OBUFT (Prop_obuft_I_O)       3.622     5.580 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     5.580    mosi
    Y17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/sclk_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.741ns  (logic 4.035ns (70.297%)  route 1.705ns (29.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.860    -0.856    txrx_unit/clk_out1
    SLICE_X111Y64        FDRE                                         r  txrx_unit/sclk_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  txrx_unit/sclk_buffer_reg/Q
                         net (fo=2, routed)           1.705     1.305    sclk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     4.884 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.884    sclk
    Y18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/cs_buffer_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.715ns  (logic 4.029ns (70.502%)  route 1.686ns (29.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.858    -0.858    txrx_unit/clk_out1
    SLICE_X109Y63        FDRE                                         r  txrx_unit/cs_buffer_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  txrx_unit/cs_buffer_reg_lopt_replica/Q
                         net (fo=1, routed)           1.686     1.284    lopt
    Y19                  OBUF (Prop_obuf_I_O)         3.573     4.857 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     4.857    cs
    Y19                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 txrx_unit/cs_buffer_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.415ns (80.630%)  route 0.340ns (19.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.631    -0.600    txrx_unit/clk_out1
    SLICE_X109Y63        FDRE                                         r  txrx_unit/cs_buffer_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  txrx_unit/cs_buffer_reg_lopt_replica/Q
                         net (fo=1, routed)           0.340    -0.120    lopt
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.154 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     1.154    cs
    Y19                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/sclk_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.421ns (79.824%)  route 0.359ns (20.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.632    -0.599    txrx_unit/clk_out1
    SLICE_X111Y64        FDRE                                         r  txrx_unit/sclk_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  txrx_unit/sclk_buffer_reg/Q
                         net (fo=2, routed)           0.359    -0.099    sclk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.181 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.181    sclk
    Y18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 0.965ns (52.133%)  route 0.886ns (47.867%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.632    -0.599    clk_out
    SLICE_X111Y64        FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.886     0.428    mosi_TRI
    Y17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.252 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     1.252    mosi
    Y17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 txrx_unit/mosi_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.436ns  (logic 4.078ns (63.355%)  route 2.358ns (36.645%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.860    -0.856    txrx_unit/clk_out1
    SLICE_X110Y63        FDRE                                         r  txrx_unit/mosi_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  txrx_unit/mosi_tristate_oe_reg/Q
                         net (fo=2, routed)           2.358     1.958    mosi_OBUF
    Y17                  OBUFT (Prop_obuft_I_O)       3.622     5.580 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     5.580    mosi
    Y17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/sclk_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.741ns  (logic 4.035ns (70.297%)  route 1.705ns (29.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.860    -0.856    txrx_unit/clk_out1
    SLICE_X111Y64        FDRE                                         r  txrx_unit/sclk_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  txrx_unit/sclk_buffer_reg/Q
                         net (fo=2, routed)           1.705     1.305    sclk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     4.884 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.884    sclk
    Y18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/cs_buffer_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.715ns  (logic 4.029ns (70.502%)  route 1.686ns (29.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.858    -0.858    txrx_unit/clk_out1
    SLICE_X109Y63        FDRE                                         r  txrx_unit/cs_buffer_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  txrx_unit/cs_buffer_reg_lopt_replica/Q
                         net (fo=1, routed)           1.686     1.284    lopt
    Y19                  OBUF (Prop_obuf_I_O)         3.573     4.857 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     4.857    cs
    Y19                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 txrx_unit/cs_buffer_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.415ns (80.630%)  route 0.340ns (19.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.631    -0.600    txrx_unit/clk_out1
    SLICE_X109Y63        FDRE                                         r  txrx_unit/cs_buffer_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  txrx_unit/cs_buffer_reg_lopt_replica/Q
                         net (fo=1, routed)           0.340    -0.120    lopt
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.154 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     1.154    cs
    Y19                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/sclk_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.421ns (79.824%)  route 0.359ns (20.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.632    -0.599    txrx_unit/clk_out1
    SLICE_X111Y64        FDRE                                         r  txrx_unit/sclk_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  txrx_unit/sclk_buffer_reg/Q
                         net (fo=2, routed)           0.359    -0.099    sclk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.181 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.181    sclk
    Y18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 0.965ns (52.133%)  route 0.886ns (47.867%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.632    -0.599    clk_out
    SLICE_X111Y64        FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.886     0.428    mosi_TRI
    Y17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.252 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     1.252    mosi
    Y17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           282 Endpoints
Min Delay           282 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.662ns  (logic 1.583ns (16.388%)  route 8.079ns (83.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT2 (Prop_lut2_I1_O)        0.120     8.373 r  txrx_unit/bytes_received[0]_i_2/O
                         net (fo=32, routed)          1.288     9.662    spi_m/u_w5500_axi_data_streamer/bytes_received0
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.542    -1.627    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.662ns  (logic 1.583ns (16.388%)  route 8.079ns (83.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT2 (Prop_lut2_I1_O)        0.120     8.373 r  txrx_unit/bytes_received[0]_i_2/O
                         net (fo=32, routed)          1.288     9.662    spi_m/u_w5500_axi_data_streamer/bytes_received0
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.542    -1.627    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.662ns  (logic 1.583ns (16.388%)  route 8.079ns (83.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT2 (Prop_lut2_I1_O)        0.120     8.373 r  txrx_unit/bytes_received[0]_i_2/O
                         net (fo=32, routed)          1.288     9.662    spi_m/u_w5500_axi_data_streamer/bytes_received0
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.542    -1.627    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.662ns  (logic 1.583ns (16.388%)  route 8.079ns (83.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT2 (Prop_lut2_I1_O)        0.120     8.373 r  txrx_unit/bytes_received[0]_i_2/O
                         net (fo=32, routed)          1.288     9.662    spi_m/u_w5500_axi_data_streamer/bytes_received0
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.542    -1.627    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.389ns  (logic 1.587ns (16.907%)  route 7.802ns (83.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.012     9.389    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.389ns  (logic 1.587ns (16.907%)  route 7.802ns (83.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.012     9.389    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.389ns  (logic 1.587ns (16.907%)  route 7.802ns (83.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.012     9.389    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.389ns  (logic 1.587ns (16.907%)  route 7.802ns (83.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.012     9.389    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.340ns  (logic 1.587ns (16.995%)  route 7.753ns (83.005%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          0.963     9.340    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y56         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y56         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.340ns  (logic 1.587ns (16.995%)  route 7.753ns (83.005%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          0.963     9.340    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y56         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y56         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.336ns (23.207%)  route 1.112ns (76.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.112     1.448    txrx_unit/D[0]
    SLICE_X90Y56         FDRE                                         r  txrx_unit/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.876    -0.864    txrx_unit/clk_out1
    SLICE_X90Y56         FDRE                                         r  txrx_unit/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/w5500state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.231ns (13.057%)  route 1.541ns (86.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.541     1.772    spi_m/reset_IBUF
    SLICE_X102Y77        FDCE                                         f  spi_m/w5500state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.865    -0.875    spi_m/clk_out1
    SLICE_X102Y77        FDCE                                         r  spi_m/w5500state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/w5500state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.231ns (12.171%)  route 1.670ns (87.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.670     1.901    spi_m/reset_IBUF
    SLICE_X103Y76        FDCE                                         f  spi_m/w5500state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.863    -0.877    spi_m/clk_out1
    SLICE_X103Y76        FDCE                                         r  spi_m/w5500state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/byte_length_buffer_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.923ns  (logic 0.231ns (12.030%)  route 1.692ns (87.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.692     1.923    spi_m/reset_IBUF
    SLICE_X96Y77         FDCE                                         f  spi_m/byte_length_buffer_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.864    -0.876    spi_m/clk_out1
    SLICE_X96Y77         FDCE                                         r  spi_m/byte_length_buffer_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/byte_length_buffer_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.923ns  (logic 0.231ns (12.030%)  route 1.692ns (87.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.692     1.923    spi_m/reset_IBUF
    SLICE_X96Y77         FDCE                                         f  spi_m/byte_length_buffer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.864    -0.876    spi_m/clk_out1
    SLICE_X96Y77         FDCE                                         r  spi_m/byte_length_buffer_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/byte_length_buffer_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.923ns  (logic 0.231ns (12.030%)  route 1.692ns (87.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.692     1.923    spi_m/reset_IBUF
    SLICE_X96Y77         FDCE                                         f  spi_m/byte_length_buffer_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.864    -0.876    spi_m/clk_out1
    SLICE_X96Y77         FDCE                                         r  spi_m/byte_length_buffer_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/byte_length_buffer_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.923ns  (logic 0.231ns (12.030%)  route 1.692ns (87.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.692     1.923    spi_m/reset_IBUF
    SLICE_X96Y77         FDCE                                         f  spi_m/byte_length_buffer_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.864    -0.876    spi_m/clk_out1
    SLICE_X96Y77         FDCE                                         r  spi_m/byte_length_buffer_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/w5500state_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.939ns  (logic 0.231ns (11.931%)  route 1.708ns (88.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.708     1.939    spi_m/reset_IBUF
    SLICE_X101Y75        FDCE                                         f  spi_m/w5500state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.862    -0.878    spi_m/clk_out1
    SLICE_X101Y75        FDCE                                         r  spi_m/w5500state_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_last_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.863%)  route 1.719ns (88.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.719     1.950    spi_m/reset_IBUF
    SLICE_X98Y73         FDCE                                         f  spi_m/payload_last_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.863    -0.877    spi_m/clk_out1
    SLICE_X98Y73         FDCE                                         r  spi_m/payload_last_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/streammanager_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.863%)  route 1.719ns (88.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.719     1.950    spi_m/reset_IBUF
    SLICE_X98Y73         FDCE                                         f  spi_m/streammanager_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.863    -0.877    spi_m/clk_out1
    SLICE_X98Y73         FDCE                                         r  spi_m/streammanager_state_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           282 Endpoints
Min Delay           282 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.662ns  (logic 1.583ns (16.388%)  route 8.079ns (83.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT2 (Prop_lut2_I1_O)        0.120     8.373 r  txrx_unit/bytes_received[0]_i_2/O
                         net (fo=32, routed)          1.288     9.662    spi_m/u_w5500_axi_data_streamer/bytes_received0
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.542    -1.627    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.662ns  (logic 1.583ns (16.388%)  route 8.079ns (83.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT2 (Prop_lut2_I1_O)        0.120     8.373 r  txrx_unit/bytes_received[0]_i_2/O
                         net (fo=32, routed)          1.288     9.662    spi_m/u_w5500_axi_data_streamer/bytes_received0
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.542    -1.627    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.662ns  (logic 1.583ns (16.388%)  route 8.079ns (83.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT2 (Prop_lut2_I1_O)        0.120     8.373 r  txrx_unit/bytes_received[0]_i_2/O
                         net (fo=32, routed)          1.288     9.662    spi_m/u_w5500_axi_data_streamer/bytes_received0
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.542    -1.627    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.662ns  (logic 1.583ns (16.388%)  route 8.079ns (83.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT2 (Prop_lut2_I1_O)        0.120     8.373 r  txrx_unit/bytes_received[0]_i_2/O
                         net (fo=32, routed)          1.288     9.662    spi_m/u_w5500_axi_data_streamer/bytes_received0
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.542    -1.627    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y62         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.389ns  (logic 1.587ns (16.907%)  route 7.802ns (83.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.012     9.389    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.389ns  (logic 1.587ns (16.907%)  route 7.802ns (83.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.012     9.389    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.389ns  (logic 1.587ns (16.907%)  route 7.802ns (83.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.012     9.389    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.389ns  (logic 1.587ns (16.907%)  route 7.802ns (83.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.012     9.389    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y55         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.340ns  (logic 1.587ns (16.995%)  route 7.753ns (83.005%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          0.963     9.340    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y56         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y56         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.340ns  (logic 1.587ns (16.995%)  route 7.753ns (83.005%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=193, routed)         6.790     8.253    txrx_unit/reset_IBUF
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.377 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          0.963     9.340    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X86Y56         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         1.546    -1.623    spi_m/u_w5500_axi_data_streamer/clk_out1
    SLICE_X86Y56         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.336ns (23.207%)  route 1.112ns (76.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.112     1.448    txrx_unit/D[0]
    SLICE_X90Y56         FDRE                                         r  txrx_unit/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.876    -0.864    txrx_unit/clk_out1
    SLICE_X90Y56         FDRE                                         r  txrx_unit/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/w5500state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.231ns (13.057%)  route 1.541ns (86.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.541     1.772    spi_m/reset_IBUF
    SLICE_X102Y77        FDCE                                         f  spi_m/w5500state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.865    -0.875    spi_m/clk_out1
    SLICE_X102Y77        FDCE                                         r  spi_m/w5500state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/w5500state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.231ns (12.171%)  route 1.670ns (87.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.670     1.901    spi_m/reset_IBUF
    SLICE_X103Y76        FDCE                                         f  spi_m/w5500state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.863    -0.877    spi_m/clk_out1
    SLICE_X103Y76        FDCE                                         r  spi_m/w5500state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/byte_length_buffer_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.923ns  (logic 0.231ns (12.030%)  route 1.692ns (87.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.692     1.923    spi_m/reset_IBUF
    SLICE_X96Y77         FDCE                                         f  spi_m/byte_length_buffer_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.864    -0.876    spi_m/clk_out1
    SLICE_X96Y77         FDCE                                         r  spi_m/byte_length_buffer_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/byte_length_buffer_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.923ns  (logic 0.231ns (12.030%)  route 1.692ns (87.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.692     1.923    spi_m/reset_IBUF
    SLICE_X96Y77         FDCE                                         f  spi_m/byte_length_buffer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.864    -0.876    spi_m/clk_out1
    SLICE_X96Y77         FDCE                                         r  spi_m/byte_length_buffer_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/byte_length_buffer_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.923ns  (logic 0.231ns (12.030%)  route 1.692ns (87.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.692     1.923    spi_m/reset_IBUF
    SLICE_X96Y77         FDCE                                         f  spi_m/byte_length_buffer_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.864    -0.876    spi_m/clk_out1
    SLICE_X96Y77         FDCE                                         r  spi_m/byte_length_buffer_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/byte_length_buffer_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.923ns  (logic 0.231ns (12.030%)  route 1.692ns (87.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.692     1.923    spi_m/reset_IBUF
    SLICE_X96Y77         FDCE                                         f  spi_m/byte_length_buffer_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.864    -0.876    spi_m/clk_out1
    SLICE_X96Y77         FDCE                                         r  spi_m/byte_length_buffer_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/w5500state_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.939ns  (logic 0.231ns (11.931%)  route 1.708ns (88.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.708     1.939    spi_m/reset_IBUF
    SLICE_X101Y75        FDCE                                         f  spi_m/w5500state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.862    -0.878    spi_m/clk_out1
    SLICE_X101Y75        FDCE                                         r  spi_m/w5500state_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/payload_last_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.863%)  route 1.719ns (88.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.719     1.950    spi_m/reset_IBUF
    SLICE_X98Y73         FDCE                                         f  spi_m/payload_last_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.863    -0.877    spi_m/clk_out1
    SLICE_X98Y73         FDCE                                         r  spi_m/payload_last_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/streammanager_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.231ns (11.863%)  route 1.719ns (88.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=193, routed)         1.719     1.950    spi_m/reset_IBUF
    SLICE_X98Y73         FDCE                                         f  spi_m/streammanager_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=573, routed)         0.863    -0.877    spi_m/clk_out1
    SLICE_X98Y73         FDCE                                         r  spi_m/streammanager_state_reg[1]/C





