# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_6.srcs/sources_1/new/ControlUnit.vhd" \
"../../../../Esercizio_6.srcs/sources_1/new/SystemA.vhd" \
"../../../../Esercizio_6.srcs/sources_1/new/SystemB.vhd" \
"../../../../Esercizio_6.srcs/sources_1/new/TopModule.vhd" \
"../../../../Esercizio_6.srcs/sources_1/new/registro.vhd" \
"../../../../Esercizio_6.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
