****************************************
Report : design
Design : fir_core
Version: U-2022.12-SP5
Date   : Wed Dec 17 15:40:17 2025
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_1p2v_25c
  process_min                            1
  temperature_min                        25
  voltage_min                            1.2
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_1p2v_25c
  process_max                            1
  temperature_max                        25
  voltage_max                            1.2
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    --
  wire_load_model_min                    --
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_coupled_transition                 --
  max_area                               --

Timing Ranges:
  early_factor                           --
  late_factor                            --

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
****************************************
Report : reference
Design : fir_core
Version: U-2022.12-SP5
Date   : Wed Dec 17 15:40:17 2025
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
AO21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     3          25.92      
AO22XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     1040     10483.20     
AOI211XLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
AOI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     10         72.00      
AOI222XLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     4          51.84      
AOI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     532      4596.48      
AOI2BB2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     3          30.24      
AOI32X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     2          20.16      
CLKAND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
CLKBUFX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     160       921.60      
DFFRX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   33.12     1          33.12      n
DFFRX2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   33.12     16        529.92      n
DFFRXLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   33.12     1058     35040.96     n
DFFSXLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   30.24     1          30.24      n
INVX1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     1           4.32      
INVX2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     193       833.76      
MX2X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     16        207.36      
NAND2BX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     3          21.60      
NAND2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     7          40.32      
NAND3X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     13         93.60      
NAND3XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     11         79.20      
NAND4X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     4          34.56      
NAND4XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     131      1131.84      
NOR2BX1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
NOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     43        247.68      
NOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     11         63.36      
NOR3X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
NOR3XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     5          36.00      
NOR4XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     33        285.12      
OA22X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     1          10.08      
OAI21XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     7          50.40      
OAI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     3          25.92      
OAI31X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     2          17.28      
OAI31XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     2          17.28      
OAI32X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     3          30.24      
OAI32XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     3          30.24      
OR2X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     57        410.40      
XOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     1          11.52      
fir_alu                          11227.66    1        11227.66     h
fir_fifo                         55771.04    1        55771.04     h
regfile                          52761.32    1        52761.32     h
--------------------------------------------------------------------------------
Total 41 references                                   175322.41
1
****************************************
Report : constraint
Design : fir_core
Version: U-2022.12-SP5
Date   : Wed Dec 17 15:40:17 2025
****************************************

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clk1                         0.00      1.00      0.00
    clk2                         1.45      1.00      1.45
    -----------------------------------------------------
    max_delay/setup                                  1.45

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clk1                         0.00      1.00      0.00
    clk2                         0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00

    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  1.45  (VIOLATED)
    min_delay/hold                                   0.00  (MET)
    sequential_clock_pulse_width                     0.00  (MET)
    sequential_clock_min_period                      0.00  (MET)
    max_capacitance                                  0.00  (MET)
    max_transition                                   0.00  (MET)

1
****************************************
Report : constraint
	-all_violators
	-path slack_only
Design : fir_core
Version: U-2022.12-SP5
Date   : Wed Dec 17 15:40:17 2025
****************************************


   max_delay/setup ('clk2' group)

   Endpoint                                                  Slack
   -----------------------------------------------------------------
   u_fsm_dout_reg_0_/D                                     -1.4513  (VIOLATED)
   u_fsm_dout_reg_1_/D                                     -1.4513  (VIOLATED)
   u_fsm_dout_reg_2_/D                                     -1.4513  (VIOLATED)
   u_fsm_dout_reg_3_/D                                     -1.4513  (VIOLATED)
   u_fsm_dout_reg_4_/D                                     -1.4513  (VIOLATED)
   u_fsm_dout_reg_6_/D                                     -1.4513  (VIOLATED)
   u_fsm_dout_reg_7_/D                                     -1.4513  (VIOLATED)
   u_fsm_dout_reg_8_/D                                     -1.4513  (VIOLATED)
   u_fsm_dout_reg_10_/D                                    -1.4513  (VIOLATED)
   u_fsm_dout_reg_11_/D                                    -1.4513  (VIOLATED)
   u_fsm_dout_reg_12_/D                                    -1.4513  (VIOLATED)
   u_fsm_dout_reg_13_/D                                    -1.4513  (VIOLATED)
   u_fsm_dout_reg_14_/D                                    -1.4513  (VIOLATED)
   u_fsm_dout_reg_9_/D                                     -1.4293  (VIOLATED)
   u_fsm_dout_reg_5_/D                                     -1.4270  (VIOLATED)
   u_fsm_dout_reg_15_/D                                    -0.6914  (VIOLATED)



1
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-max_paths 1
	-sort_by slack
Design : fir_core
Version: U-2022.12-SP5
Date   : Wed Dec 17 15:40:17 2025
****************************************


  Startpoint: din[1] (input port clocked by clk1)
  Endpoint: u_fifo/mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk1 (rise edge)                                0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.0000     0.0000 f
  din[1] (in)                                           0.0000     0.0000 f
  u_fifo/U1367/Y (AO22XLTS)                             0.2879     0.2879 f
  u_fifo/mem_reg_4__1_/D (DFFRXLTS)                     0.0000     0.2879 f
  data arrival time                                                0.2879

  clock clk1 (rise edge)                                0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  clock reconvergence pessimism                         0.0000     0.0000
  clock uncertainty                                     0.0500     0.0500
  u_fifo/mem_reg_4__1_/CK (DFFRXLTS)                               0.0500 r
  library hold time                                    -0.0223     0.0277
  data required time                                               0.0277
  ------------------------------------------------------------------------------
  data required time                                               0.0277
  data arrival time                                               -0.2879
  ------------------------------------------------------------------------------
  slack (MET)                                                      0.2602



  Startpoint: u_alu/acc_out_reg_21_
               (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: u_fsm_dout_reg_0_
               (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk2 (rise edge)                                0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_alu/acc_out_reg_21_/CK (DFFRXLTS)                   0.0000     0.0000 r
  u_alu/acc_out_reg_21_/Q (DFFRXLTS)                    0.8907     0.8907 f
  u_alu/DP_OP_23J2_123_3305_U20/CO (CMPR32X2TS)         0.7111     1.6018 f
  u_alu/DP_OP_23J2_123_3305_U19/CO (CMPR32X2TS)         0.4733     2.0751 f
  u_alu/DP_OP_23J2_123_3305_U18/CO (CMPR32X2TS)         0.4733     2.5484 f
  u_alu/DP_OP_23J2_123_3305_U17/CO (CMPR32X2TS)         0.4733     3.0217 f
  u_alu/DP_OP_23J2_123_3305_U16/CO (CMPR32X2TS)         0.4733     3.4949 f
  u_alu/DP_OP_23J2_123_3305_U15/CO (CMPR32X2TS)         0.4733     3.9682 f
  u_alu/DP_OP_23J2_123_3305_U14/CO (CMPR32X2TS)         0.4733     4.4415 f
  u_alu/DP_OP_23J2_123_3305_U13/CO (CMPR32X2TS)         0.4733     4.9148 f
  u_alu/DP_OP_23J2_123_3305_U12/CO (CMPR32X2TS)         0.4733     5.3881 f
  u_alu/DP_OP_23J2_123_3305_U11/CO (CMPR32X2TS)         0.4733     5.8614 f
  u_alu/DP_OP_23J2_123_3305_U10/CO (CMPR32X2TS)         0.4733     6.3346 f
  u_alu/DP_OP_23J2_123_3305_U9/CO (CMPR32X2TS)          0.4733     6.8079 f
  u_alu/DP_OP_23J2_123_3305_U8/CO (CMPR32X2TS)          0.4734     7.2813 f
  u_alu/DP_OP_23J2_123_3305_U7/CO (CMPR32X2TS)          0.4733     7.7546 f
  u_alu/DP_OP_23J2_123_3305_U6/CO (CMPR32X2TS)          0.4732     8.2278 f
  u_alu/DP_OP_23J2_123_3305_U5/CO (CMPR32X2TS)          0.4733     8.7011 f
  u_alu/DP_OP_23J2_123_3305_U4/CO (CMPR32X2TS)          0.4733     9.1743 f
  u_alu/DP_OP_23J2_123_3305_U3/S (CMPR32X2TS)           0.5143     9.6886 f
  u_alu/U677/Y (NAND3XLTS)                              0.1702     9.8589 r
  u_alu/U678/Y (NAND2X1TS)                              0.2525    10.1113 f
  u_alu/U682/Y (OAI2BB1X1TS)                            0.3346    10.4459 f
  U347/Y (AO22XLTS)                                     0.4216    10.8675 f
  u_fsm_dout_reg_0_/D (DFFRX2TS)                        0.0000    10.8675 f
  data arrival time                                               10.8675

  clock clk2 (rise edge)                               10.0000    10.0000
  clock network delay (ideal)                           0.0000    10.0000
  clock reconvergence pessimism                         0.0000    10.0000
  clock uncertainty                                    -0.2000     9.8000
  u_fsm_dout_reg_0_/CK (DFFRX2TS)                                  9.8000 r
  library setup time                                   -0.3838     9.4162
  data required time                                               9.4162
  ------------------------------------------------------------------------------
  data required time                                               9.4162
  data arrival time                                              -10.8675
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.4513


1
****************************************
Report : Switching Activity
	
Design : fir_core
Version: U-2022.12-SP5
Date   : Wed Dec 17 15:40:18 2025
****************************************

 Switching Activity Overview Statistics for "fir_core"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             10953(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      10953
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     43(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      43
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        3308(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      3308
Combinational     7602(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      7602
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "fir_core"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             10953(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      10953
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     43(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      43
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        3308(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      3308
Combinational     7602(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      7602
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1
****************************************
Report : Switching Activity
	-list_not_annotated
Design : fir_core
Version: U-2022.12-SP5
Date   : Wed Dec 17 15:40:18 2025
****************************************

 Switching Activity Overview Statistics for "fir_core"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             10953(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      10953
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     43(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      43
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        3308(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      3308
Combinational     7602(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      7602
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "fir_core"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             10953(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      10953
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     43(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      43
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        3308(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      3308
Combinational     7602(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      7602
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
****************************************
Report : Time Based Power
Design : fir_core
Version: U-2022.12-SP5
Date   : Wed Dec 17 15:50:08 2025
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           3.382e-03    0.0000    0.0000 3.382e-03 (99.92%)  i
register                2.008e-07 3.822e-08 1.235e-07 3.625e-07 ( 0.01%)  
combinational           1.611e-06 8.026e-07 7.041e-08 2.484e-06 ( 0.07%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 8.408e-07   ( 0.02%)
  Cell Internal Power  = 3.383e-03   (99.97%)
  Cell Leakage Power   = 1.939e-07   ( 0.01%)
                         ---------
Total Power            = 3.384e-03  (100.00%)

X Transition Power     =    0.0000
Glitching Power        = 6.115e-09

Peak Power             =    0.3969
Peak Time              = 1500000.000

1
****************************************
Report : Time Based Power
	-hierarchy
                                      Int      Switch   Leak     Total
Hierarchy                             Power    Power    Power    Power    %
----------------------------------------------------------------------------------
fir_core                              3.38e-03 8.41e-07 1.94e-07 3.38e-03 100.0
  u_fifo (fir_fifo)                   6.78e-05 6.92e-09 5.95e-08 6.78e-05   2.0
  u_alu (fir_alu)                     6.29e-05 5.89e-07 1.56e-08 6.35e-05   1.9
  u_regfile (regfile)                 1.60e-03 8.97e-08 5.62e-08 1.60e-03  47.2


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
fir_core                                 0.397 1500000.000-1500000.001
                                                               6.12e-09    0.000
  u_fifo (fir_fifo)                      0.134 1500000.000-1500000.001
                                                               2.25e-11    0.000
  u_alu (fir_alu)                     1.21e-02 750616.522-750616.523
                                                               5.07e-09    0.000
  u_regfile (regfile)                    0.129 1350130.000-1350130.001
                                                               2.32e-10    0.000
1
