Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr  4 23:13:22 2021
| Host         : CAMILO-LAPTOP-LX running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

       WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
       -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
 139999984.000           0.000                      0                 4404           0.024           0.000                      0                 4404    70000000.000           0.000                       0                  1783  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)                     Period(ns)      Frequency(MHz)
-----     ------------                     ----------      --------------
app1_clk  {0.000 7000000.216}              14000000.432    0.000           
sys_clk   {0.000 70000000.298}             140000000.596   0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk        139999984.000           0.000                      0                 4404           0.024           0.000                      0                 4404    70000000.000           0.000                       0                  1783  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack 139999984.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 70000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 1.076ns (13.730%)  route 6.761ns (86.270%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        1.553     1.553    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X57Y26         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/Q
                         net (fo=28, routed)          2.716     4.725    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_1[13]
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.849 f  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3/O
                         net (fo=4, routed)           1.556     6.405    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.529 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18/O
                         net (fo=1, routed)           0.823     7.352    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.476 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9/O
                         net (fo=2, routed)           0.275     7.751    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.875 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=6, routed)           1.029     8.903    VexRiscv/IBusCachedPlugin_cache/_zz_67__reg
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.027 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.363     9.390    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X40Y21         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1786, routed)        1.435 140000000.000    VexRiscv/loader_counter_value_reg[2]
    SLICE_X40Y21         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X40Y21         FDRE (Setup_fdre_C_CE)      -0.205 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 1.076ns (13.195%)  route 7.078ns (86.805%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        1.553     1.553    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X57Y26         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/Q
                         net (fo=28, routed)          2.716     4.725    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_1[13]
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.849 f  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3/O
                         net (fo=4, routed)           1.556     6.405    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.529 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18/O
                         net (fo=1, routed)           0.823     7.352    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.476 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9/O
                         net (fo=2, routed)           0.275     7.751    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.875 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=6, routed)           1.029     8.903    VexRiscv/IBusCachedPlugin_cache/_zz_67__reg
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.027 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.680     9.708    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X38Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1786, routed)        1.430 140000000.000    VexRiscv/loader_counter_value_reg[2]
    SLICE_X38Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X38Y23         FDRE (Setup_fdre_C_CE)      -0.169 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 1.200ns (16.738%)  route 5.969ns (83.262%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        1.554     1.554    VexRiscv/loader_counter_value_reg[2]
    SLICE_X43Y19         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=61, routed)          1.183     3.194    VexRiscv/dataCache_1_/RegFilePlugin_regFile_reg_1_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.318 f  VexRiscv/dataCache_1_/ways_0_tags_reg_i_39/O
                         net (fo=7, routed)           1.173     4.490    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.614 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12/O
                         net (fo=1, routed)           0.768     5.383    VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     5.507 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=7, routed)           0.834     6.340    VexRiscv/dataCache_1_/execute_to_memory_BRANCH_DO_reg
    SLICE_X40Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.464 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_i_1/O
                         net (fo=35, routed)          1.194     7.658    VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL_reg[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.782 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_2/O
                         net (fo=1, routed)           0.818     8.600    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]
    SLICE_X38Y23         LUT5 (Prop_lut5_I0_O)        0.124     8.724 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.724    VexRiscv/IBusCachedPlugin_cache_n_317
    SLICE_X38Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1786, routed)        1.430 140000000.000    VexRiscv/loader_counter_value_reg[2]
    SLICE_X38Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X38Y23         FDRE (Setup_fdre_C_D)        0.077 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 1.076ns (13.195%)  route 7.078ns (86.805%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        1.553     1.553    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X57Y26         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/Q
                         net (fo=28, routed)          2.716     4.725    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_1[13]
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.849 f  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3/O
                         net (fo=4, routed)           1.556     6.405    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.529 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18/O
                         net (fo=1, routed)           0.823     7.352    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.476 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9/O
                         net (fo=2, routed)           0.275     7.751    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.875 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=6, routed)           1.029     8.903    VexRiscv/IBusCachedPlugin_cache/_zz_67__reg
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.027 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.680     9.708    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X38Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1786, routed)        1.430 140000000.000    VexRiscv/loader_counter_value_reg[2]
    SLICE_X38Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X38Y23         FDRE (Setup_fdre_C_CE)      -0.169 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.200ns (18.316%)  route 5.352ns (81.684%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        1.554     1.554    VexRiscv/loader_counter_value_reg[2]
    SLICE_X43Y19         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=61, routed)          1.183     3.194    VexRiscv/dataCache_1_/RegFilePlugin_regFile_reg_1_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.318 f  VexRiscv/dataCache_1_/ways_0_tags_reg_i_39/O
                         net (fo=7, routed)           1.173     4.490    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.614 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12/O
                         net (fo=1, routed)           0.768     5.383    VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     5.507 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=7, routed)           0.834     6.340    VexRiscv/dataCache_1_/execute_to_memory_BRANCH_DO_reg
    SLICE_X40Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.464 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_i_1/O
                         net (fo=35, routed)          0.943     7.407    VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL_reg[0]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.531 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_2/O
                         net (fo=1, routed)           0.451     7.982    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]
    SLICE_X38Y23         LUT5 (Prop_lut5_I0_O)        0.124     8.106 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     8.106    VexRiscv/IBusCachedPlugin_cache_n_316
    SLICE_X38Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1786, routed)        1.430 140000000.000    VexRiscv/loader_counter_value_reg[2]
    SLICE_X38Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X38Y23         FDRE (Setup_fdre_C_D)        0.081 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 1.076ns (13.239%)  route 7.051ns (86.761%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        1.553     1.553    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X57Y26         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/Q
                         net (fo=28, routed)          2.716     4.725    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_1[13]
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.849 f  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3/O
                         net (fo=4, routed)           1.556     6.405    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.529 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18/O
                         net (fo=1, routed)           0.823     7.352    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.476 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9/O
                         net (fo=2, routed)           0.275     7.751    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.875 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=6, routed)           1.029     8.903    VexRiscv/IBusCachedPlugin_cache/_zz_67__reg
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.027 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.653     9.681    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X40Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1786, routed)        1.432 140000000.000    VexRiscv/loader_counter_value_reg[2]
    SLICE_X40Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X40Y23         FDRE (Setup_fdre_C_CE)      -0.205 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 1.200ns (17.003%)  route 5.858ns (82.997%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        1.554     1.554    VexRiscv/loader_counter_value_reg[2]
    SLICE_X43Y19         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=61, routed)          1.183     3.194    VexRiscv/dataCache_1_/RegFilePlugin_regFile_reg_1_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.318 f  VexRiscv/dataCache_1_/ways_0_tags_reg_i_39/O
                         net (fo=7, routed)           1.173     4.490    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.614 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12/O
                         net (fo=1, routed)           0.768     5.383    VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     5.507 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=7, routed)           0.834     6.340    VexRiscv/dataCache_1_/execute_to_memory_BRANCH_DO_reg
    SLICE_X40Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.464 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_i_1/O
                         net (fo=35, routed)          1.181     7.645    VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL_reg[0]
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.769 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_2/O
                         net (fo=1, routed)           0.719     8.488    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     8.612 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     8.612    VexRiscv/IBusCachedPlugin_cache_n_315
    SLICE_X40Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1786, routed)        1.432 140000000.000    VexRiscv/loader_counter_value_reg[2]
    SLICE_X40Y23         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/C
                         clock pessimism              0.094 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.029 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 1.076ns (12.202%)  route 7.742ns (87.798%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        1.553     1.553    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X57Y26         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/Q
                         net (fo=28, routed)          2.716     4.725    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_1[13]
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.849 f  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3/O
                         net (fo=4, routed)           1.556     6.405    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.529 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18/O
                         net (fo=1, routed)           0.823     7.352    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.476 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9/O
                         net (fo=2, routed)           0.275     7.751    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.875 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=6, routed)           1.029     8.903    VexRiscv/IBusCachedPlugin_cache/_zz_67__reg
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.027 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          1.344    10.372    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X38Y25         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1786, routed)        1.428 140000000.000    VexRiscv/loader_counter_value_reg[2]
    SLICE_X38Y25         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X38Y25         FDRE (Setup_fdre_C_CE)      -0.169 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.200ns (17.325%)  route 5.727ns (82.675%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        1.554     1.554    VexRiscv/loader_counter_value_reg[2]
    SLICE_X43Y19         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=61, routed)          1.183     3.194    VexRiscv/dataCache_1_/RegFilePlugin_regFile_reg_1_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.318 f  VexRiscv/dataCache_1_/ways_0_tags_reg_i_39/O
                         net (fo=7, routed)           1.173     4.490    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.614 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12/O
                         net (fo=1, routed)           0.768     5.383    VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124     5.507 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=7, routed)           0.834     6.340    VexRiscv/dataCache_1_/execute_to_memory_BRANCH_DO_reg
    SLICE_X40Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.464 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_i_1/O
                         net (fo=35, routed)          1.604     8.068    VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL_reg[0]
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.192 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_2/O
                         net (fo=1, routed)           0.165     8.357    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.481 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_1/O
                         net (fo=1, routed)           0.000     8.481    VexRiscv/IBusCachedPlugin_cache_n_314
    SLICE_X38Y25         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1786, routed)        1.428 140000000.000    VexRiscv/loader_counter_value_reg[2]
    SLICE_X38Y25         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X38Y25         FDRE (Setup_fdre_C_D)        0.077 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                              139999984.000    

Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 1.076ns (12.866%)  route 7.287ns (87.134%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        1.553     1.553    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X57Y26         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/Q
                         net (fo=28, routed)          2.716     4.725    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_1[13]
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.849 f  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3/O
                         net (fo=4, routed)           1.556     6.405    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SHIFT_CTRL[1]_i_3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.529 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18/O
                         net (fo=1, routed)           0.823     7.352    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.476 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9/O
                         net (fo=2, routed)           0.275     7.751    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.875 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=6, routed)           1.029     8.903    VexRiscv/IBusCachedPlugin_cache/_zz_67__reg
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.027 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.889     9.916    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X38Y26         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1786, routed)        1.430 140000000.000    VexRiscv/loader_counter_value_reg[2]
    SLICE_X38Y26         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/C
                         clock pessimism              0.080 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
    SLICE_X38Y26         FDRE (Setup_fdre_C_CE)      -0.169 140000000.000    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                              139999984.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.563     0.563    sys_clk
    SLICE_X39Y5          FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.910    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.832     0.832    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.563     0.563    sys_clk
    SLICE_X39Y5          FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.910    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.832     0.832    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.563     0.563    sys_clk
    SLICE_X39Y5          FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.910    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.832     0.832    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.563     0.563    sys_clk
    SLICE_X39Y5          FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.910    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.832     0.832    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.563     0.563    sys_clk
    SLICE_X39Y5          FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.910    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.832     0.832    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.563     0.563    sys_clk
    SLICE_X39Y5          FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.910    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.832     0.832    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y5          RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.563     0.563    sys_clk
    SLICE_X39Y5          FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.910    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y5          RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.832     0.832    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y5          RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X38Y5          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 __main___uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.563     0.563    sys_clk
    SLICE_X39Y5          FDRE                                         r  __main___uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  __main___uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.910    storage_reg_0_15_0_5/ADDRD0
    SLICE_X38Y5          RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.832     0.832    storage_reg_0_15_0_5/WCLK
    SLICE_X38Y5          RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X38Y5          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 VexRiscv/_zz_146__reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_mepc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.787%)  route 0.180ns (46.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.558     0.558    VexRiscv/loader_counter_value_reg[2]
    SLICE_X34Y35         FDRE                                         r  VexRiscv/_zz_146__reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  VexRiscv/_zz_146__reg[22]/Q
                         net (fo=3, routed)           0.180     0.901    VexRiscv/dataCache_1_/CsrPlugin_mepc_reg[30]_0[15]
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.946 r  VexRiscv/dataCache_1_/CsrPlugin_mepc[22]_i_1/O
                         net (fo=1, routed)           0.000     0.946    VexRiscv/dataCache_1__n_107
    SLICE_X36Y35         FDRE                                         r  VexRiscv/CsrPlugin_mepc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.827     0.827    VexRiscv/loader_counter_value_reg[2]
    SLICE_X36Y35         FDRE                                         r  VexRiscv/CsrPlugin_mepc_reg[22]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.091     0.913    VexRiscv/CsrPlugin_mepc_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 VexRiscv/memory_to_writeBack_PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/CsrPlugin_mepc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.189ns (45.692%)  route 0.225ns (54.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.550     0.550    VexRiscv/loader_counter_value_reg[2]
    SLICE_X39Y24         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  VexRiscv/memory_to_writeBack_PC_reg[3]/Q
                         net (fo=2, routed)           0.225     0.915    VexRiscv/dataCache_1_/CsrPlugin_mepc_reg[31][1]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.048     0.963 r  VexRiscv/dataCache_1_/CsrPlugin_mepc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.963    VexRiscv/dataCache_1__n_126
    SLICE_X33Y22         FDRE                                         r  VexRiscv/CsrPlugin_mepc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1786, routed)        0.819     0.819    VexRiscv/loader_counter_value_reg[2]
    SLICE_X33Y22         FDRE                                         r  VexRiscv/CsrPlugin_mepc_reg[3]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.107     0.921    VexRiscv/CsrPlugin_mepc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 70000000.000 }
Period(ns):         140000000.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)     Slack(ns)      Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X40Y21  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X38Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X38Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X40Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X38Y25  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X35Y26  VexRiscv/execute_to_memory_PC_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X34Y26  VexRiscv/execute_to_memory_PC_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X30Y21  VexRiscv/execute_to_memory_PC_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X33Y29  VexRiscv/execute_to_memory_PC_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000  SLICE_X34Y26  VexRiscv/execute_to_memory_PC_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y21  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y21  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y25  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y25  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y21  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y21  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X40Y23  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y25  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         70000000.000   70000000.000   SLICE_X38Y25  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | cpu_reset | FDRE    | -     |    11.555 (r) | SLOW    |    -0.049 (r) | FAST    |          |
sys_clk   | serial_rx | FDRE    | -     |     3.473 (r) | SLOW    |    -0.815 (r) | FAST    |          |
sys_clk   | user_sw0  | FDRE    | -     |     2.290 (r) | SLOW    |    -0.090 (r) | FAST    |          |
sys_clk   | user_sw1  | FDRE    | -     |     2.153 (r) | SLOW    |    -0.163 (r) | FAST    |          |
sys_clk   | user_sw2  | FDRE    | -     |     2.365 (r) | SLOW    |    -0.144 (r) | FAST    |          |
sys_clk   | user_sw3  | FDRE    | -     |     2.516 (r) | SLOW    |    -0.129 (r) | FAST    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx | FDRE   | -     |     10.645 (r) | SLOW    |      3.468 (r) | FAST    |          |
sys_clk   | user_led0 | FDCE   | -     |      7.910 (r) | SLOW    |      2.383 (r) | FAST    |          |
sys_clk   | user_led1 | FDCE   | -     |      8.296 (r) | SLOW    |      2.531 (r) | FAST    |          |
sys_clk   | user_led2 | FDCE   | -     |      7.712 (r) | SLOW    |      2.284 (r) | FAST    |          |
sys_clk   | user_led3 | FDCE   | -     |      7.845 (r) | SLOW    |      2.358 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |        13.154 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



