// Seed: 4060256866
module module_0 (
    input uwire id_0,
    input wire  id_1
);
  always @(1 or negedge id_0) $display;
  integer id_3 = id_3;
  wor id_5;
  always @(id_1 or posedge id_1) begin
    $display(1, id_5, id_0);
    id_3 = 1;
  end
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    output supply1 id_6
);
  initial $display(id_2);
  module_0(
      id_3, id_5
  );
endmodule
