
<!DOCTYPE html>
<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Module Expr</title>
<meta name="description" content="Documentation of Coq module Expr" />
<link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css">
<script src="https://cdn.jsdelivr.net/npm/markdown-it/dist/markdown-it.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/markdown-it-texmath/texmath.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/darkmode-js@1.5.7/lib/darkmode-js.min.js"></script>
<link href="rocqnavi.css" rel="stylesheet" type="text/css" />
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
<script type="text/javascript" src="rocqnavi.js"> </script>
</head>

<body onload="init()">

  <main>
    <div class="sidebar">
      <h2>Files</h2>
      <li><details id="Verilog"><summary>Verilog</summary>
          <ul>
          <li><a href="Verilog.Algo.html">Algo</a></li>
<li><a href="Verilog.Equiv.html">Equiv</a></li>
<li><a href="Verilog.Expr.html">Expr</a></li>
<li><a href="Verilog.ExprPath.html">ExprPath</a></li>
<li><a href="Verilog.Extr.html">Extr</a></li>
<li><a href="Verilog.Path.html">Path</a></li>
<li><a href="Verilog.Spec.html">Spec</a></li>
<li><a href="Verilog.TaggedExpr.html">TaggedExpr</a></li>
<li><a href="Verilog.TaggedExprPath.html">TaggedExprPath</a></li>
<li><a href="Verilog.TypeSystem.html">TypeSystem</a></li>
<li><a href="Verilog.Utils.html">Utils</a></li>
          </ul>
          </details>
          </li>
    </div>

  <div class="coq">

    <div class="content">
      <p><a href="./index.html">Top</a></p>
      <h1 class="title">Module Expr</h1>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">Lists</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">List</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ListNotations">ListNotations</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils">Utils</a></span>.<br/>
<br/>
<div class="doc">This module defines the untyped abstract syntax tree (AST) of SystemVerilog expressions. </div>
<span class="vernacular">Module</span><span class="id"> </span><span id="Expr" class="id"><a name="Expr" class="">Expr</a></span>.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Unset</span><span class="id"> Elimination</span><span class="vernacular"> Schemes</span>.<br/>
<br/>
<h2> SystemVerilog Expression Model </h2>
<div class="doc">This inductive type represents the structure of SystemVerilog expressions
      before typing. </div>
&nbsp;&nbsp;<span class="vernacular">Inductive</span><span class="id"> </span><span id="Expr.Expr" class="id"><a name="Expr.Expr" class="">Expr</a></span><span class="id"> :</span><span class="gallina-kwd"> Type</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="Expr.EOperand" class="id"><a name="Expr.EOperand" class="">EOperand</a></span> (<span id="size:3" class="id"><a name="size:3" class="">size</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>)<br/>
<div class="doc">Atomic operand, storing its bitwidth <code class="bracket"><span class="id">size</span></code> (as determined by the Gamma function). </div>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="Expr.EBinOp" class="id"><a name="Expr.EBinOp" class="">EBinOp</a></span> (<span id="lhs:4" class="id"><a name="lhs:4" class="">lhs</a></span><span class="id"> </span><span id="rhs:5" class="id"><a name="rhs:5" class="">rhs</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr:1">Expr</a></span>)<br/>
<div class="doc">Binary operator expression. </div>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="Expr.EUnOp" class="id"><a name="Expr.EUnOp" class="">EUnOp</a></span> (<span id="arg:6" class="id"><a name="arg:6" class="">arg</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr:1">Expr</a></span>)<br/>
<div class="doc">Unary operator expression. </div>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="Expr.EComp" class="id"><a name="Expr.EComp" class="">EComp</a></span> (<span id="lhs:7" class="id"><a name="lhs:7" class="">lhs</a></span><span class="id"> </span><span id="rhs:8" class="id"><a name="rhs:8" class="">rhs</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr:1">Expr</a></span>)<br/>
<div class="doc">Comparison expression (e.g., equality, inequality, relational ops). </div>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="Expr.ELogic" class="id"><a name="Expr.ELogic" class="">ELogic</a></span> (<span id="lhs:9" class="id"><a name="lhs:9" class="">lhs</a></span><span class="id"> </span><span id="rhs:10" class="id"><a name="rhs:10" class="">rhs</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr:1">Expr</a></span>)<br/>
<div class="doc">Logical expression (e.g., logical AND, OR). </div>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="Expr.EReduction" class="id"><a name="Expr.EReduction" class="">EReduction</a></span> (<span id="arg:11" class="id"><a name="arg:11" class="">arg</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr:1">Expr</a></span>)<br/>
<div class="doc">Reduction expression (e.g., bitwise reduction operators). </div>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="Expr.EShift" class="id"><a name="Expr.EShift" class="">EShift</a></span> (<span id="lhs:12" class="id"><a name="lhs:12" class="">lhs</a></span><span class="id"> </span><span id="rhs:13" class="id"><a name="rhs:13" class="">rhs</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr:1">Expr</a></span>)<br/>
<div class="doc">Bitwise shift operation (e.g., left/right shift). </div>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="Expr.EAssign" class="id"><a name="Expr.EAssign" class="">EAssign</a></span> (<span id="lval:14" class="id"><a name="lval:14" class="">lval</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>) (<span id="arg:15" class="id"><a name="arg:15" class="">arg</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr:1">Expr</a></span>)<br/>
<div class="doc">Assignment expression, storing the size of the left-hand value <code class="bracket"><span class="id">lval</span></code>. </div>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="Expr.ECond" class="id"><a name="Expr.ECond" class="">ECond</a></span> (<span id="cond:16" class="id"><a name="cond:16" class="">cond</a></span><span class="id"> </span><span id="tb:17" class="id"><a name="tb:17" class="">tb</a></span><span class="id"> </span><span id="fb:18" class="id"><a name="fb:18" class="">fb</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr:1">Expr</a></span>)<br/>
<div class="doc">Conditional (ternary) expression: <code class="bracket"><span class="id">cond</span> ? <span class="id">tb</span> : <span class="id">fb</span></code>. </div>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="Expr.EConcat" class="id"><a name="Expr.EConcat" class="">EConcat</a></span> (<span id="args:19" class="id"><a name="args:19" class="">args</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#list">list</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr:1">Expr</a></span>)<br/>
<div class="doc">Concatenation of multiple subexpressions. </div>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="Expr.ERepl" class="id"><a name="Expr.ERepl" class="">ERepl</a></span> (<span id="amount:20" class="id"><a name="amount:20" class="">amount</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>) (<span id="arg:21" class="id"><a name="arg:21" class="">arg</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr:1">Expr</a></span>)<br/>
<div class="doc">Replication operator: repeats <code class="bracket"><span class="id">arg</span></code> <code class="bracket"><span class="id">amount</span></code> times. </div>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="gallina-kwd">Set</span><span class="id"> Elimination</span><span class="vernacular"> Schemes</span>.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="Expr.HNil" class="id"><a name="Expr.HNil" class="">HNil</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span> (<span id="P:22" class="id"><a name="P:22" class="">P</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Type</span>)<span class="id"> </span><span id="n:23" class="id"><a name="n:23" class="">n</a></span><span class="id"> </span><span id="e:24" class="id"><a name="e:24" class="">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#n:23">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#e:24">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#P:22">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#e:24">e</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
<span class="id"> intros;</span><span class="id"> rewrite</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error_nil">nth_error_nil</a></span><span class="gallina-kwd"> in</span><span class="id"> H;</span><span class="id"> inv</span><span class="id"> H</span>. Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="Expr.HCons" class="id"><a name="Expr.HCons" class="">HCons</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span> (<span id="P:25" class="id"><a name="P:25" class="">P</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Type</span>)<span class="id"> </span><span id="hd:26" class="id"><a name="hd:26" class="">hd</a></span><span class="id"> </span><span id="tl:27" class="id"><a name="tl:27" class="">tl</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#P:25">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#hd:26">hd</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span> (<span class="gallina-kwd">forall</span><span class="id"> </span><span id="n:28" class="id"><a name="n:28" class="">n</a></span><span class="id"> </span><span id="e:29" class="id"><a name="e:29" class="">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#tl:27">tl</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#n:28">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#e:29">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#P:25">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#e:29">e</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="n:30" class="id"><a name="n:30" class="">n</a></span><span class="id"> </span><span id="e:31" class="id"><a name="e:31" class="">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span> (<span class="id"><a href="Verilog.Expr.html#hd:26">hd</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#tl:27">tl</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.Expr.html#n:30">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#e:31">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#P:25">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#e:31">e</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros;</span><span class="id"> destruct</span><span class="id"> n;</span><span class="id"> inv</span><span class="id"> H</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span><span class="id"> X</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span> (<span class="id">X0</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H1</span>).<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
<h2> Custom Induction Principle for <code class="bracket"><span class="id">Expr</span></code> </h2>
&nbsp;&nbsp;<br/>
<div class="doc">Since the built-in elimination scheme is not sufficient for lists of
      expressions (e.g., <code class="bracket"><span class="id">EConcat</span></code>), we define a custom induction principle that
      handles list substructures recursively. </div>
&nbsp;&nbsp;<span class="vernacular">Section</span><span class="id"> Expr_rect</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Variable</span><span class="id"> </span><span id="Expr.Expr_rect.P" class="id"><a name="Expr.Expr_rect.P" class="">P</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Type</span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="Expr.Expr_rect.HPAtom" class="id"><a name="Expr.Expr_rect.HPAtom" class="">HPAtom</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="o:34" class="id"><a name="o:34" class="">o</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EOperand">EOperand</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#o:34">o</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="Expr.Expr_rect.HPBinOp" class="id"><a name="Expr.Expr_rect.HPBinOp" class="">HPBinOp</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="lhs:37" class="id"><a name="lhs:37" class="">lhs</a></span><span class="id"> </span><span id="rhs:38" class="id"><a name="rhs:38" class="">rhs</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#lhs:37">lhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#rhs:38">rhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#lhs:37">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#rhs:38">rhs</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="Expr.Expr_rect.HPUnOp" class="id"><a name="Expr.Expr_rect.HPUnOp" class="">HPUnOp</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="arg:41" class="id"><a name="arg:41" class="">arg</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#arg:41">arg</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EUnOp">EUnOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#arg:41">arg</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="Expr.Expr_rect.HPComp" class="id"><a name="Expr.Expr_rect.HPComp" class="">HPComp</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="lhs:44" class="id"><a name="lhs:44" class="">lhs</a></span><span class="id"> </span><span id="rhs:45" class="id"><a name="rhs:45" class="">rhs</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#lhs:44">lhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#rhs:45">rhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#lhs:44">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#rhs:45">rhs</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="Expr.Expr_rect.HPLogic" class="id"><a name="Expr.Expr_rect.HPLogic" class="">HPLogic</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="lhs:48" class="id"><a name="lhs:48" class="">lhs</a></span><span class="id"> </span><span id="rhs:49" class="id"><a name="rhs:49" class="">rhs</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#lhs:48">lhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#rhs:49">rhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ELogic">ELogic</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#lhs:48">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#rhs:49">rhs</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="Expr.Expr_rect.HPReduction" class="id"><a name="Expr.Expr_rect.HPReduction" class="">HPReduction</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="arg:52" class="id"><a name="arg:52" class="">arg</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#arg:52">arg</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EReduction">EReduction</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#arg:52">arg</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="Expr.Expr_rect.HPShift" class="id"><a name="Expr.Expr_rect.HPShift" class="">HPShift</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="lhs:55" class="id"><a name="lhs:55" class="">lhs</a></span><span class="id"> </span><span id="rhs:56" class="id"><a name="rhs:56" class="">rhs</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#lhs:55">lhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#rhs:56">rhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EShift">EShift</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#lhs:55">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#rhs:56">rhs</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="Expr.Expr_rect.HPAssign" class="id"><a name="Expr.Expr_rect.HPAssign" class="">HPAssign</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="op:59" class="id"><a name="op:59" class="">op</a></span><span class="id"> </span><span id="arg:60" class="id"><a name="arg:60" class="">arg</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#arg:60">arg</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EAssign">EAssign</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#op:59">op</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#arg:60">arg</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="Expr.Expr_rect.HPCond" class="id"><a name="Expr.Expr_rect.HPCond" class="">HPCond</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="cond:63" class="id"><a name="cond:63" class="">cond</a></span><span class="id"> </span><span id="tb:64" class="id"><a name="tb:64" class="">tb</a></span><span class="id"> </span><span id="fb:65" class="id"><a name="fb:65" class="">fb</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#cond:63">cond</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#tb:64">tb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#fb:65">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#cond:63">cond</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#tb:64">tb</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#fb:65">fb</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="Expr.Expr_rect.HPConcat" class="id"><a name="Expr.Expr_rect.HPConcat" class="">HPConcat</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="args:68" class="id"><a name="args:68" class="">args</a></span><span class="id">,</span> (<span class="gallina-kwd">forall</span><span class="id"> </span><span id="n:69" class="id"><a name="n:69" class="">n</a></span><span class="id"> </span><span id="e:70" class="id"><a name="e:70" class="">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#args:68">args</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#n:69">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#e:70">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#e:70">e</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#args:68">args</a></span>).<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Hypothesis</span><span class="id"> </span><span id="Expr.Expr_rect.HPRepl" class="id"><a name="Expr.Expr_rect.HPRepl" class="">HPRepl</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="n:73" class="id"><a name="n:73" class="">n</a></span><span class="id"> </span><span id="arg:74" class="id"><a name="arg:74" class="">arg</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#arg:74">arg</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ERepl">ERepl</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#n:73">n</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#arg:74">arg</a></span>).<br/>
<br/>
<div class="doc">Recursive definition of <code class="bracket"><span class="id">Expr_rect</span></code>, extending the induction principle
        to handle list structures (notably in <code class="bracket"><span class="id">EConcat</span></code>). </div>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Fixpoint</span><span class="id"> </span><span id="Expr.Expr_rect" class="id"><a name="Expr.Expr_rect" class="">Expr_rect</a></span><span class="id"> </span><span id="e:77" class="id"><a name="e:77" class="">e</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#e:77">e</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#e:77">e</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EOperand">EOperand</a></span><span class="id"> o</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.HPAtom">HPAtom</a></span><span class="id"> o</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.HPBinOp">HPBinOp</a></span><span class="id"> _</span><span class="id"> _</span> (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EUnOp">EUnOp</a></span><span class="id"> arg</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.HPUnOp">HPUnOp</a></span><span class="id"> _</span> (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> arg</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.HPComp">HPComp</a></span><span class="id"> _</span><span class="id"> _</span> (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ELogic">ELogic</a></span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.HPLogic">HPLogic</a></span><span class="id"> _</span><span class="id"> _</span> (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EReduction">EReduction</a></span><span class="id"> arg</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.HPReduction">HPReduction</a></span><span class="id"> _</span> (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> arg</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EShift">EShift</a></span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.HPShift">HPShift</a></span><span class="id"> _</span><span class="id"> _</span> (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EAssign">EAssign</a></span><span class="id"> lval</span><span class="id"> arg</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.HPAssign">HPAssign</a></span><span class="id"> lval</span><span class="id"> _</span> (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> arg</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> arg</span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.HPCond">HPCond</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span> (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> arg</span>) (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> args</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.HPConcat">HPConcat</a></span><span class="id"> args</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#list_rect">list_rect</a></span><span class="id"> _</span> (<span class="id"><a href="Verilog.Expr.html#Expr.HNil">HNil</a></span><span class="id"> _</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">fun</span><span class="id"> </span><span id="hd:80" class="id"><a name="hd:80" class="">hd</a></span><span class="id"> </span><span id="tl:81" class="id"><a name="tl:81" class="">tl</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.HCons">HCons</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#tl:81">tl</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#hd:80">hd</a></span>)))<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">args</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ERepl">ERepl</a></span><span class="id"> n</span><span class="id"> arg</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect.HPRepl">HPRepl</a></span><span class="id"> n</span><span class="id"> _</span> (<span class="id"><a href="Verilog.Expr.html#Expr_rect:78">Expr_rect</a></span><span class="id"> arg</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
&nbsp;&nbsp;<span class="vernacular">End</span><span class="id"> Expr_rect</span>.<br/>
<br/>
<div class="doc">Convenient versions of <code class="bracket"><span class="id">Expr_rect</span></code> for properties and sets. </div>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Expr.Expr_ind" class="id"><a name="Expr.Expr_ind" class="">Expr_ind</a></span> (<span id="P:82" class="id"><a name="P:82" class="">P</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Prop</span>)<span class="id"> :=</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect">Expr_rect</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#P:82">P</a></span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Expr.Expr_rec" class="id"><a name="Expr.Expr_rec" class="">Expr_rec</a></span> (<span id="P:83" class="id"><a name="P:83" class="">P</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Set</span>)<span class="id"> :=</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_rect">Expr_rect</a></span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#P:83">P</a></span>.<br/>
<br/>
<h2> Decidability of Expression Equality </h2>
<div class="doc">Equality between two <code class="bracket"><span class="id">Expr</span></code> terms is decidable by structural comparison. </div>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="Expr.Expr_eq_dec" class="id"><a name="Expr.Expr_eq_dec" class="">Expr_eq_dec</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span> (<span id="e:84" class="id"><a name="e:84" class="">e</a></span><span class="id"> </span><span id="f:85" class="id"><a name="f:85" class="">f</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span>)<span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">{</a></span><span class="id"><a href="Verilog.Expr.html#e:84">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Expr.html#f:85">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">}</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da"> +</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da"> {</a></span><span class="id"><a href="Verilog.Expr.html#e:84">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;&gt;'_x"> &lt;&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#f:85">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">}</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">decide</span><span class="id"> equality</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> decide</span><span class="id"> equality</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> decide</span><span class="id"> equality</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> generalize</span><span class="id"> dependent</span><span class="id"> args0</span>. <span class="id">induction</span><span class="id"> args</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span><span class="id"> args0</span>. <span class="id">left</span>. <span class="id">reflexivity</span>. <span class="id">right</span>. <span class="id">congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span><span class="id"> args0</span>. <span class="id">right</span>. <span class="id">congruence</span>. <span class="id">destruct</span> (<span class="id">H</span><span class="id"> 0</span><span class="id"> a</span> (<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#eq_refl">eq_refl</a></span><span class="id"> _</span>)<span class="id"> e0</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> edestruct</span><span class="id"> IHargs</span><span class="gallina-kwd"> with</span> (<span class="id">args0</span><span class="id"> :=</span><span class="id"> args0</span>). <span class="id">intros</span><span class="id"> n</span>. <span class="id">apply</span> (<span class="id">H</span> (<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#S">S</a></span><span class="id"> n</span>)). <span class="id">subst</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">auto</span>. <span class="id">right</span>. <span class="id">congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> right</span>. <span class="id">congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> decide</span><span class="id"> equality</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<span class="vernacular">End</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr">Expr</a></span>.<br/>

      <div class="footer"><hr/>Generated by <a href="https://github.com/affeldt-aist/rocqnavi/">rocqnavi</a></div>
    </div>
  </div>
    </main>
</body>
</html>
