<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Contiki 3.x: I2S_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 3.x
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">I2S_Type Struct Reference<div class="ingroups"><a class="el" href="a02371.html">I2S Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>I2S - Register Layout Typedef.  
 <a href="a00120.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="a01256_source.html">cpu/arm/k60/include/MK60D10.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac267d105f56a5a51a2f96ca821c3e4a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac267d105f56a5a51a2f96ca821c3e4a7"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#ac267d105f56a5a51a2f96ca821c3e4a7">TCSR</a></td></tr>
<tr class="memdesc:ac267d105f56a5a51a2f96ca821c3e4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Control Register, offset: 0x0. <br/></td></tr>
<tr class="separator:ac267d105f56a5a51a2f96ca821c3e4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402dc49c093c976d36ae655ab62d0df5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a402dc49c093c976d36ae655ab62d0df5"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a402dc49c093c976d36ae655ab62d0df5">TCR1</a></td></tr>
<tr class="memdesc:a402dc49c093c976d36ae655ab62d0df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Configuration 1 Register, offset: 0x4. <br/></td></tr>
<tr class="separator:a402dc49c093c976d36ae655ab62d0df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4134a86cc4b66d8d7e59fed43bf833ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4134a86cc4b66d8d7e59fed43bf833ca"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a4134a86cc4b66d8d7e59fed43bf833ca">TCR2</a></td></tr>
<tr class="memdesc:a4134a86cc4b66d8d7e59fed43bf833ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Configuration 2 Register, offset: 0x8. <br/></td></tr>
<tr class="separator:a4134a86cc4b66d8d7e59fed43bf833ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a79413b288cefdce2291865b42c6a31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a79413b288cefdce2291865b42c6a31"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a3a79413b288cefdce2291865b42c6a31">TCR3</a></td></tr>
<tr class="memdesc:a3a79413b288cefdce2291865b42c6a31"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Configuration 3 Register, offset: 0xC. <br/></td></tr>
<tr class="separator:a3a79413b288cefdce2291865b42c6a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae01402cc631b47ce8128465aa287e6df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae01402cc631b47ce8128465aa287e6df"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#ae01402cc631b47ce8128465aa287e6df">TCR4</a></td></tr>
<tr class="memdesc:ae01402cc631b47ce8128465aa287e6df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Configuration 4 Register, offset: 0x10. <br/></td></tr>
<tr class="separator:ae01402cc631b47ce8128465aa287e6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91337041fca47b36ff4f31f29cb273bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91337041fca47b36ff4f31f29cb273bf"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a91337041fca47b36ff4f31f29cb273bf">TCR5</a></td></tr>
<tr class="memdesc:a91337041fca47b36ff4f31f29cb273bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Configuration 5 Register, offset: 0x14. <br/></td></tr>
<tr class="separator:a91337041fca47b36ff4f31f29cb273bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9379a7df85dece6455e6a9fdee38b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b9379a7df85dece6455e6a9fdee38b1"></a>
<a class="el" href="a01163.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a4b9379a7df85dece6455e6a9fdee38b1">TDR</a> [2]</td></tr>
<tr class="memdesc:a4b9379a7df85dece6455e6a9fdee38b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Data Register, array offset: 0x20, array step: 0x4. <br/></td></tr>
<tr class="separator:a4b9379a7df85dece6455e6a9fdee38b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31a800a6f9528237c89326fb95c4694"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac31a800a6f9528237c89326fb95c4694"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#ac31a800a6f9528237c89326fb95c4694">TFR</a> [2]</td></tr>
<tr class="memdesc:ac31a800a6f9528237c89326fb95c4694"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4. <br/></td></tr>
<tr class="separator:ac31a800a6f9528237c89326fb95c4694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddc0ba302f2eeb23c02a94fabab1af1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ddc0ba302f2eeb23c02a94fabab1af1"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a2ddc0ba302f2eeb23c02a94fabab1af1">TMR</a></td></tr>
<tr class="memdesc:a2ddc0ba302f2eeb23c02a94fabab1af1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Mask Register, offset: 0x60. <br/></td></tr>
<tr class="separator:a2ddc0ba302f2eeb23c02a94fabab1af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9f96292f8fdc9b1b74b67e4f9f2b96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e9f96292f8fdc9b1b74b67e4f9f2b96"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96">RCSR</a></td></tr>
<tr class="memdesc:a3e9f96292f8fdc9b1b74b67e4f9f2b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Control Register, offset: 0x80. <br/></td></tr>
<tr class="separator:a3e9f96292f8fdc9b1b74b67e4f9f2b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77ddbd77c8641790f011e95f040dc221"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77ddbd77c8641790f011e95f040dc221"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a77ddbd77c8641790f011e95f040dc221">RCR1</a></td></tr>
<tr class="memdesc:a77ddbd77c8641790f011e95f040dc221"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Configuration 1 Register, offset: 0x84. <br/></td></tr>
<tr class="separator:a77ddbd77c8641790f011e95f040dc221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bdbdf0882c75715cd446c6d677ace2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0bdbdf0882c75715cd446c6d677ace2"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#ac0bdbdf0882c75715cd446c6d677ace2">RCR2</a></td></tr>
<tr class="memdesc:ac0bdbdf0882c75715cd446c6d677ace2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Configuration 2 Register, offset: 0x88. <br/></td></tr>
<tr class="separator:ac0bdbdf0882c75715cd446c6d677ace2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d721096f492566c33c2354f7630624f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d721096f492566c33c2354f7630624f"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a4d721096f492566c33c2354f7630624f">RCR3</a></td></tr>
<tr class="memdesc:a4d721096f492566c33c2354f7630624f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Configuration 3 Register, offset: 0x8C. <br/></td></tr>
<tr class="separator:a4d721096f492566c33c2354f7630624f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f97512ded526be9f3672d7db6793ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29f97512ded526be9f3672d7db6793ac"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a29f97512ded526be9f3672d7db6793ac">RCR4</a></td></tr>
<tr class="memdesc:a29f97512ded526be9f3672d7db6793ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Configuration 4 Register, offset: 0x90. <br/></td></tr>
<tr class="separator:a29f97512ded526be9f3672d7db6793ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd777b7e9dafd3fd7185f034aab4b50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affd777b7e9dafd3fd7185f034aab4b50"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#affd777b7e9dafd3fd7185f034aab4b50">RCR5</a></td></tr>
<tr class="memdesc:affd777b7e9dafd3fd7185f034aab4b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Configuration 5 Register, offset: 0x94. <br/></td></tr>
<tr class="separator:affd777b7e9dafd3fd7185f034aab4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa2f4592fa25d0dfd1dfecdd44b2b2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fa2f4592fa25d0dfd1dfecdd44b2b2e"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a8fa2f4592fa25d0dfd1dfecdd44b2b2e">RDR</a> [2]</td></tr>
<tr class="memdesc:a8fa2f4592fa25d0dfd1dfecdd44b2b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Data Register, array offset: 0xA0, array step: 0x4. <br/></td></tr>
<tr class="separator:a8fa2f4592fa25d0dfd1dfecdd44b2b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac861684c5690d60103e39557930706"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adac861684c5690d60103e39557930706"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#adac861684c5690d60103e39557930706">RFR</a> [2]</td></tr>
<tr class="memdesc:adac861684c5690d60103e39557930706"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4. <br/></td></tr>
<tr class="separator:adac861684c5690d60103e39557930706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b55d0a250082bacc98cb3845769560"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2b55d0a250082bacc98cb3845769560"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#ab2b55d0a250082bacc98cb3845769560">RMR</a></td></tr>
<tr class="memdesc:ab2b55d0a250082bacc98cb3845769560"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Mask Register, offset: 0xE0. <br/></td></tr>
<tr class="separator:ab2b55d0a250082bacc98cb3845769560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1120f8317764b1cd8d7b624175c13a15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1120f8317764b1cd8d7b624175c13a15"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a1120f8317764b1cd8d7b624175c13a15">MCR</a></td></tr>
<tr class="memdesc:a1120f8317764b1cd8d7b624175c13a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI MCLK Control Register, offset: 0x100. <br/></td></tr>
<tr class="separator:a1120f8317764b1cd8d7b624175c13a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec34525af6f820dc003963ede5542ef1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec34525af6f820dc003963ede5542ef1"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#aec34525af6f820dc003963ede5542ef1">MDR</a></td></tr>
<tr class="memdesc:aec34525af6f820dc003963ede5542ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI MCLK Divide Register, offset: 0x104. <br/></td></tr>
<tr class="separator:aec34525af6f820dc003963ede5542ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d1c97fa0c4b8fbd305a7809c0bdcd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15d1c97fa0c4b8fbd305a7809c0bdcd9"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a15d1c97fa0c4b8fbd305a7809c0bdcd9">TX0</a></td></tr>
<tr class="memdesc:a15d1c97fa0c4b8fbd305a7809c0bdcd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Transmit Data Registers 0, offset: 0x0. <br/></td></tr>
<tr class="separator:a15d1c97fa0c4b8fbd305a7809c0bdcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5714d2aaedf66b60305eccf6ba3cd1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb5714d2aaedf66b60305eccf6ba3cd1"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#adb5714d2aaedf66b60305eccf6ba3cd1">TX1</a></td></tr>
<tr class="memdesc:adb5714d2aaedf66b60305eccf6ba3cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Transmit Data Registers 1, offset: 0x4. <br/></td></tr>
<tr class="separator:adb5714d2aaedf66b60305eccf6ba3cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36441c7fd89548635062b9eba4af42f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36441c7fd89548635062b9eba4af42f7"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a36441c7fd89548635062b9eba4af42f7">RX0</a></td></tr>
<tr class="memdesc:a36441c7fd89548635062b9eba4af42f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Receive Data Registers 0, offset: 0x8. <br/></td></tr>
<tr class="separator:a36441c7fd89548635062b9eba4af42f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13993e496e5dfea87a9b65f672025d84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13993e496e5dfea87a9b65f672025d84"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a13993e496e5dfea87a9b65f672025d84">RX1</a></td></tr>
<tr class="memdesc:a13993e496e5dfea87a9b65f672025d84"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Receive Data Registers 1, offset: 0xC. <br/></td></tr>
<tr class="separator:a13993e496e5dfea87a9b65f672025d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35cfaa5f6f9a4426e73b76849e9ccb9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae35cfaa5f6f9a4426e73b76849e9ccb9"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#ae35cfaa5f6f9a4426e73b76849e9ccb9">CR</a></td></tr>
<tr class="memdesc:ae35cfaa5f6f9a4426e73b76849e9ccb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Control Register, offset: 0x10. <br/></td></tr>
<tr class="separator:ae35cfaa5f6f9a4426e73b76849e9ccb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115d2ebb3f9c49e6da10a84b005a9428"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a115d2ebb3f9c49e6da10a84b005a9428"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a115d2ebb3f9c49e6da10a84b005a9428">ISR</a></td></tr>
<tr class="memdesc:a115d2ebb3f9c49e6da10a84b005a9428"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Interrupt Status Register, offset: 0x14. <br/></td></tr>
<tr class="separator:a115d2ebb3f9c49e6da10a84b005a9428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7512e4473fe7dc9fda9d91f9329858"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e7512e4473fe7dc9fda9d91f9329858"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a9e7512e4473fe7dc9fda9d91f9329858">IER</a></td></tr>
<tr class="memdesc:a9e7512e4473fe7dc9fda9d91f9329858"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Interrupt Enable Register, offset: 0x18. <br/></td></tr>
<tr class="separator:a9e7512e4473fe7dc9fda9d91f9329858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e536ae2c8af0944c8a6466eb3dfae5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5e536ae2c8af0944c8a6466eb3dfae5"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#ab5e536ae2c8af0944c8a6466eb3dfae5">TCR</a></td></tr>
<tr class="memdesc:ab5e536ae2c8af0944c8a6466eb3dfae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Transmit Configuration Register, offset: 0x1C. <br/></td></tr>
<tr class="separator:ab5e536ae2c8af0944c8a6466eb3dfae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc4ad27b640e1fa503001816d18362e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc4ad27b640e1fa503001816d18362e9"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#acc4ad27b640e1fa503001816d18362e9">RCR</a></td></tr>
<tr class="memdesc:acc4ad27b640e1fa503001816d18362e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Receive Configuration Register, offset: 0x20. <br/></td></tr>
<tr class="separator:acc4ad27b640e1fa503001816d18362e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81e777e3cf163584ab447ebd8d4a04b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad81e777e3cf163584ab447ebd8d4a04b"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#ad81e777e3cf163584ab447ebd8d4a04b">TCCR</a></td></tr>
<tr class="memdesc:ad81e777e3cf163584ab447ebd8d4a04b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Transmit Clock Control Registers, offset: 0x24. <br/></td></tr>
<tr class="separator:ad81e777e3cf163584ab447ebd8d4a04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd73d4066d3e7f4bdc395d64fdbfbae3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd73d4066d3e7f4bdc395d64fdbfbae3"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#abd73d4066d3e7f4bdc395d64fdbfbae3">RCCR</a></td></tr>
<tr class="memdesc:abd73d4066d3e7f4bdc395d64fdbfbae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Receive Clock Control Registers, offset: 0x28. <br/></td></tr>
<tr class="separator:abd73d4066d3e7f4bdc395d64fdbfbae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1798e8aae59266756ed649c69a2a663"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1798e8aae59266756ed649c69a2a663"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#ad1798e8aae59266756ed649c69a2a663">FCSR</a></td></tr>
<tr class="memdesc:ad1798e8aae59266756ed649c69a2a663"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S FIFO Control/Status Register, offset: 0x2C. <br/></td></tr>
<tr class="separator:ad1798e8aae59266756ed649c69a2a663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddc5fdaeef6a0ca3b5aa9cecb04a20a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ddc5fdaeef6a0ca3b5aa9cecb04a20a"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a2ddc5fdaeef6a0ca3b5aa9cecb04a20a">ACNT</a></td></tr>
<tr class="memdesc:a2ddc5fdaeef6a0ca3b5aa9cecb04a20a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S AC97 Control Register, offset: 0x38. <br/></td></tr>
<tr class="separator:a2ddc5fdaeef6a0ca3b5aa9cecb04a20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db606dee41e9de186d4feff2930375a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5db606dee41e9de186d4feff2930375a"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a5db606dee41e9de186d4feff2930375a">ACADD</a></td></tr>
<tr class="memdesc:a5db606dee41e9de186d4feff2930375a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S AC97 Command Address Register, offset: 0x3C. <br/></td></tr>
<tr class="separator:a5db606dee41e9de186d4feff2930375a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf42afbbb6d72a85ca25178d5616cd82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf42afbbb6d72a85ca25178d5616cd82"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#acf42afbbb6d72a85ca25178d5616cd82">ACDAT</a></td></tr>
<tr class="memdesc:acf42afbbb6d72a85ca25178d5616cd82"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S AC97 Command Data Register, offset: 0x40. <br/></td></tr>
<tr class="separator:acf42afbbb6d72a85ca25178d5616cd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae287ae033235dc9c9f70bb421495bebb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae287ae033235dc9c9f70bb421495bebb"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#ae287ae033235dc9c9f70bb421495bebb">ATAG</a></td></tr>
<tr class="memdesc:ae287ae033235dc9c9f70bb421495bebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S AC97 Tag Register, offset: 0x44. <br/></td></tr>
<tr class="separator:ae287ae033235dc9c9f70bb421495bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f4513a34e354d51887f45a131f26872"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f4513a34e354d51887f45a131f26872"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a8f4513a34e354d51887f45a131f26872">TMSK</a></td></tr>
<tr class="memdesc:a8f4513a34e354d51887f45a131f26872"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Transmit Time Slot Mask Register, offset: 0x48. <br/></td></tr>
<tr class="separator:a8f4513a34e354d51887f45a131f26872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2b9cfe570018f4221e7aedff8cbc06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f2b9cfe570018f4221e7aedff8cbc06"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a8f2b9cfe570018f4221e7aedff8cbc06">RMSK</a></td></tr>
<tr class="memdesc:a8f2b9cfe570018f4221e7aedff8cbc06"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Receive Time Slot Mask Register, offset: 0x4C. <br/></td></tr>
<tr class="separator:a8f2b9cfe570018f4221e7aedff8cbc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898c662020000a38e115481dbbf8288f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a898c662020000a38e115481dbbf8288f"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a898c662020000a38e115481dbbf8288f">ACCST</a></td></tr>
<tr class="memdesc:a898c662020000a38e115481dbbf8288f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S AC97 Channel Status Register, offset: 0x50. <br/></td></tr>
<tr class="separator:a898c662020000a38e115481dbbf8288f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5344d8d904d41e059f6e2ee9f2e002b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5344d8d904d41e059f6e2ee9f2e002b6"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#a5344d8d904d41e059f6e2ee9f2e002b6">ACCEN</a></td></tr>
<tr class="memdesc:a5344d8d904d41e059f6e2ee9f2e002b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S AC97 Channel Enable Register, offset: 0x54. <br/></td></tr>
<tr class="separator:a5344d8d904d41e059f6e2ee9f2e002b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbca917548605b656805ecc1425dc92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affbca917548605b656805ecc1425dc92"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00120.html#affbca917548605b656805ecc1425dc92">ACCDIS</a></td></tr>
<tr class="memdesc:affbca917548605b656805ecc1425dc92"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S AC97 Channel Disable Register, offset: 0x58. <br/></td></tr>
<tr class="separator:affbca917548605b656805ecc1425dc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>I2S - Register Layout Typedef. </p>

<p>Definition at line <a class="el" href="a01256_source.html#l04849">4849</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Nov 30 2014 09:59:07 for Contiki 3.x by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
