
*** Running vivado
    with args -log Vivado_encoder_Lab4_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Vivado_encoder_Lab4_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Vivado_encoder_Lab4_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top Vivado_encoder_Lab4_wrapper -part xc7z010clg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/schumae/Desktop/EE365/Lab4/Vivado_Encoder_Lab4.srcs/sources_1/bd/Vivado_encoder_Lab4/ip/Vivado_encoder_Lab4_processing_system7_0_0/Vivado_encoder_Lab4_processing_system7_0_0.xdc] for cell 'Vivado_encoder_Lab4_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/schumae/Desktop/EE365/Lab4/Vivado_Encoder_Lab4.srcs/sources_1/bd/Vivado_encoder_Lab4/ip/Vivado_encoder_Lab4_processing_system7_0_0/Vivado_encoder_Lab4_processing_system7_0_0.xdc] for cell 'Vivado_encoder_Lab4_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/schumae/Desktop/EE365/Lab4/TE0726.xdc]
WARNING: [Vivado 12-507] No nets matched 'Vivado_encoder_Lab4_i/topLevel_0/U0/r_reg0'. [C:/Users/schumae/Desktop/EE365/Lab4/TE0726.xdc:129]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/schumae/Desktop/EE365/Lab4/TE0726.xdc:129]
WARNING: [Vivado 12-507] No nets matched 'Vivado_encoder_Lab4_i/topLevel_0/U0/r_reg0'. [C:/Users/schumae/Desktop/EE365/Lab4/TE0726.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/schumae/Desktop/EE365/Lab4/TE0726.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/schumae/Desktop/EE365/Lab4/TE0726.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 682.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 687.199 ; gain = 381.977
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.550 . Memory (MB): peak = 707.172 ; gain = 19.973

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14b3b38b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1208.160 ; gain = 500.988

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "3fdaac69be764ee0".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "879b87485ba81ff6".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1509.016 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1f2a31384

Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.016 ; gain = 160.680

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 18600f281

Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.016 ; gain = 160.680
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Retarget, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 20d1fafaa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.016 ; gain = 160.680
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1ccdf6560

Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.016 ; gain = 160.680
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 144 cells
INFO: [Opt 31-1021] In phase Sweep, 913 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1ccdf6560

Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.016 ; gain = 160.680
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1ccdf6560

Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1509.016 ; gain = 160.680
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1ccdf6560

Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1509.016 ; gain = 160.680
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |              43  |                                             79  |
|  Constant propagation         |               0  |              16  |                                             64  |
|  Sweep                        |               0  |             144  |                                            913  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1509.016 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b01e26d0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1509.016 ; gain = 160.680

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.941 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 17 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 1918c802f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1735.016 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1918c802f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1735.016 ; gain = 226.000

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17f7223d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.922 . Memory (MB): peak = 1735.016 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 17f7223d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1735.016 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1735.016 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17f7223d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1735.016 ; gain = 1047.816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/schumae/Desktop/EE365/Lab4/Vivado_Encoder_Lab4.runs/impl_1/Vivado_encoder_Lab4_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Vivado_encoder_Lab4_wrapper_drc_opted.rpt -pb Vivado_encoder_Lab4_wrapper_drc_opted.pb -rpx Vivado_encoder_Lab4_wrapper_drc_opted.rpx
Command: report_drc -file Vivado_encoder_Lab4_wrapper_drc_opted.rpt -pb Vivado_encoder_Lab4_wrapper_drc_opted.pb -rpx Vivado_encoder_Lab4_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/schumae/Desktop/EE365/Lab4/Vivado_Encoder_Lab4.runs/impl_1/Vivado_encoder_Lab4_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 101e4a323

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1735.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10e4ff30b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19ba09f5f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19ba09f5f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19ba09f5f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c1a05281

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1735.016 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 12184ec9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1db8f6586

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1db8f6586

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11a6552ef

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17543b178

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fbbd601e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17ce9803b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c2d5fd62

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a9de4c9b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1281a6cae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1281a6cae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f0c379b5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: f0c379b5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.777. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: cbc81894

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: cbc81894

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cbc81894

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: cbc81894

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 7c981754

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7c981754

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.016 ; gain = 0.000
Ending Placer Task | Checksum: 6bb22d78

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.760 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/schumae/Desktop/EE365/Lab4/Vivado_Encoder_Lab4.runs/impl_1/Vivado_encoder_Lab4_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Vivado_encoder_Lab4_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Vivado_encoder_Lab4_wrapper_utilization_placed.rpt -pb Vivado_encoder_Lab4_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Vivado_encoder_Lab4_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1735.016 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 55c2536 ConstDB: 0 ShapeSum: 66560842 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d14a28c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.016 ; gain = 0.000
Post Restoration Checksum: NetGraph: cfeb2f5 NumContArr: 1015ef97 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d14a28c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d14a28c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d14a28c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.016 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c4416b4d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.886 | TNS=0.000  | WHS=-1.436 | THS=-284.063|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 158b02f88

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.886 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1266939be

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 2 Router Initialization | Checksum: f0258f6f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1735.016 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000422297 %
  Global Horizontal Routing Utilization  = 0.0011489 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8345
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8341
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 3


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dff5335f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 951
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.892  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12c294354

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.892  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: efa6f3c2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: efa6f3c2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: efa6f3c2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: efa6f3c2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: efa6f3c2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14cd33887

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.905  | TNS=0.000  | WHS=-0.185 | THS=-0.185 |

Phase 6.1 Hold Fix Iter | Checksum: 6b14540a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.016 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: d55126e0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.45059 %
  Global Horizontal Routing Utilization  = 6.47082 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10cd1c66e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10cd1c66e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b456d1f0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1735.016 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1af904dd8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.905  | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1af904dd8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1735.016 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1735.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.921 . Memory (MB): peak = 1735.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/schumae/Desktop/EE365/Lab4/Vivado_Encoder_Lab4.runs/impl_1/Vivado_encoder_Lab4_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Vivado_encoder_Lab4_wrapper_drc_routed.rpt -pb Vivado_encoder_Lab4_wrapper_drc_routed.pb -rpx Vivado_encoder_Lab4_wrapper_drc_routed.rpx
Command: report_drc -file Vivado_encoder_Lab4_wrapper_drc_routed.rpt -pb Vivado_encoder_Lab4_wrapper_drc_routed.pb -rpx Vivado_encoder_Lab4_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/schumae/Desktop/EE365/Lab4/Vivado_Encoder_Lab4.runs/impl_1/Vivado_encoder_Lab4_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Vivado_encoder_Lab4_wrapper_methodology_drc_routed.rpt -pb Vivado_encoder_Lab4_wrapper_methodology_drc_routed.pb -rpx Vivado_encoder_Lab4_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Vivado_encoder_Lab4_wrapper_methodology_drc_routed.rpt -pb Vivado_encoder_Lab4_wrapper_methodology_drc_routed.pb -rpx Vivado_encoder_Lab4_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/schumae/Desktop/EE365/Lab4/Vivado_Encoder_Lab4.runs/impl_1/Vivado_encoder_Lab4_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Vivado_encoder_Lab4_wrapper_power_routed.rpt -pb Vivado_encoder_Lab4_wrapper_power_summary_routed.pb -rpx Vivado_encoder_Lab4_wrapper_power_routed.rpx
Command: report_power -file Vivado_encoder_Lab4_wrapper_power_routed.rpt -pb Vivado_encoder_Lab4_wrapper_power_summary_routed.pb -rpx Vivado_encoder_Lab4_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Vivado_encoder_Lab4_wrapper_route_status.rpt -pb Vivado_encoder_Lab4_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Vivado_encoder_Lab4_wrapper_timing_summary_routed.rpt -pb Vivado_encoder_Lab4_wrapper_timing_summary_routed.pb -rpx Vivado_encoder_Lab4_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Vivado_encoder_Lab4_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Vivado_encoder_Lab4_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Vivado_encoder_Lab4_wrapper_bus_skew_routed.rpt -pb Vivado_encoder_Lab4_wrapper_bus_skew_routed.pb -rpx Vivado_encoder_Lab4_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Vivado_encoder_Lab4_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net Vivado_encoder_Lab4_i/topLevel_0/U0/b2v_STM_Rotary_Encoder/reg_fstate_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin Vivado_encoder_Lab4_i/topLevel_0/U0/b2v_STM_Rotary_Encoder/reg_fstate_reg[3]_i_2/O, cell Vivado_encoder_Lab4_i/topLevel_0/U0/b2v_STM_Rotary_Encoder/reg_fstate_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/trig_in_reg, u_ila_0/inst/trig_out_ack_reg... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Vivado_encoder_Lab4_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2182.473 ; gain = 428.934
INFO: [Common 17-206] Exiting Vivado at Thu Oct 13 20:45:01 2022...
