
smart_lock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075f8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  080076b8  080076b8  000176b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007acc  08007acc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08007acc  08007acc  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007acc  08007acc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007acc  08007acc  00017acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ad0  08007ad0  00017ad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007ad4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  200001d4  08007ca8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  08007ca8  00020434  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009cc8  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ac5  00000000  00000000  00029f07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000920  00000000  00000000  0002b9d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000701  00000000  00000000  0002c2f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00010d23  00000000  00000000  0002c9f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b10c  00000000  00000000  0003d714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006151a  00000000  00000000  00048820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002f94  00000000  00000000  000a9d3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000accd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080076a0 	.word	0x080076a0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	080076a0 	.word	0x080076a0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ff29 	bl	8001294 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fe79 	bl	8001144 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff1b 	bl	8001294 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff11 	bl	8001294 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fea1 	bl	80011c8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fe97 	bl	80011c8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	464f      	mov	r7, r9
 80004ac:	4646      	mov	r6, r8
 80004ae:	46d6      	mov	lr, sl
 80004b0:	0004      	movs	r4, r0
 80004b2:	b5c0      	push	{r6, r7, lr}
 80004b4:	001f      	movs	r7, r3
 80004b6:	030b      	lsls	r3, r1, #12
 80004b8:	0010      	movs	r0, r2
 80004ba:	004e      	lsls	r6, r1, #1
 80004bc:	0a5b      	lsrs	r3, r3, #9
 80004be:	0fcd      	lsrs	r5, r1, #31
 80004c0:	0f61      	lsrs	r1, r4, #29
 80004c2:	007a      	lsls	r2, r7, #1
 80004c4:	4319      	orrs	r1, r3
 80004c6:	00e3      	lsls	r3, r4, #3
 80004c8:	033c      	lsls	r4, r7, #12
 80004ca:	0fff      	lsrs	r7, r7, #31
 80004cc:	46bc      	mov	ip, r7
 80004ce:	0a64      	lsrs	r4, r4, #9
 80004d0:	0f47      	lsrs	r7, r0, #29
 80004d2:	4327      	orrs	r7, r4
 80004d4:	0d76      	lsrs	r6, r6, #21
 80004d6:	0d52      	lsrs	r2, r2, #21
 80004d8:	00c0      	lsls	r0, r0, #3
 80004da:	46b9      	mov	r9, r7
 80004dc:	4680      	mov	r8, r0
 80004de:	1ab7      	subs	r7, r6, r2
 80004e0:	4565      	cmp	r5, ip
 80004e2:	d100      	bne.n	80004e6 <__aeabi_dadd+0x3e>
 80004e4:	e09b      	b.n	800061e <__aeabi_dadd+0x176>
 80004e6:	2f00      	cmp	r7, #0
 80004e8:	dc00      	bgt.n	80004ec <__aeabi_dadd+0x44>
 80004ea:	e084      	b.n	80005f6 <__aeabi_dadd+0x14e>
 80004ec:	2a00      	cmp	r2, #0
 80004ee:	d100      	bne.n	80004f2 <__aeabi_dadd+0x4a>
 80004f0:	e0be      	b.n	8000670 <__aeabi_dadd+0x1c8>
 80004f2:	4ac8      	ldr	r2, [pc, #800]	; (8000814 <__aeabi_dadd+0x36c>)
 80004f4:	4296      	cmp	r6, r2
 80004f6:	d100      	bne.n	80004fa <__aeabi_dadd+0x52>
 80004f8:	e124      	b.n	8000744 <__aeabi_dadd+0x29c>
 80004fa:	2280      	movs	r2, #128	; 0x80
 80004fc:	464c      	mov	r4, r9
 80004fe:	0412      	lsls	r2, r2, #16
 8000500:	4314      	orrs	r4, r2
 8000502:	46a1      	mov	r9, r4
 8000504:	2f38      	cmp	r7, #56	; 0x38
 8000506:	dd00      	ble.n	800050a <__aeabi_dadd+0x62>
 8000508:	e167      	b.n	80007da <__aeabi_dadd+0x332>
 800050a:	2f1f      	cmp	r7, #31
 800050c:	dd00      	ble.n	8000510 <__aeabi_dadd+0x68>
 800050e:	e1d6      	b.n	80008be <__aeabi_dadd+0x416>
 8000510:	2220      	movs	r2, #32
 8000512:	464c      	mov	r4, r9
 8000514:	1bd2      	subs	r2, r2, r7
 8000516:	4094      	lsls	r4, r2
 8000518:	46a2      	mov	sl, r4
 800051a:	4644      	mov	r4, r8
 800051c:	40fc      	lsrs	r4, r7
 800051e:	0020      	movs	r0, r4
 8000520:	4654      	mov	r4, sl
 8000522:	4304      	orrs	r4, r0
 8000524:	4640      	mov	r0, r8
 8000526:	4090      	lsls	r0, r2
 8000528:	1e42      	subs	r2, r0, #1
 800052a:	4190      	sbcs	r0, r2
 800052c:	464a      	mov	r2, r9
 800052e:	40fa      	lsrs	r2, r7
 8000530:	4304      	orrs	r4, r0
 8000532:	1a89      	subs	r1, r1, r2
 8000534:	1b1c      	subs	r4, r3, r4
 8000536:	42a3      	cmp	r3, r4
 8000538:	4192      	sbcs	r2, r2
 800053a:	4252      	negs	r2, r2
 800053c:	1a8b      	subs	r3, r1, r2
 800053e:	469a      	mov	sl, r3
 8000540:	4653      	mov	r3, sl
 8000542:	021b      	lsls	r3, r3, #8
 8000544:	d400      	bmi.n	8000548 <__aeabi_dadd+0xa0>
 8000546:	e0d4      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000548:	4653      	mov	r3, sl
 800054a:	025a      	lsls	r2, r3, #9
 800054c:	0a53      	lsrs	r3, r2, #9
 800054e:	469a      	mov	sl, r3
 8000550:	4653      	mov	r3, sl
 8000552:	2b00      	cmp	r3, #0
 8000554:	d100      	bne.n	8000558 <__aeabi_dadd+0xb0>
 8000556:	e104      	b.n	8000762 <__aeabi_dadd+0x2ba>
 8000558:	4650      	mov	r0, sl
 800055a:	f001 fded 	bl	8002138 <__clzsi2>
 800055e:	0003      	movs	r3, r0
 8000560:	3b08      	subs	r3, #8
 8000562:	2220      	movs	r2, #32
 8000564:	0020      	movs	r0, r4
 8000566:	1ad2      	subs	r2, r2, r3
 8000568:	4651      	mov	r1, sl
 800056a:	40d0      	lsrs	r0, r2
 800056c:	4099      	lsls	r1, r3
 800056e:	0002      	movs	r2, r0
 8000570:	409c      	lsls	r4, r3
 8000572:	430a      	orrs	r2, r1
 8000574:	42b3      	cmp	r3, r6
 8000576:	da00      	bge.n	800057a <__aeabi_dadd+0xd2>
 8000578:	e102      	b.n	8000780 <__aeabi_dadd+0x2d8>
 800057a:	1b9b      	subs	r3, r3, r6
 800057c:	1c59      	adds	r1, r3, #1
 800057e:	291f      	cmp	r1, #31
 8000580:	dd00      	ble.n	8000584 <__aeabi_dadd+0xdc>
 8000582:	e0a7      	b.n	80006d4 <__aeabi_dadd+0x22c>
 8000584:	2320      	movs	r3, #32
 8000586:	0010      	movs	r0, r2
 8000588:	0026      	movs	r6, r4
 800058a:	1a5b      	subs	r3, r3, r1
 800058c:	409c      	lsls	r4, r3
 800058e:	4098      	lsls	r0, r3
 8000590:	40ce      	lsrs	r6, r1
 8000592:	40ca      	lsrs	r2, r1
 8000594:	1e63      	subs	r3, r4, #1
 8000596:	419c      	sbcs	r4, r3
 8000598:	4330      	orrs	r0, r6
 800059a:	4692      	mov	sl, r2
 800059c:	2600      	movs	r6, #0
 800059e:	4304      	orrs	r4, r0
 80005a0:	0763      	lsls	r3, r4, #29
 80005a2:	d009      	beq.n	80005b8 <__aeabi_dadd+0x110>
 80005a4:	230f      	movs	r3, #15
 80005a6:	4023      	ands	r3, r4
 80005a8:	2b04      	cmp	r3, #4
 80005aa:	d005      	beq.n	80005b8 <__aeabi_dadd+0x110>
 80005ac:	1d23      	adds	r3, r4, #4
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	41a4      	sbcs	r4, r4
 80005b2:	4264      	negs	r4, r4
 80005b4:	44a2      	add	sl, r4
 80005b6:	001c      	movs	r4, r3
 80005b8:	4653      	mov	r3, sl
 80005ba:	021b      	lsls	r3, r3, #8
 80005bc:	d400      	bmi.n	80005c0 <__aeabi_dadd+0x118>
 80005be:	e09b      	b.n	80006f8 <__aeabi_dadd+0x250>
 80005c0:	4b94      	ldr	r3, [pc, #592]	; (8000814 <__aeabi_dadd+0x36c>)
 80005c2:	3601      	adds	r6, #1
 80005c4:	429e      	cmp	r6, r3
 80005c6:	d100      	bne.n	80005ca <__aeabi_dadd+0x122>
 80005c8:	e0b8      	b.n	800073c <__aeabi_dadd+0x294>
 80005ca:	4653      	mov	r3, sl
 80005cc:	4992      	ldr	r1, [pc, #584]	; (8000818 <__aeabi_dadd+0x370>)
 80005ce:	08e4      	lsrs	r4, r4, #3
 80005d0:	400b      	ands	r3, r1
 80005d2:	0019      	movs	r1, r3
 80005d4:	075b      	lsls	r3, r3, #29
 80005d6:	4323      	orrs	r3, r4
 80005d8:	0572      	lsls	r2, r6, #21
 80005da:	024c      	lsls	r4, r1, #9
 80005dc:	0b24      	lsrs	r4, r4, #12
 80005de:	0d52      	lsrs	r2, r2, #21
 80005e0:	0512      	lsls	r2, r2, #20
 80005e2:	07ed      	lsls	r5, r5, #31
 80005e4:	4322      	orrs	r2, r4
 80005e6:	432a      	orrs	r2, r5
 80005e8:	0018      	movs	r0, r3
 80005ea:	0011      	movs	r1, r2
 80005ec:	bce0      	pop	{r5, r6, r7}
 80005ee:	46ba      	mov	sl, r7
 80005f0:	46b1      	mov	r9, r6
 80005f2:	46a8      	mov	r8, r5
 80005f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f6:	2f00      	cmp	r7, #0
 80005f8:	d048      	beq.n	800068c <__aeabi_dadd+0x1e4>
 80005fa:	1b97      	subs	r7, r2, r6
 80005fc:	2e00      	cmp	r6, #0
 80005fe:	d000      	beq.n	8000602 <__aeabi_dadd+0x15a>
 8000600:	e10e      	b.n	8000820 <__aeabi_dadd+0x378>
 8000602:	000c      	movs	r4, r1
 8000604:	431c      	orrs	r4, r3
 8000606:	d100      	bne.n	800060a <__aeabi_dadd+0x162>
 8000608:	e1b7      	b.n	800097a <__aeabi_dadd+0x4d2>
 800060a:	1e7c      	subs	r4, r7, #1
 800060c:	2f01      	cmp	r7, #1
 800060e:	d100      	bne.n	8000612 <__aeabi_dadd+0x16a>
 8000610:	e226      	b.n	8000a60 <__aeabi_dadd+0x5b8>
 8000612:	4d80      	ldr	r5, [pc, #512]	; (8000814 <__aeabi_dadd+0x36c>)
 8000614:	42af      	cmp	r7, r5
 8000616:	d100      	bne.n	800061a <__aeabi_dadd+0x172>
 8000618:	e1d5      	b.n	80009c6 <__aeabi_dadd+0x51e>
 800061a:	0027      	movs	r7, r4
 800061c:	e107      	b.n	800082e <__aeabi_dadd+0x386>
 800061e:	2f00      	cmp	r7, #0
 8000620:	dc00      	bgt.n	8000624 <__aeabi_dadd+0x17c>
 8000622:	e0b2      	b.n	800078a <__aeabi_dadd+0x2e2>
 8000624:	2a00      	cmp	r2, #0
 8000626:	d047      	beq.n	80006b8 <__aeabi_dadd+0x210>
 8000628:	4a7a      	ldr	r2, [pc, #488]	; (8000814 <__aeabi_dadd+0x36c>)
 800062a:	4296      	cmp	r6, r2
 800062c:	d100      	bne.n	8000630 <__aeabi_dadd+0x188>
 800062e:	e089      	b.n	8000744 <__aeabi_dadd+0x29c>
 8000630:	2280      	movs	r2, #128	; 0x80
 8000632:	464c      	mov	r4, r9
 8000634:	0412      	lsls	r2, r2, #16
 8000636:	4314      	orrs	r4, r2
 8000638:	46a1      	mov	r9, r4
 800063a:	2f38      	cmp	r7, #56	; 0x38
 800063c:	dc6b      	bgt.n	8000716 <__aeabi_dadd+0x26e>
 800063e:	2f1f      	cmp	r7, #31
 8000640:	dc00      	bgt.n	8000644 <__aeabi_dadd+0x19c>
 8000642:	e16e      	b.n	8000922 <__aeabi_dadd+0x47a>
 8000644:	003a      	movs	r2, r7
 8000646:	4648      	mov	r0, r9
 8000648:	3a20      	subs	r2, #32
 800064a:	40d0      	lsrs	r0, r2
 800064c:	4684      	mov	ip, r0
 800064e:	2f20      	cmp	r7, #32
 8000650:	d007      	beq.n	8000662 <__aeabi_dadd+0x1ba>
 8000652:	2240      	movs	r2, #64	; 0x40
 8000654:	4648      	mov	r0, r9
 8000656:	1bd2      	subs	r2, r2, r7
 8000658:	4090      	lsls	r0, r2
 800065a:	0002      	movs	r2, r0
 800065c:	4640      	mov	r0, r8
 800065e:	4310      	orrs	r0, r2
 8000660:	4680      	mov	r8, r0
 8000662:	4640      	mov	r0, r8
 8000664:	1e42      	subs	r2, r0, #1
 8000666:	4190      	sbcs	r0, r2
 8000668:	4662      	mov	r2, ip
 800066a:	0004      	movs	r4, r0
 800066c:	4314      	orrs	r4, r2
 800066e:	e057      	b.n	8000720 <__aeabi_dadd+0x278>
 8000670:	464a      	mov	r2, r9
 8000672:	4302      	orrs	r2, r0
 8000674:	d100      	bne.n	8000678 <__aeabi_dadd+0x1d0>
 8000676:	e103      	b.n	8000880 <__aeabi_dadd+0x3d8>
 8000678:	1e7a      	subs	r2, r7, #1
 800067a:	2f01      	cmp	r7, #1
 800067c:	d100      	bne.n	8000680 <__aeabi_dadd+0x1d8>
 800067e:	e193      	b.n	80009a8 <__aeabi_dadd+0x500>
 8000680:	4c64      	ldr	r4, [pc, #400]	; (8000814 <__aeabi_dadd+0x36c>)
 8000682:	42a7      	cmp	r7, r4
 8000684:	d100      	bne.n	8000688 <__aeabi_dadd+0x1e0>
 8000686:	e18a      	b.n	800099e <__aeabi_dadd+0x4f6>
 8000688:	0017      	movs	r7, r2
 800068a:	e73b      	b.n	8000504 <__aeabi_dadd+0x5c>
 800068c:	4c63      	ldr	r4, [pc, #396]	; (800081c <__aeabi_dadd+0x374>)
 800068e:	1c72      	adds	r2, r6, #1
 8000690:	4222      	tst	r2, r4
 8000692:	d000      	beq.n	8000696 <__aeabi_dadd+0x1ee>
 8000694:	e0e0      	b.n	8000858 <__aeabi_dadd+0x3b0>
 8000696:	000a      	movs	r2, r1
 8000698:	431a      	orrs	r2, r3
 800069a:	2e00      	cmp	r6, #0
 800069c:	d000      	beq.n	80006a0 <__aeabi_dadd+0x1f8>
 800069e:	e174      	b.n	800098a <__aeabi_dadd+0x4e2>
 80006a0:	2a00      	cmp	r2, #0
 80006a2:	d100      	bne.n	80006a6 <__aeabi_dadd+0x1fe>
 80006a4:	e1d0      	b.n	8000a48 <__aeabi_dadd+0x5a0>
 80006a6:	464a      	mov	r2, r9
 80006a8:	4302      	orrs	r2, r0
 80006aa:	d000      	beq.n	80006ae <__aeabi_dadd+0x206>
 80006ac:	e1e3      	b.n	8000a76 <__aeabi_dadd+0x5ce>
 80006ae:	074a      	lsls	r2, r1, #29
 80006b0:	08db      	lsrs	r3, r3, #3
 80006b2:	4313      	orrs	r3, r2
 80006b4:	08c9      	lsrs	r1, r1, #3
 80006b6:	e029      	b.n	800070c <__aeabi_dadd+0x264>
 80006b8:	464a      	mov	r2, r9
 80006ba:	4302      	orrs	r2, r0
 80006bc:	d100      	bne.n	80006c0 <__aeabi_dadd+0x218>
 80006be:	e17d      	b.n	80009bc <__aeabi_dadd+0x514>
 80006c0:	1e7a      	subs	r2, r7, #1
 80006c2:	2f01      	cmp	r7, #1
 80006c4:	d100      	bne.n	80006c8 <__aeabi_dadd+0x220>
 80006c6:	e0e0      	b.n	800088a <__aeabi_dadd+0x3e2>
 80006c8:	4c52      	ldr	r4, [pc, #328]	; (8000814 <__aeabi_dadd+0x36c>)
 80006ca:	42a7      	cmp	r7, r4
 80006cc:	d100      	bne.n	80006d0 <__aeabi_dadd+0x228>
 80006ce:	e166      	b.n	800099e <__aeabi_dadd+0x4f6>
 80006d0:	0017      	movs	r7, r2
 80006d2:	e7b2      	b.n	800063a <__aeabi_dadd+0x192>
 80006d4:	0010      	movs	r0, r2
 80006d6:	3b1f      	subs	r3, #31
 80006d8:	40d8      	lsrs	r0, r3
 80006da:	2920      	cmp	r1, #32
 80006dc:	d003      	beq.n	80006e6 <__aeabi_dadd+0x23e>
 80006de:	2340      	movs	r3, #64	; 0x40
 80006e0:	1a5b      	subs	r3, r3, r1
 80006e2:	409a      	lsls	r2, r3
 80006e4:	4314      	orrs	r4, r2
 80006e6:	1e63      	subs	r3, r4, #1
 80006e8:	419c      	sbcs	r4, r3
 80006ea:	2300      	movs	r3, #0
 80006ec:	2600      	movs	r6, #0
 80006ee:	469a      	mov	sl, r3
 80006f0:	4304      	orrs	r4, r0
 80006f2:	0763      	lsls	r3, r4, #29
 80006f4:	d000      	beq.n	80006f8 <__aeabi_dadd+0x250>
 80006f6:	e755      	b.n	80005a4 <__aeabi_dadd+0xfc>
 80006f8:	4652      	mov	r2, sl
 80006fa:	08e3      	lsrs	r3, r4, #3
 80006fc:	0752      	lsls	r2, r2, #29
 80006fe:	4313      	orrs	r3, r2
 8000700:	4652      	mov	r2, sl
 8000702:	0037      	movs	r7, r6
 8000704:	08d1      	lsrs	r1, r2, #3
 8000706:	4a43      	ldr	r2, [pc, #268]	; (8000814 <__aeabi_dadd+0x36c>)
 8000708:	4297      	cmp	r7, r2
 800070a:	d01f      	beq.n	800074c <__aeabi_dadd+0x2a4>
 800070c:	0309      	lsls	r1, r1, #12
 800070e:	057a      	lsls	r2, r7, #21
 8000710:	0b0c      	lsrs	r4, r1, #12
 8000712:	0d52      	lsrs	r2, r2, #21
 8000714:	e764      	b.n	80005e0 <__aeabi_dadd+0x138>
 8000716:	4642      	mov	r2, r8
 8000718:	464c      	mov	r4, r9
 800071a:	4314      	orrs	r4, r2
 800071c:	1e62      	subs	r2, r4, #1
 800071e:	4194      	sbcs	r4, r2
 8000720:	18e4      	adds	r4, r4, r3
 8000722:	429c      	cmp	r4, r3
 8000724:	4192      	sbcs	r2, r2
 8000726:	4252      	negs	r2, r2
 8000728:	4692      	mov	sl, r2
 800072a:	448a      	add	sl, r1
 800072c:	4653      	mov	r3, sl
 800072e:	021b      	lsls	r3, r3, #8
 8000730:	d5df      	bpl.n	80006f2 <__aeabi_dadd+0x24a>
 8000732:	4b38      	ldr	r3, [pc, #224]	; (8000814 <__aeabi_dadd+0x36c>)
 8000734:	3601      	adds	r6, #1
 8000736:	429e      	cmp	r6, r3
 8000738:	d000      	beq.n	800073c <__aeabi_dadd+0x294>
 800073a:	e0b3      	b.n	80008a4 <__aeabi_dadd+0x3fc>
 800073c:	0032      	movs	r2, r6
 800073e:	2400      	movs	r4, #0
 8000740:	2300      	movs	r3, #0
 8000742:	e74d      	b.n	80005e0 <__aeabi_dadd+0x138>
 8000744:	074a      	lsls	r2, r1, #29
 8000746:	08db      	lsrs	r3, r3, #3
 8000748:	4313      	orrs	r3, r2
 800074a:	08c9      	lsrs	r1, r1, #3
 800074c:	001a      	movs	r2, r3
 800074e:	430a      	orrs	r2, r1
 8000750:	d100      	bne.n	8000754 <__aeabi_dadd+0x2ac>
 8000752:	e200      	b.n	8000b56 <__aeabi_dadd+0x6ae>
 8000754:	2480      	movs	r4, #128	; 0x80
 8000756:	0324      	lsls	r4, r4, #12
 8000758:	430c      	orrs	r4, r1
 800075a:	0324      	lsls	r4, r4, #12
 800075c:	4a2d      	ldr	r2, [pc, #180]	; (8000814 <__aeabi_dadd+0x36c>)
 800075e:	0b24      	lsrs	r4, r4, #12
 8000760:	e73e      	b.n	80005e0 <__aeabi_dadd+0x138>
 8000762:	0020      	movs	r0, r4
 8000764:	f001 fce8 	bl	8002138 <__clzsi2>
 8000768:	0003      	movs	r3, r0
 800076a:	3318      	adds	r3, #24
 800076c:	2b1f      	cmp	r3, #31
 800076e:	dc00      	bgt.n	8000772 <__aeabi_dadd+0x2ca>
 8000770:	e6f7      	b.n	8000562 <__aeabi_dadd+0xba>
 8000772:	0022      	movs	r2, r4
 8000774:	3808      	subs	r0, #8
 8000776:	4082      	lsls	r2, r0
 8000778:	2400      	movs	r4, #0
 800077a:	42b3      	cmp	r3, r6
 800077c:	db00      	blt.n	8000780 <__aeabi_dadd+0x2d8>
 800077e:	e6fc      	b.n	800057a <__aeabi_dadd+0xd2>
 8000780:	1af6      	subs	r6, r6, r3
 8000782:	4b25      	ldr	r3, [pc, #148]	; (8000818 <__aeabi_dadd+0x370>)
 8000784:	401a      	ands	r2, r3
 8000786:	4692      	mov	sl, r2
 8000788:	e70a      	b.n	80005a0 <__aeabi_dadd+0xf8>
 800078a:	2f00      	cmp	r7, #0
 800078c:	d02b      	beq.n	80007e6 <__aeabi_dadd+0x33e>
 800078e:	1b97      	subs	r7, r2, r6
 8000790:	2e00      	cmp	r6, #0
 8000792:	d100      	bne.n	8000796 <__aeabi_dadd+0x2ee>
 8000794:	e0b8      	b.n	8000908 <__aeabi_dadd+0x460>
 8000796:	4c1f      	ldr	r4, [pc, #124]	; (8000814 <__aeabi_dadd+0x36c>)
 8000798:	42a2      	cmp	r2, r4
 800079a:	d100      	bne.n	800079e <__aeabi_dadd+0x2f6>
 800079c:	e11c      	b.n	80009d8 <__aeabi_dadd+0x530>
 800079e:	2480      	movs	r4, #128	; 0x80
 80007a0:	0424      	lsls	r4, r4, #16
 80007a2:	4321      	orrs	r1, r4
 80007a4:	2f38      	cmp	r7, #56	; 0x38
 80007a6:	dd00      	ble.n	80007aa <__aeabi_dadd+0x302>
 80007a8:	e11e      	b.n	80009e8 <__aeabi_dadd+0x540>
 80007aa:	2f1f      	cmp	r7, #31
 80007ac:	dd00      	ble.n	80007b0 <__aeabi_dadd+0x308>
 80007ae:	e19e      	b.n	8000aee <__aeabi_dadd+0x646>
 80007b0:	2620      	movs	r6, #32
 80007b2:	000c      	movs	r4, r1
 80007b4:	1bf6      	subs	r6, r6, r7
 80007b6:	0018      	movs	r0, r3
 80007b8:	40b3      	lsls	r3, r6
 80007ba:	40b4      	lsls	r4, r6
 80007bc:	40f8      	lsrs	r0, r7
 80007be:	1e5e      	subs	r6, r3, #1
 80007c0:	41b3      	sbcs	r3, r6
 80007c2:	40f9      	lsrs	r1, r7
 80007c4:	4304      	orrs	r4, r0
 80007c6:	431c      	orrs	r4, r3
 80007c8:	4489      	add	r9, r1
 80007ca:	4444      	add	r4, r8
 80007cc:	4544      	cmp	r4, r8
 80007ce:	419b      	sbcs	r3, r3
 80007d0:	425b      	negs	r3, r3
 80007d2:	444b      	add	r3, r9
 80007d4:	469a      	mov	sl, r3
 80007d6:	0016      	movs	r6, r2
 80007d8:	e7a8      	b.n	800072c <__aeabi_dadd+0x284>
 80007da:	4642      	mov	r2, r8
 80007dc:	464c      	mov	r4, r9
 80007de:	4314      	orrs	r4, r2
 80007e0:	1e62      	subs	r2, r4, #1
 80007e2:	4194      	sbcs	r4, r2
 80007e4:	e6a6      	b.n	8000534 <__aeabi_dadd+0x8c>
 80007e6:	4c0d      	ldr	r4, [pc, #52]	; (800081c <__aeabi_dadd+0x374>)
 80007e8:	1c72      	adds	r2, r6, #1
 80007ea:	4222      	tst	r2, r4
 80007ec:	d000      	beq.n	80007f0 <__aeabi_dadd+0x348>
 80007ee:	e0a8      	b.n	8000942 <__aeabi_dadd+0x49a>
 80007f0:	000a      	movs	r2, r1
 80007f2:	431a      	orrs	r2, r3
 80007f4:	2e00      	cmp	r6, #0
 80007f6:	d000      	beq.n	80007fa <__aeabi_dadd+0x352>
 80007f8:	e10a      	b.n	8000a10 <__aeabi_dadd+0x568>
 80007fa:	2a00      	cmp	r2, #0
 80007fc:	d100      	bne.n	8000800 <__aeabi_dadd+0x358>
 80007fe:	e15e      	b.n	8000abe <__aeabi_dadd+0x616>
 8000800:	464a      	mov	r2, r9
 8000802:	4302      	orrs	r2, r0
 8000804:	d000      	beq.n	8000808 <__aeabi_dadd+0x360>
 8000806:	e161      	b.n	8000acc <__aeabi_dadd+0x624>
 8000808:	074a      	lsls	r2, r1, #29
 800080a:	08db      	lsrs	r3, r3, #3
 800080c:	4313      	orrs	r3, r2
 800080e:	08c9      	lsrs	r1, r1, #3
 8000810:	e77c      	b.n	800070c <__aeabi_dadd+0x264>
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	000007ff 	.word	0x000007ff
 8000818:	ff7fffff 	.word	0xff7fffff
 800081c:	000007fe 	.word	0x000007fe
 8000820:	4ccf      	ldr	r4, [pc, #828]	; (8000b60 <__aeabi_dadd+0x6b8>)
 8000822:	42a2      	cmp	r2, r4
 8000824:	d100      	bne.n	8000828 <__aeabi_dadd+0x380>
 8000826:	e0ce      	b.n	80009c6 <__aeabi_dadd+0x51e>
 8000828:	2480      	movs	r4, #128	; 0x80
 800082a:	0424      	lsls	r4, r4, #16
 800082c:	4321      	orrs	r1, r4
 800082e:	2f38      	cmp	r7, #56	; 0x38
 8000830:	dc5b      	bgt.n	80008ea <__aeabi_dadd+0x442>
 8000832:	2f1f      	cmp	r7, #31
 8000834:	dd00      	ble.n	8000838 <__aeabi_dadd+0x390>
 8000836:	e0dc      	b.n	80009f2 <__aeabi_dadd+0x54a>
 8000838:	2520      	movs	r5, #32
 800083a:	000c      	movs	r4, r1
 800083c:	1bed      	subs	r5, r5, r7
 800083e:	001e      	movs	r6, r3
 8000840:	40ab      	lsls	r3, r5
 8000842:	40ac      	lsls	r4, r5
 8000844:	40fe      	lsrs	r6, r7
 8000846:	1e5d      	subs	r5, r3, #1
 8000848:	41ab      	sbcs	r3, r5
 800084a:	4334      	orrs	r4, r6
 800084c:	40f9      	lsrs	r1, r7
 800084e:	431c      	orrs	r4, r3
 8000850:	464b      	mov	r3, r9
 8000852:	1a5b      	subs	r3, r3, r1
 8000854:	4699      	mov	r9, r3
 8000856:	e04c      	b.n	80008f2 <__aeabi_dadd+0x44a>
 8000858:	464a      	mov	r2, r9
 800085a:	1a1c      	subs	r4, r3, r0
 800085c:	1a88      	subs	r0, r1, r2
 800085e:	42a3      	cmp	r3, r4
 8000860:	4192      	sbcs	r2, r2
 8000862:	4252      	negs	r2, r2
 8000864:	4692      	mov	sl, r2
 8000866:	0002      	movs	r2, r0
 8000868:	4650      	mov	r0, sl
 800086a:	1a12      	subs	r2, r2, r0
 800086c:	4692      	mov	sl, r2
 800086e:	0212      	lsls	r2, r2, #8
 8000870:	d478      	bmi.n	8000964 <__aeabi_dadd+0x4bc>
 8000872:	4653      	mov	r3, sl
 8000874:	4323      	orrs	r3, r4
 8000876:	d000      	beq.n	800087a <__aeabi_dadd+0x3d2>
 8000878:	e66a      	b.n	8000550 <__aeabi_dadd+0xa8>
 800087a:	2100      	movs	r1, #0
 800087c:	2500      	movs	r5, #0
 800087e:	e745      	b.n	800070c <__aeabi_dadd+0x264>
 8000880:	074a      	lsls	r2, r1, #29
 8000882:	08db      	lsrs	r3, r3, #3
 8000884:	4313      	orrs	r3, r2
 8000886:	08c9      	lsrs	r1, r1, #3
 8000888:	e73d      	b.n	8000706 <__aeabi_dadd+0x25e>
 800088a:	181c      	adds	r4, r3, r0
 800088c:	429c      	cmp	r4, r3
 800088e:	419b      	sbcs	r3, r3
 8000890:	4449      	add	r1, r9
 8000892:	468a      	mov	sl, r1
 8000894:	425b      	negs	r3, r3
 8000896:	449a      	add	sl, r3
 8000898:	4653      	mov	r3, sl
 800089a:	2601      	movs	r6, #1
 800089c:	021b      	lsls	r3, r3, #8
 800089e:	d400      	bmi.n	80008a2 <__aeabi_dadd+0x3fa>
 80008a0:	e727      	b.n	80006f2 <__aeabi_dadd+0x24a>
 80008a2:	2602      	movs	r6, #2
 80008a4:	4652      	mov	r2, sl
 80008a6:	4baf      	ldr	r3, [pc, #700]	; (8000b64 <__aeabi_dadd+0x6bc>)
 80008a8:	2101      	movs	r1, #1
 80008aa:	401a      	ands	r2, r3
 80008ac:	0013      	movs	r3, r2
 80008ae:	4021      	ands	r1, r4
 80008b0:	0862      	lsrs	r2, r4, #1
 80008b2:	430a      	orrs	r2, r1
 80008b4:	07dc      	lsls	r4, r3, #31
 80008b6:	085b      	lsrs	r3, r3, #1
 80008b8:	469a      	mov	sl, r3
 80008ba:	4314      	orrs	r4, r2
 80008bc:	e670      	b.n	80005a0 <__aeabi_dadd+0xf8>
 80008be:	003a      	movs	r2, r7
 80008c0:	464c      	mov	r4, r9
 80008c2:	3a20      	subs	r2, #32
 80008c4:	40d4      	lsrs	r4, r2
 80008c6:	46a4      	mov	ip, r4
 80008c8:	2f20      	cmp	r7, #32
 80008ca:	d007      	beq.n	80008dc <__aeabi_dadd+0x434>
 80008cc:	2240      	movs	r2, #64	; 0x40
 80008ce:	4648      	mov	r0, r9
 80008d0:	1bd2      	subs	r2, r2, r7
 80008d2:	4090      	lsls	r0, r2
 80008d4:	0002      	movs	r2, r0
 80008d6:	4640      	mov	r0, r8
 80008d8:	4310      	orrs	r0, r2
 80008da:	4680      	mov	r8, r0
 80008dc:	4640      	mov	r0, r8
 80008de:	1e42      	subs	r2, r0, #1
 80008e0:	4190      	sbcs	r0, r2
 80008e2:	4662      	mov	r2, ip
 80008e4:	0004      	movs	r4, r0
 80008e6:	4314      	orrs	r4, r2
 80008e8:	e624      	b.n	8000534 <__aeabi_dadd+0x8c>
 80008ea:	4319      	orrs	r1, r3
 80008ec:	000c      	movs	r4, r1
 80008ee:	1e63      	subs	r3, r4, #1
 80008f0:	419c      	sbcs	r4, r3
 80008f2:	4643      	mov	r3, r8
 80008f4:	1b1c      	subs	r4, r3, r4
 80008f6:	45a0      	cmp	r8, r4
 80008f8:	419b      	sbcs	r3, r3
 80008fa:	4649      	mov	r1, r9
 80008fc:	425b      	negs	r3, r3
 80008fe:	1acb      	subs	r3, r1, r3
 8000900:	469a      	mov	sl, r3
 8000902:	4665      	mov	r5, ip
 8000904:	0016      	movs	r6, r2
 8000906:	e61b      	b.n	8000540 <__aeabi_dadd+0x98>
 8000908:	000c      	movs	r4, r1
 800090a:	431c      	orrs	r4, r3
 800090c:	d100      	bne.n	8000910 <__aeabi_dadd+0x468>
 800090e:	e0c7      	b.n	8000aa0 <__aeabi_dadd+0x5f8>
 8000910:	1e7c      	subs	r4, r7, #1
 8000912:	2f01      	cmp	r7, #1
 8000914:	d100      	bne.n	8000918 <__aeabi_dadd+0x470>
 8000916:	e0f9      	b.n	8000b0c <__aeabi_dadd+0x664>
 8000918:	4e91      	ldr	r6, [pc, #580]	; (8000b60 <__aeabi_dadd+0x6b8>)
 800091a:	42b7      	cmp	r7, r6
 800091c:	d05c      	beq.n	80009d8 <__aeabi_dadd+0x530>
 800091e:	0027      	movs	r7, r4
 8000920:	e740      	b.n	80007a4 <__aeabi_dadd+0x2fc>
 8000922:	2220      	movs	r2, #32
 8000924:	464c      	mov	r4, r9
 8000926:	4640      	mov	r0, r8
 8000928:	1bd2      	subs	r2, r2, r7
 800092a:	4094      	lsls	r4, r2
 800092c:	40f8      	lsrs	r0, r7
 800092e:	4304      	orrs	r4, r0
 8000930:	4640      	mov	r0, r8
 8000932:	4090      	lsls	r0, r2
 8000934:	1e42      	subs	r2, r0, #1
 8000936:	4190      	sbcs	r0, r2
 8000938:	464a      	mov	r2, r9
 800093a:	40fa      	lsrs	r2, r7
 800093c:	4304      	orrs	r4, r0
 800093e:	1889      	adds	r1, r1, r2
 8000940:	e6ee      	b.n	8000720 <__aeabi_dadd+0x278>
 8000942:	4c87      	ldr	r4, [pc, #540]	; (8000b60 <__aeabi_dadd+0x6b8>)
 8000944:	42a2      	cmp	r2, r4
 8000946:	d100      	bne.n	800094a <__aeabi_dadd+0x4a2>
 8000948:	e6f9      	b.n	800073e <__aeabi_dadd+0x296>
 800094a:	1818      	adds	r0, r3, r0
 800094c:	4298      	cmp	r0, r3
 800094e:	419b      	sbcs	r3, r3
 8000950:	4449      	add	r1, r9
 8000952:	425b      	negs	r3, r3
 8000954:	18cb      	adds	r3, r1, r3
 8000956:	07dc      	lsls	r4, r3, #31
 8000958:	0840      	lsrs	r0, r0, #1
 800095a:	085b      	lsrs	r3, r3, #1
 800095c:	469a      	mov	sl, r3
 800095e:	0016      	movs	r6, r2
 8000960:	4304      	orrs	r4, r0
 8000962:	e6c6      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000964:	4642      	mov	r2, r8
 8000966:	1ad4      	subs	r4, r2, r3
 8000968:	45a0      	cmp	r8, r4
 800096a:	4180      	sbcs	r0, r0
 800096c:	464b      	mov	r3, r9
 800096e:	4240      	negs	r0, r0
 8000970:	1a59      	subs	r1, r3, r1
 8000972:	1a0b      	subs	r3, r1, r0
 8000974:	469a      	mov	sl, r3
 8000976:	4665      	mov	r5, ip
 8000978:	e5ea      	b.n	8000550 <__aeabi_dadd+0xa8>
 800097a:	464b      	mov	r3, r9
 800097c:	464a      	mov	r2, r9
 800097e:	08c0      	lsrs	r0, r0, #3
 8000980:	075b      	lsls	r3, r3, #29
 8000982:	4665      	mov	r5, ip
 8000984:	4303      	orrs	r3, r0
 8000986:	08d1      	lsrs	r1, r2, #3
 8000988:	e6bd      	b.n	8000706 <__aeabi_dadd+0x25e>
 800098a:	2a00      	cmp	r2, #0
 800098c:	d000      	beq.n	8000990 <__aeabi_dadd+0x4e8>
 800098e:	e08e      	b.n	8000aae <__aeabi_dadd+0x606>
 8000990:	464b      	mov	r3, r9
 8000992:	4303      	orrs	r3, r0
 8000994:	d117      	bne.n	80009c6 <__aeabi_dadd+0x51e>
 8000996:	2180      	movs	r1, #128	; 0x80
 8000998:	2500      	movs	r5, #0
 800099a:	0309      	lsls	r1, r1, #12
 800099c:	e6da      	b.n	8000754 <__aeabi_dadd+0x2ac>
 800099e:	074a      	lsls	r2, r1, #29
 80009a0:	08db      	lsrs	r3, r3, #3
 80009a2:	4313      	orrs	r3, r2
 80009a4:	08c9      	lsrs	r1, r1, #3
 80009a6:	e6d1      	b.n	800074c <__aeabi_dadd+0x2a4>
 80009a8:	1a1c      	subs	r4, r3, r0
 80009aa:	464a      	mov	r2, r9
 80009ac:	42a3      	cmp	r3, r4
 80009ae:	419b      	sbcs	r3, r3
 80009b0:	1a89      	subs	r1, r1, r2
 80009b2:	425b      	negs	r3, r3
 80009b4:	1acb      	subs	r3, r1, r3
 80009b6:	469a      	mov	sl, r3
 80009b8:	2601      	movs	r6, #1
 80009ba:	e5c1      	b.n	8000540 <__aeabi_dadd+0x98>
 80009bc:	074a      	lsls	r2, r1, #29
 80009be:	08db      	lsrs	r3, r3, #3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	08c9      	lsrs	r1, r1, #3
 80009c4:	e69f      	b.n	8000706 <__aeabi_dadd+0x25e>
 80009c6:	4643      	mov	r3, r8
 80009c8:	08d8      	lsrs	r0, r3, #3
 80009ca:	464b      	mov	r3, r9
 80009cc:	464a      	mov	r2, r9
 80009ce:	075b      	lsls	r3, r3, #29
 80009d0:	4665      	mov	r5, ip
 80009d2:	4303      	orrs	r3, r0
 80009d4:	08d1      	lsrs	r1, r2, #3
 80009d6:	e6b9      	b.n	800074c <__aeabi_dadd+0x2a4>
 80009d8:	4643      	mov	r3, r8
 80009da:	08d8      	lsrs	r0, r3, #3
 80009dc:	464b      	mov	r3, r9
 80009de:	464a      	mov	r2, r9
 80009e0:	075b      	lsls	r3, r3, #29
 80009e2:	4303      	orrs	r3, r0
 80009e4:	08d1      	lsrs	r1, r2, #3
 80009e6:	e6b1      	b.n	800074c <__aeabi_dadd+0x2a4>
 80009e8:	4319      	orrs	r1, r3
 80009ea:	000c      	movs	r4, r1
 80009ec:	1e63      	subs	r3, r4, #1
 80009ee:	419c      	sbcs	r4, r3
 80009f0:	e6eb      	b.n	80007ca <__aeabi_dadd+0x322>
 80009f2:	003c      	movs	r4, r7
 80009f4:	000d      	movs	r5, r1
 80009f6:	3c20      	subs	r4, #32
 80009f8:	40e5      	lsrs	r5, r4
 80009fa:	2f20      	cmp	r7, #32
 80009fc:	d003      	beq.n	8000a06 <__aeabi_dadd+0x55e>
 80009fe:	2440      	movs	r4, #64	; 0x40
 8000a00:	1be4      	subs	r4, r4, r7
 8000a02:	40a1      	lsls	r1, r4
 8000a04:	430b      	orrs	r3, r1
 8000a06:	001c      	movs	r4, r3
 8000a08:	1e63      	subs	r3, r4, #1
 8000a0a:	419c      	sbcs	r4, r3
 8000a0c:	432c      	orrs	r4, r5
 8000a0e:	e770      	b.n	80008f2 <__aeabi_dadd+0x44a>
 8000a10:	2a00      	cmp	r2, #0
 8000a12:	d0e1      	beq.n	80009d8 <__aeabi_dadd+0x530>
 8000a14:	464a      	mov	r2, r9
 8000a16:	4302      	orrs	r2, r0
 8000a18:	d0c1      	beq.n	800099e <__aeabi_dadd+0x4f6>
 8000a1a:	074a      	lsls	r2, r1, #29
 8000a1c:	08db      	lsrs	r3, r3, #3
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	2280      	movs	r2, #128	; 0x80
 8000a22:	08c9      	lsrs	r1, r1, #3
 8000a24:	0312      	lsls	r2, r2, #12
 8000a26:	4211      	tst	r1, r2
 8000a28:	d008      	beq.n	8000a3c <__aeabi_dadd+0x594>
 8000a2a:	4648      	mov	r0, r9
 8000a2c:	08c4      	lsrs	r4, r0, #3
 8000a2e:	4214      	tst	r4, r2
 8000a30:	d104      	bne.n	8000a3c <__aeabi_dadd+0x594>
 8000a32:	4643      	mov	r3, r8
 8000a34:	0021      	movs	r1, r4
 8000a36:	08db      	lsrs	r3, r3, #3
 8000a38:	0742      	lsls	r2, r0, #29
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	0f5a      	lsrs	r2, r3, #29
 8000a3e:	00db      	lsls	r3, r3, #3
 8000a40:	0752      	lsls	r2, r2, #29
 8000a42:	08db      	lsrs	r3, r3, #3
 8000a44:	4313      	orrs	r3, r2
 8000a46:	e681      	b.n	800074c <__aeabi_dadd+0x2a4>
 8000a48:	464b      	mov	r3, r9
 8000a4a:	4303      	orrs	r3, r0
 8000a4c:	d100      	bne.n	8000a50 <__aeabi_dadd+0x5a8>
 8000a4e:	e714      	b.n	800087a <__aeabi_dadd+0x3d2>
 8000a50:	464b      	mov	r3, r9
 8000a52:	464a      	mov	r2, r9
 8000a54:	08c0      	lsrs	r0, r0, #3
 8000a56:	075b      	lsls	r3, r3, #29
 8000a58:	4665      	mov	r5, ip
 8000a5a:	4303      	orrs	r3, r0
 8000a5c:	08d1      	lsrs	r1, r2, #3
 8000a5e:	e655      	b.n	800070c <__aeabi_dadd+0x264>
 8000a60:	1ac4      	subs	r4, r0, r3
 8000a62:	45a0      	cmp	r8, r4
 8000a64:	4180      	sbcs	r0, r0
 8000a66:	464b      	mov	r3, r9
 8000a68:	4240      	negs	r0, r0
 8000a6a:	1a59      	subs	r1, r3, r1
 8000a6c:	1a0b      	subs	r3, r1, r0
 8000a6e:	469a      	mov	sl, r3
 8000a70:	4665      	mov	r5, ip
 8000a72:	2601      	movs	r6, #1
 8000a74:	e564      	b.n	8000540 <__aeabi_dadd+0x98>
 8000a76:	1a1c      	subs	r4, r3, r0
 8000a78:	464a      	mov	r2, r9
 8000a7a:	42a3      	cmp	r3, r4
 8000a7c:	4180      	sbcs	r0, r0
 8000a7e:	1a8a      	subs	r2, r1, r2
 8000a80:	4240      	negs	r0, r0
 8000a82:	1a12      	subs	r2, r2, r0
 8000a84:	4692      	mov	sl, r2
 8000a86:	0212      	lsls	r2, r2, #8
 8000a88:	d549      	bpl.n	8000b1e <__aeabi_dadd+0x676>
 8000a8a:	4642      	mov	r2, r8
 8000a8c:	1ad4      	subs	r4, r2, r3
 8000a8e:	45a0      	cmp	r8, r4
 8000a90:	4180      	sbcs	r0, r0
 8000a92:	464b      	mov	r3, r9
 8000a94:	4240      	negs	r0, r0
 8000a96:	1a59      	subs	r1, r3, r1
 8000a98:	1a0b      	subs	r3, r1, r0
 8000a9a:	469a      	mov	sl, r3
 8000a9c:	4665      	mov	r5, ip
 8000a9e:	e57f      	b.n	80005a0 <__aeabi_dadd+0xf8>
 8000aa0:	464b      	mov	r3, r9
 8000aa2:	464a      	mov	r2, r9
 8000aa4:	08c0      	lsrs	r0, r0, #3
 8000aa6:	075b      	lsls	r3, r3, #29
 8000aa8:	4303      	orrs	r3, r0
 8000aaa:	08d1      	lsrs	r1, r2, #3
 8000aac:	e62b      	b.n	8000706 <__aeabi_dadd+0x25e>
 8000aae:	464a      	mov	r2, r9
 8000ab0:	08db      	lsrs	r3, r3, #3
 8000ab2:	4302      	orrs	r2, r0
 8000ab4:	d138      	bne.n	8000b28 <__aeabi_dadd+0x680>
 8000ab6:	074a      	lsls	r2, r1, #29
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	08c9      	lsrs	r1, r1, #3
 8000abc:	e646      	b.n	800074c <__aeabi_dadd+0x2a4>
 8000abe:	464b      	mov	r3, r9
 8000ac0:	464a      	mov	r2, r9
 8000ac2:	08c0      	lsrs	r0, r0, #3
 8000ac4:	075b      	lsls	r3, r3, #29
 8000ac6:	4303      	orrs	r3, r0
 8000ac8:	08d1      	lsrs	r1, r2, #3
 8000aca:	e61f      	b.n	800070c <__aeabi_dadd+0x264>
 8000acc:	181c      	adds	r4, r3, r0
 8000ace:	429c      	cmp	r4, r3
 8000ad0:	419b      	sbcs	r3, r3
 8000ad2:	4449      	add	r1, r9
 8000ad4:	468a      	mov	sl, r1
 8000ad6:	425b      	negs	r3, r3
 8000ad8:	449a      	add	sl, r3
 8000ada:	4653      	mov	r3, sl
 8000adc:	021b      	lsls	r3, r3, #8
 8000ade:	d400      	bmi.n	8000ae2 <__aeabi_dadd+0x63a>
 8000ae0:	e607      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000ae2:	4652      	mov	r2, sl
 8000ae4:	4b1f      	ldr	r3, [pc, #124]	; (8000b64 <__aeabi_dadd+0x6bc>)
 8000ae6:	2601      	movs	r6, #1
 8000ae8:	401a      	ands	r2, r3
 8000aea:	4692      	mov	sl, r2
 8000aec:	e601      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000aee:	003c      	movs	r4, r7
 8000af0:	000e      	movs	r6, r1
 8000af2:	3c20      	subs	r4, #32
 8000af4:	40e6      	lsrs	r6, r4
 8000af6:	2f20      	cmp	r7, #32
 8000af8:	d003      	beq.n	8000b02 <__aeabi_dadd+0x65a>
 8000afa:	2440      	movs	r4, #64	; 0x40
 8000afc:	1be4      	subs	r4, r4, r7
 8000afe:	40a1      	lsls	r1, r4
 8000b00:	430b      	orrs	r3, r1
 8000b02:	001c      	movs	r4, r3
 8000b04:	1e63      	subs	r3, r4, #1
 8000b06:	419c      	sbcs	r4, r3
 8000b08:	4334      	orrs	r4, r6
 8000b0a:	e65e      	b.n	80007ca <__aeabi_dadd+0x322>
 8000b0c:	4443      	add	r3, r8
 8000b0e:	4283      	cmp	r3, r0
 8000b10:	4180      	sbcs	r0, r0
 8000b12:	4449      	add	r1, r9
 8000b14:	468a      	mov	sl, r1
 8000b16:	4240      	negs	r0, r0
 8000b18:	001c      	movs	r4, r3
 8000b1a:	4482      	add	sl, r0
 8000b1c:	e6bc      	b.n	8000898 <__aeabi_dadd+0x3f0>
 8000b1e:	4653      	mov	r3, sl
 8000b20:	4323      	orrs	r3, r4
 8000b22:	d100      	bne.n	8000b26 <__aeabi_dadd+0x67e>
 8000b24:	e6a9      	b.n	800087a <__aeabi_dadd+0x3d2>
 8000b26:	e5e4      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000b28:	074a      	lsls	r2, r1, #29
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	2280      	movs	r2, #128	; 0x80
 8000b2e:	08c9      	lsrs	r1, r1, #3
 8000b30:	0312      	lsls	r2, r2, #12
 8000b32:	4211      	tst	r1, r2
 8000b34:	d009      	beq.n	8000b4a <__aeabi_dadd+0x6a2>
 8000b36:	4648      	mov	r0, r9
 8000b38:	08c4      	lsrs	r4, r0, #3
 8000b3a:	4214      	tst	r4, r2
 8000b3c:	d105      	bne.n	8000b4a <__aeabi_dadd+0x6a2>
 8000b3e:	4643      	mov	r3, r8
 8000b40:	4665      	mov	r5, ip
 8000b42:	0021      	movs	r1, r4
 8000b44:	08db      	lsrs	r3, r3, #3
 8000b46:	0742      	lsls	r2, r0, #29
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	0f5a      	lsrs	r2, r3, #29
 8000b4c:	00db      	lsls	r3, r3, #3
 8000b4e:	08db      	lsrs	r3, r3, #3
 8000b50:	0752      	lsls	r2, r2, #29
 8000b52:	4313      	orrs	r3, r2
 8000b54:	e5fa      	b.n	800074c <__aeabi_dadd+0x2a4>
 8000b56:	2300      	movs	r3, #0
 8000b58:	4a01      	ldr	r2, [pc, #4]	; (8000b60 <__aeabi_dadd+0x6b8>)
 8000b5a:	001c      	movs	r4, r3
 8000b5c:	e540      	b.n	80005e0 <__aeabi_dadd+0x138>
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	000007ff 	.word	0x000007ff
 8000b64:	ff7fffff 	.word	0xff7fffff

08000b68 <__aeabi_ddiv>:
 8000b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b6a:	4657      	mov	r7, sl
 8000b6c:	464e      	mov	r6, r9
 8000b6e:	4645      	mov	r5, r8
 8000b70:	46de      	mov	lr, fp
 8000b72:	b5e0      	push	{r5, r6, r7, lr}
 8000b74:	030c      	lsls	r4, r1, #12
 8000b76:	001f      	movs	r7, r3
 8000b78:	004b      	lsls	r3, r1, #1
 8000b7a:	4681      	mov	r9, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0005      	movs	r5, r0
 8000b80:	b085      	sub	sp, #20
 8000b82:	0b24      	lsrs	r4, r4, #12
 8000b84:	0d5b      	lsrs	r3, r3, #21
 8000b86:	0fce      	lsrs	r6, r1, #31
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_ddiv+0x26>
 8000b8c:	e152      	b.n	8000e34 <__aeabi_ddiv+0x2cc>
 8000b8e:	4ad2      	ldr	r2, [pc, #840]	; (8000ed8 <__aeabi_ddiv+0x370>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d100      	bne.n	8000b96 <__aeabi_ddiv+0x2e>
 8000b94:	e16e      	b.n	8000e74 <__aeabi_ddiv+0x30c>
 8000b96:	0f42      	lsrs	r2, r0, #29
 8000b98:	00e4      	lsls	r4, r4, #3
 8000b9a:	4314      	orrs	r4, r2
 8000b9c:	2280      	movs	r2, #128	; 0x80
 8000b9e:	0412      	lsls	r2, r2, #16
 8000ba0:	4322      	orrs	r2, r4
 8000ba2:	4690      	mov	r8, r2
 8000ba4:	4acd      	ldr	r2, [pc, #820]	; (8000edc <__aeabi_ddiv+0x374>)
 8000ba6:	00c5      	lsls	r5, r0, #3
 8000ba8:	4693      	mov	fp, r2
 8000baa:	449b      	add	fp, r3
 8000bac:	2300      	movs	r3, #0
 8000bae:	4699      	mov	r9, r3
 8000bb0:	9300      	str	r3, [sp, #0]
 8000bb2:	033c      	lsls	r4, r7, #12
 8000bb4:	007b      	lsls	r3, r7, #1
 8000bb6:	4650      	mov	r0, sl
 8000bb8:	0b24      	lsrs	r4, r4, #12
 8000bba:	0d5b      	lsrs	r3, r3, #21
 8000bbc:	0fff      	lsrs	r7, r7, #31
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_ddiv+0x5c>
 8000bc2:	e11a      	b.n	8000dfa <__aeabi_ddiv+0x292>
 8000bc4:	4ac4      	ldr	r2, [pc, #784]	; (8000ed8 <__aeabi_ddiv+0x370>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_ddiv+0x64>
 8000bca:	e15e      	b.n	8000e8a <__aeabi_ddiv+0x322>
 8000bcc:	0f42      	lsrs	r2, r0, #29
 8000bce:	00e4      	lsls	r4, r4, #3
 8000bd0:	4322      	orrs	r2, r4
 8000bd2:	2480      	movs	r4, #128	; 0x80
 8000bd4:	0424      	lsls	r4, r4, #16
 8000bd6:	4314      	orrs	r4, r2
 8000bd8:	4ac0      	ldr	r2, [pc, #768]	; (8000edc <__aeabi_ddiv+0x374>)
 8000bda:	00c1      	lsls	r1, r0, #3
 8000bdc:	4694      	mov	ip, r2
 8000bde:	465a      	mov	r2, fp
 8000be0:	4463      	add	r3, ip
 8000be2:	1ad3      	subs	r3, r2, r3
 8000be4:	469b      	mov	fp, r3
 8000be6:	2000      	movs	r0, #0
 8000be8:	0033      	movs	r3, r6
 8000bea:	407b      	eors	r3, r7
 8000bec:	469a      	mov	sl, r3
 8000bee:	464b      	mov	r3, r9
 8000bf0:	2b0f      	cmp	r3, #15
 8000bf2:	d827      	bhi.n	8000c44 <__aeabi_ddiv+0xdc>
 8000bf4:	4aba      	ldr	r2, [pc, #744]	; (8000ee0 <__aeabi_ddiv+0x378>)
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	58d3      	ldr	r3, [r2, r3]
 8000bfa:	469f      	mov	pc, r3
 8000bfc:	46b2      	mov	sl, r6
 8000bfe:	9b00      	ldr	r3, [sp, #0]
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d016      	beq.n	8000c32 <__aeabi_ddiv+0xca>
 8000c04:	2b03      	cmp	r3, #3
 8000c06:	d100      	bne.n	8000c0a <__aeabi_ddiv+0xa2>
 8000c08:	e287      	b.n	800111a <__aeabi_ddiv+0x5b2>
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d000      	beq.n	8000c10 <__aeabi_ddiv+0xa8>
 8000c0e:	e0d5      	b.n	8000dbc <__aeabi_ddiv+0x254>
 8000c10:	2300      	movs	r3, #0
 8000c12:	2200      	movs	r2, #0
 8000c14:	2500      	movs	r5, #0
 8000c16:	051b      	lsls	r3, r3, #20
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	4652      	mov	r2, sl
 8000c1c:	07d2      	lsls	r2, r2, #31
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	0028      	movs	r0, r5
 8000c22:	0019      	movs	r1, r3
 8000c24:	b005      	add	sp, #20
 8000c26:	bcf0      	pop	{r4, r5, r6, r7}
 8000c28:	46bb      	mov	fp, r7
 8000c2a:	46b2      	mov	sl, r6
 8000c2c:	46a9      	mov	r9, r5
 8000c2e:	46a0      	mov	r8, r4
 8000c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c32:	2200      	movs	r2, #0
 8000c34:	2500      	movs	r5, #0
 8000c36:	4ba8      	ldr	r3, [pc, #672]	; (8000ed8 <__aeabi_ddiv+0x370>)
 8000c38:	e7ed      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000c3a:	46ba      	mov	sl, r7
 8000c3c:	46a0      	mov	r8, r4
 8000c3e:	000d      	movs	r5, r1
 8000c40:	9000      	str	r0, [sp, #0]
 8000c42:	e7dc      	b.n	8000bfe <__aeabi_ddiv+0x96>
 8000c44:	4544      	cmp	r4, r8
 8000c46:	d200      	bcs.n	8000c4a <__aeabi_ddiv+0xe2>
 8000c48:	e1c4      	b.n	8000fd4 <__aeabi_ddiv+0x46c>
 8000c4a:	d100      	bne.n	8000c4e <__aeabi_ddiv+0xe6>
 8000c4c:	e1bf      	b.n	8000fce <__aeabi_ddiv+0x466>
 8000c4e:	2301      	movs	r3, #1
 8000c50:	425b      	negs	r3, r3
 8000c52:	469c      	mov	ip, r3
 8000c54:	002e      	movs	r6, r5
 8000c56:	4640      	mov	r0, r8
 8000c58:	2500      	movs	r5, #0
 8000c5a:	44e3      	add	fp, ip
 8000c5c:	0223      	lsls	r3, r4, #8
 8000c5e:	0e0c      	lsrs	r4, r1, #24
 8000c60:	431c      	orrs	r4, r3
 8000c62:	0c1b      	lsrs	r3, r3, #16
 8000c64:	4699      	mov	r9, r3
 8000c66:	0423      	lsls	r3, r4, #16
 8000c68:	020a      	lsls	r2, r1, #8
 8000c6a:	0c1f      	lsrs	r7, r3, #16
 8000c6c:	4649      	mov	r1, r9
 8000c6e:	9200      	str	r2, [sp, #0]
 8000c70:	9701      	str	r7, [sp, #4]
 8000c72:	f7ff faeb 	bl	800024c <__aeabi_uidivmod>
 8000c76:	0002      	movs	r2, r0
 8000c78:	437a      	muls	r2, r7
 8000c7a:	040b      	lsls	r3, r1, #16
 8000c7c:	0c31      	lsrs	r1, r6, #16
 8000c7e:	4680      	mov	r8, r0
 8000c80:	4319      	orrs	r1, r3
 8000c82:	428a      	cmp	r2, r1
 8000c84:	d907      	bls.n	8000c96 <__aeabi_ddiv+0x12e>
 8000c86:	2301      	movs	r3, #1
 8000c88:	425b      	negs	r3, r3
 8000c8a:	469c      	mov	ip, r3
 8000c8c:	1909      	adds	r1, r1, r4
 8000c8e:	44e0      	add	r8, ip
 8000c90:	428c      	cmp	r4, r1
 8000c92:	d800      	bhi.n	8000c96 <__aeabi_ddiv+0x12e>
 8000c94:	e201      	b.n	800109a <__aeabi_ddiv+0x532>
 8000c96:	1a88      	subs	r0, r1, r2
 8000c98:	4649      	mov	r1, r9
 8000c9a:	f7ff fad7 	bl	800024c <__aeabi_uidivmod>
 8000c9e:	9a01      	ldr	r2, [sp, #4]
 8000ca0:	0436      	lsls	r6, r6, #16
 8000ca2:	4342      	muls	r2, r0
 8000ca4:	0409      	lsls	r1, r1, #16
 8000ca6:	0c36      	lsrs	r6, r6, #16
 8000ca8:	0003      	movs	r3, r0
 8000caa:	430e      	orrs	r6, r1
 8000cac:	42b2      	cmp	r2, r6
 8000cae:	d904      	bls.n	8000cba <__aeabi_ddiv+0x152>
 8000cb0:	1936      	adds	r6, r6, r4
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	42b4      	cmp	r4, r6
 8000cb6:	d800      	bhi.n	8000cba <__aeabi_ddiv+0x152>
 8000cb8:	e1e9      	b.n	800108e <__aeabi_ddiv+0x526>
 8000cba:	1ab0      	subs	r0, r6, r2
 8000cbc:	4642      	mov	r2, r8
 8000cbe:	9e00      	ldr	r6, [sp, #0]
 8000cc0:	0412      	lsls	r2, r2, #16
 8000cc2:	431a      	orrs	r2, r3
 8000cc4:	0c33      	lsrs	r3, r6, #16
 8000cc6:	001f      	movs	r7, r3
 8000cc8:	0c11      	lsrs	r1, r2, #16
 8000cca:	4690      	mov	r8, r2
 8000ccc:	9302      	str	r3, [sp, #8]
 8000cce:	0413      	lsls	r3, r2, #16
 8000cd0:	0432      	lsls	r2, r6, #16
 8000cd2:	0c16      	lsrs	r6, r2, #16
 8000cd4:	0032      	movs	r2, r6
 8000cd6:	0c1b      	lsrs	r3, r3, #16
 8000cd8:	435a      	muls	r2, r3
 8000cda:	9603      	str	r6, [sp, #12]
 8000cdc:	437b      	muls	r3, r7
 8000cde:	434e      	muls	r6, r1
 8000ce0:	4379      	muls	r1, r7
 8000ce2:	0c17      	lsrs	r7, r2, #16
 8000ce4:	46bc      	mov	ip, r7
 8000ce6:	199b      	adds	r3, r3, r6
 8000ce8:	4463      	add	r3, ip
 8000cea:	429e      	cmp	r6, r3
 8000cec:	d903      	bls.n	8000cf6 <__aeabi_ddiv+0x18e>
 8000cee:	2680      	movs	r6, #128	; 0x80
 8000cf0:	0276      	lsls	r6, r6, #9
 8000cf2:	46b4      	mov	ip, r6
 8000cf4:	4461      	add	r1, ip
 8000cf6:	0c1e      	lsrs	r6, r3, #16
 8000cf8:	1871      	adds	r1, r6, r1
 8000cfa:	0416      	lsls	r6, r2, #16
 8000cfc:	041b      	lsls	r3, r3, #16
 8000cfe:	0c36      	lsrs	r6, r6, #16
 8000d00:	199e      	adds	r6, r3, r6
 8000d02:	4288      	cmp	r0, r1
 8000d04:	d302      	bcc.n	8000d0c <__aeabi_ddiv+0x1a4>
 8000d06:	d112      	bne.n	8000d2e <__aeabi_ddiv+0x1c6>
 8000d08:	42b5      	cmp	r5, r6
 8000d0a:	d210      	bcs.n	8000d2e <__aeabi_ddiv+0x1c6>
 8000d0c:	4643      	mov	r3, r8
 8000d0e:	1e5a      	subs	r2, r3, #1
 8000d10:	9b00      	ldr	r3, [sp, #0]
 8000d12:	469c      	mov	ip, r3
 8000d14:	4465      	add	r5, ip
 8000d16:	001f      	movs	r7, r3
 8000d18:	429d      	cmp	r5, r3
 8000d1a:	419b      	sbcs	r3, r3
 8000d1c:	425b      	negs	r3, r3
 8000d1e:	191b      	adds	r3, r3, r4
 8000d20:	18c0      	adds	r0, r0, r3
 8000d22:	4284      	cmp	r4, r0
 8000d24:	d200      	bcs.n	8000d28 <__aeabi_ddiv+0x1c0>
 8000d26:	e19e      	b.n	8001066 <__aeabi_ddiv+0x4fe>
 8000d28:	d100      	bne.n	8000d2c <__aeabi_ddiv+0x1c4>
 8000d2a:	e199      	b.n	8001060 <__aeabi_ddiv+0x4f8>
 8000d2c:	4690      	mov	r8, r2
 8000d2e:	1bae      	subs	r6, r5, r6
 8000d30:	42b5      	cmp	r5, r6
 8000d32:	41ad      	sbcs	r5, r5
 8000d34:	1a40      	subs	r0, r0, r1
 8000d36:	426d      	negs	r5, r5
 8000d38:	1b40      	subs	r0, r0, r5
 8000d3a:	4284      	cmp	r4, r0
 8000d3c:	d100      	bne.n	8000d40 <__aeabi_ddiv+0x1d8>
 8000d3e:	e1d2      	b.n	80010e6 <__aeabi_ddiv+0x57e>
 8000d40:	4649      	mov	r1, r9
 8000d42:	f7ff fa83 	bl	800024c <__aeabi_uidivmod>
 8000d46:	9a01      	ldr	r2, [sp, #4]
 8000d48:	040b      	lsls	r3, r1, #16
 8000d4a:	4342      	muls	r2, r0
 8000d4c:	0c31      	lsrs	r1, r6, #16
 8000d4e:	0005      	movs	r5, r0
 8000d50:	4319      	orrs	r1, r3
 8000d52:	428a      	cmp	r2, r1
 8000d54:	d900      	bls.n	8000d58 <__aeabi_ddiv+0x1f0>
 8000d56:	e16c      	b.n	8001032 <__aeabi_ddiv+0x4ca>
 8000d58:	1a88      	subs	r0, r1, r2
 8000d5a:	4649      	mov	r1, r9
 8000d5c:	f7ff fa76 	bl	800024c <__aeabi_uidivmod>
 8000d60:	9a01      	ldr	r2, [sp, #4]
 8000d62:	0436      	lsls	r6, r6, #16
 8000d64:	4342      	muls	r2, r0
 8000d66:	0409      	lsls	r1, r1, #16
 8000d68:	0c36      	lsrs	r6, r6, #16
 8000d6a:	0003      	movs	r3, r0
 8000d6c:	430e      	orrs	r6, r1
 8000d6e:	42b2      	cmp	r2, r6
 8000d70:	d900      	bls.n	8000d74 <__aeabi_ddiv+0x20c>
 8000d72:	e153      	b.n	800101c <__aeabi_ddiv+0x4b4>
 8000d74:	9803      	ldr	r0, [sp, #12]
 8000d76:	1ab6      	subs	r6, r6, r2
 8000d78:	0002      	movs	r2, r0
 8000d7a:	042d      	lsls	r5, r5, #16
 8000d7c:	431d      	orrs	r5, r3
 8000d7e:	9f02      	ldr	r7, [sp, #8]
 8000d80:	042b      	lsls	r3, r5, #16
 8000d82:	0c1b      	lsrs	r3, r3, #16
 8000d84:	435a      	muls	r2, r3
 8000d86:	437b      	muls	r3, r7
 8000d88:	469c      	mov	ip, r3
 8000d8a:	0c29      	lsrs	r1, r5, #16
 8000d8c:	4348      	muls	r0, r1
 8000d8e:	0c13      	lsrs	r3, r2, #16
 8000d90:	4484      	add	ip, r0
 8000d92:	4463      	add	r3, ip
 8000d94:	4379      	muls	r1, r7
 8000d96:	4298      	cmp	r0, r3
 8000d98:	d903      	bls.n	8000da2 <__aeabi_ddiv+0x23a>
 8000d9a:	2080      	movs	r0, #128	; 0x80
 8000d9c:	0240      	lsls	r0, r0, #9
 8000d9e:	4684      	mov	ip, r0
 8000da0:	4461      	add	r1, ip
 8000da2:	0c18      	lsrs	r0, r3, #16
 8000da4:	0412      	lsls	r2, r2, #16
 8000da6:	041b      	lsls	r3, r3, #16
 8000da8:	0c12      	lsrs	r2, r2, #16
 8000daa:	1840      	adds	r0, r0, r1
 8000dac:	189b      	adds	r3, r3, r2
 8000dae:	4286      	cmp	r6, r0
 8000db0:	d200      	bcs.n	8000db4 <__aeabi_ddiv+0x24c>
 8000db2:	e100      	b.n	8000fb6 <__aeabi_ddiv+0x44e>
 8000db4:	d100      	bne.n	8000db8 <__aeabi_ddiv+0x250>
 8000db6:	e0fb      	b.n	8000fb0 <__aeabi_ddiv+0x448>
 8000db8:	2301      	movs	r3, #1
 8000dba:	431d      	orrs	r5, r3
 8000dbc:	4b49      	ldr	r3, [pc, #292]	; (8000ee4 <__aeabi_ddiv+0x37c>)
 8000dbe:	445b      	add	r3, fp
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	dc00      	bgt.n	8000dc6 <__aeabi_ddiv+0x25e>
 8000dc4:	e0aa      	b.n	8000f1c <__aeabi_ddiv+0x3b4>
 8000dc6:	076a      	lsls	r2, r5, #29
 8000dc8:	d000      	beq.n	8000dcc <__aeabi_ddiv+0x264>
 8000dca:	e13d      	b.n	8001048 <__aeabi_ddiv+0x4e0>
 8000dcc:	08e9      	lsrs	r1, r5, #3
 8000dce:	4642      	mov	r2, r8
 8000dd0:	01d2      	lsls	r2, r2, #7
 8000dd2:	d506      	bpl.n	8000de2 <__aeabi_ddiv+0x27a>
 8000dd4:	4642      	mov	r2, r8
 8000dd6:	4b44      	ldr	r3, [pc, #272]	; (8000ee8 <__aeabi_ddiv+0x380>)
 8000dd8:	401a      	ands	r2, r3
 8000dda:	2380      	movs	r3, #128	; 0x80
 8000ddc:	4690      	mov	r8, r2
 8000dde:	00db      	lsls	r3, r3, #3
 8000de0:	445b      	add	r3, fp
 8000de2:	4a42      	ldr	r2, [pc, #264]	; (8000eec <__aeabi_ddiv+0x384>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	dd00      	ble.n	8000dea <__aeabi_ddiv+0x282>
 8000de8:	e723      	b.n	8000c32 <__aeabi_ddiv+0xca>
 8000dea:	4642      	mov	r2, r8
 8000dec:	055b      	lsls	r3, r3, #21
 8000dee:	0755      	lsls	r5, r2, #29
 8000df0:	0252      	lsls	r2, r2, #9
 8000df2:	430d      	orrs	r5, r1
 8000df4:	0b12      	lsrs	r2, r2, #12
 8000df6:	0d5b      	lsrs	r3, r3, #21
 8000df8:	e70d      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000dfa:	4651      	mov	r1, sl
 8000dfc:	4321      	orrs	r1, r4
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_ddiv+0x29a>
 8000e00:	e07c      	b.n	8000efc <__aeabi_ddiv+0x394>
 8000e02:	2c00      	cmp	r4, #0
 8000e04:	d100      	bne.n	8000e08 <__aeabi_ddiv+0x2a0>
 8000e06:	e0fb      	b.n	8001000 <__aeabi_ddiv+0x498>
 8000e08:	0020      	movs	r0, r4
 8000e0a:	f001 f995 	bl	8002138 <__clzsi2>
 8000e0e:	0002      	movs	r2, r0
 8000e10:	3a0b      	subs	r2, #11
 8000e12:	231d      	movs	r3, #29
 8000e14:	1a9b      	subs	r3, r3, r2
 8000e16:	4652      	mov	r2, sl
 8000e18:	0001      	movs	r1, r0
 8000e1a:	40da      	lsrs	r2, r3
 8000e1c:	4653      	mov	r3, sl
 8000e1e:	3908      	subs	r1, #8
 8000e20:	408b      	lsls	r3, r1
 8000e22:	408c      	lsls	r4, r1
 8000e24:	0019      	movs	r1, r3
 8000e26:	4314      	orrs	r4, r2
 8000e28:	4b31      	ldr	r3, [pc, #196]	; (8000ef0 <__aeabi_ddiv+0x388>)
 8000e2a:	4458      	add	r0, fp
 8000e2c:	469b      	mov	fp, r3
 8000e2e:	4483      	add	fp, r0
 8000e30:	2000      	movs	r0, #0
 8000e32:	e6d9      	b.n	8000be8 <__aeabi_ddiv+0x80>
 8000e34:	0003      	movs	r3, r0
 8000e36:	4323      	orrs	r3, r4
 8000e38:	4698      	mov	r8, r3
 8000e3a:	d044      	beq.n	8000ec6 <__aeabi_ddiv+0x35e>
 8000e3c:	2c00      	cmp	r4, #0
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_ddiv+0x2da>
 8000e40:	e0cf      	b.n	8000fe2 <__aeabi_ddiv+0x47a>
 8000e42:	0020      	movs	r0, r4
 8000e44:	f001 f978 	bl	8002138 <__clzsi2>
 8000e48:	0001      	movs	r1, r0
 8000e4a:	0002      	movs	r2, r0
 8000e4c:	390b      	subs	r1, #11
 8000e4e:	231d      	movs	r3, #29
 8000e50:	1a5b      	subs	r3, r3, r1
 8000e52:	4649      	mov	r1, r9
 8000e54:	0010      	movs	r0, r2
 8000e56:	40d9      	lsrs	r1, r3
 8000e58:	3808      	subs	r0, #8
 8000e5a:	4084      	lsls	r4, r0
 8000e5c:	000b      	movs	r3, r1
 8000e5e:	464d      	mov	r5, r9
 8000e60:	4323      	orrs	r3, r4
 8000e62:	4698      	mov	r8, r3
 8000e64:	4085      	lsls	r5, r0
 8000e66:	4b23      	ldr	r3, [pc, #140]	; (8000ef4 <__aeabi_ddiv+0x38c>)
 8000e68:	1a9b      	subs	r3, r3, r2
 8000e6a:	469b      	mov	fp, r3
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	4699      	mov	r9, r3
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	e69e      	b.n	8000bb2 <__aeabi_ddiv+0x4a>
 8000e74:	0002      	movs	r2, r0
 8000e76:	4322      	orrs	r2, r4
 8000e78:	4690      	mov	r8, r2
 8000e7a:	d11d      	bne.n	8000eb8 <__aeabi_ddiv+0x350>
 8000e7c:	2208      	movs	r2, #8
 8000e7e:	469b      	mov	fp, r3
 8000e80:	2302      	movs	r3, #2
 8000e82:	2500      	movs	r5, #0
 8000e84:	4691      	mov	r9, r2
 8000e86:	9300      	str	r3, [sp, #0]
 8000e88:	e693      	b.n	8000bb2 <__aeabi_ddiv+0x4a>
 8000e8a:	4651      	mov	r1, sl
 8000e8c:	4321      	orrs	r1, r4
 8000e8e:	d109      	bne.n	8000ea4 <__aeabi_ddiv+0x33c>
 8000e90:	2302      	movs	r3, #2
 8000e92:	464a      	mov	r2, r9
 8000e94:	431a      	orrs	r2, r3
 8000e96:	4b18      	ldr	r3, [pc, #96]	; (8000ef8 <__aeabi_ddiv+0x390>)
 8000e98:	4691      	mov	r9, r2
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	2400      	movs	r4, #0
 8000e9e:	2002      	movs	r0, #2
 8000ea0:	44e3      	add	fp, ip
 8000ea2:	e6a1      	b.n	8000be8 <__aeabi_ddiv+0x80>
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	464a      	mov	r2, r9
 8000ea8:	431a      	orrs	r2, r3
 8000eaa:	4b13      	ldr	r3, [pc, #76]	; (8000ef8 <__aeabi_ddiv+0x390>)
 8000eac:	4691      	mov	r9, r2
 8000eae:	469c      	mov	ip, r3
 8000eb0:	4651      	mov	r1, sl
 8000eb2:	2003      	movs	r0, #3
 8000eb4:	44e3      	add	fp, ip
 8000eb6:	e697      	b.n	8000be8 <__aeabi_ddiv+0x80>
 8000eb8:	220c      	movs	r2, #12
 8000eba:	469b      	mov	fp, r3
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	46a0      	mov	r8, r4
 8000ec0:	4691      	mov	r9, r2
 8000ec2:	9300      	str	r3, [sp, #0]
 8000ec4:	e675      	b.n	8000bb2 <__aeabi_ddiv+0x4a>
 8000ec6:	2304      	movs	r3, #4
 8000ec8:	4699      	mov	r9, r3
 8000eca:	2300      	movs	r3, #0
 8000ecc:	469b      	mov	fp, r3
 8000ece:	3301      	adds	r3, #1
 8000ed0:	2500      	movs	r5, #0
 8000ed2:	9300      	str	r3, [sp, #0]
 8000ed4:	e66d      	b.n	8000bb2 <__aeabi_ddiv+0x4a>
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	000007ff 	.word	0x000007ff
 8000edc:	fffffc01 	.word	0xfffffc01
 8000ee0:	080076e0 	.word	0x080076e0
 8000ee4:	000003ff 	.word	0x000003ff
 8000ee8:	feffffff 	.word	0xfeffffff
 8000eec:	000007fe 	.word	0x000007fe
 8000ef0:	000003f3 	.word	0x000003f3
 8000ef4:	fffffc0d 	.word	0xfffffc0d
 8000ef8:	fffff801 	.word	0xfffff801
 8000efc:	464a      	mov	r2, r9
 8000efe:	2301      	movs	r3, #1
 8000f00:	431a      	orrs	r2, r3
 8000f02:	4691      	mov	r9, r2
 8000f04:	2400      	movs	r4, #0
 8000f06:	2001      	movs	r0, #1
 8000f08:	e66e      	b.n	8000be8 <__aeabi_ddiv+0x80>
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	2280      	movs	r2, #128	; 0x80
 8000f0e:	469a      	mov	sl, r3
 8000f10:	2500      	movs	r5, #0
 8000f12:	4b88      	ldr	r3, [pc, #544]	; (8001134 <__aeabi_ddiv+0x5cc>)
 8000f14:	0312      	lsls	r2, r2, #12
 8000f16:	e67e      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000f18:	2501      	movs	r5, #1
 8000f1a:	426d      	negs	r5, r5
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	1ad2      	subs	r2, r2, r3
 8000f20:	2a38      	cmp	r2, #56	; 0x38
 8000f22:	dd00      	ble.n	8000f26 <__aeabi_ddiv+0x3be>
 8000f24:	e674      	b.n	8000c10 <__aeabi_ddiv+0xa8>
 8000f26:	2a1f      	cmp	r2, #31
 8000f28:	dc00      	bgt.n	8000f2c <__aeabi_ddiv+0x3c4>
 8000f2a:	e0bd      	b.n	80010a8 <__aeabi_ddiv+0x540>
 8000f2c:	211f      	movs	r1, #31
 8000f2e:	4249      	negs	r1, r1
 8000f30:	1acb      	subs	r3, r1, r3
 8000f32:	4641      	mov	r1, r8
 8000f34:	40d9      	lsrs	r1, r3
 8000f36:	000b      	movs	r3, r1
 8000f38:	2a20      	cmp	r2, #32
 8000f3a:	d004      	beq.n	8000f46 <__aeabi_ddiv+0x3de>
 8000f3c:	4641      	mov	r1, r8
 8000f3e:	4a7e      	ldr	r2, [pc, #504]	; (8001138 <__aeabi_ddiv+0x5d0>)
 8000f40:	445a      	add	r2, fp
 8000f42:	4091      	lsls	r1, r2
 8000f44:	430d      	orrs	r5, r1
 8000f46:	0029      	movs	r1, r5
 8000f48:	1e4a      	subs	r2, r1, #1
 8000f4a:	4191      	sbcs	r1, r2
 8000f4c:	4319      	orrs	r1, r3
 8000f4e:	2307      	movs	r3, #7
 8000f50:	001d      	movs	r5, r3
 8000f52:	2200      	movs	r2, #0
 8000f54:	400d      	ands	r5, r1
 8000f56:	420b      	tst	r3, r1
 8000f58:	d100      	bne.n	8000f5c <__aeabi_ddiv+0x3f4>
 8000f5a:	e0d0      	b.n	80010fe <__aeabi_ddiv+0x596>
 8000f5c:	220f      	movs	r2, #15
 8000f5e:	2300      	movs	r3, #0
 8000f60:	400a      	ands	r2, r1
 8000f62:	2a04      	cmp	r2, #4
 8000f64:	d100      	bne.n	8000f68 <__aeabi_ddiv+0x400>
 8000f66:	e0c7      	b.n	80010f8 <__aeabi_ddiv+0x590>
 8000f68:	1d0a      	adds	r2, r1, #4
 8000f6a:	428a      	cmp	r2, r1
 8000f6c:	4189      	sbcs	r1, r1
 8000f6e:	4249      	negs	r1, r1
 8000f70:	185b      	adds	r3, r3, r1
 8000f72:	0011      	movs	r1, r2
 8000f74:	021a      	lsls	r2, r3, #8
 8000f76:	d400      	bmi.n	8000f7a <__aeabi_ddiv+0x412>
 8000f78:	e0be      	b.n	80010f8 <__aeabi_ddiv+0x590>
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2500      	movs	r5, #0
 8000f80:	e649      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000f82:	2280      	movs	r2, #128	; 0x80
 8000f84:	4643      	mov	r3, r8
 8000f86:	0312      	lsls	r2, r2, #12
 8000f88:	4213      	tst	r3, r2
 8000f8a:	d008      	beq.n	8000f9e <__aeabi_ddiv+0x436>
 8000f8c:	4214      	tst	r4, r2
 8000f8e:	d106      	bne.n	8000f9e <__aeabi_ddiv+0x436>
 8000f90:	4322      	orrs	r2, r4
 8000f92:	0312      	lsls	r2, r2, #12
 8000f94:	46ba      	mov	sl, r7
 8000f96:	000d      	movs	r5, r1
 8000f98:	4b66      	ldr	r3, [pc, #408]	; (8001134 <__aeabi_ddiv+0x5cc>)
 8000f9a:	0b12      	lsrs	r2, r2, #12
 8000f9c:	e63b      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000f9e:	2280      	movs	r2, #128	; 0x80
 8000fa0:	4643      	mov	r3, r8
 8000fa2:	0312      	lsls	r2, r2, #12
 8000fa4:	431a      	orrs	r2, r3
 8000fa6:	0312      	lsls	r2, r2, #12
 8000fa8:	46b2      	mov	sl, r6
 8000faa:	4b62      	ldr	r3, [pc, #392]	; (8001134 <__aeabi_ddiv+0x5cc>)
 8000fac:	0b12      	lsrs	r2, r2, #12
 8000fae:	e632      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d100      	bne.n	8000fb6 <__aeabi_ddiv+0x44e>
 8000fb4:	e702      	b.n	8000dbc <__aeabi_ddiv+0x254>
 8000fb6:	19a6      	adds	r6, r4, r6
 8000fb8:	1e6a      	subs	r2, r5, #1
 8000fba:	42a6      	cmp	r6, r4
 8000fbc:	d200      	bcs.n	8000fc0 <__aeabi_ddiv+0x458>
 8000fbe:	e089      	b.n	80010d4 <__aeabi_ddiv+0x56c>
 8000fc0:	4286      	cmp	r6, r0
 8000fc2:	d200      	bcs.n	8000fc6 <__aeabi_ddiv+0x45e>
 8000fc4:	e09f      	b.n	8001106 <__aeabi_ddiv+0x59e>
 8000fc6:	d100      	bne.n	8000fca <__aeabi_ddiv+0x462>
 8000fc8:	e0af      	b.n	800112a <__aeabi_ddiv+0x5c2>
 8000fca:	0015      	movs	r5, r2
 8000fcc:	e6f4      	b.n	8000db8 <__aeabi_ddiv+0x250>
 8000fce:	42a9      	cmp	r1, r5
 8000fd0:	d900      	bls.n	8000fd4 <__aeabi_ddiv+0x46c>
 8000fd2:	e63c      	b.n	8000c4e <__aeabi_ddiv+0xe6>
 8000fd4:	4643      	mov	r3, r8
 8000fd6:	07de      	lsls	r6, r3, #31
 8000fd8:	0858      	lsrs	r0, r3, #1
 8000fda:	086b      	lsrs	r3, r5, #1
 8000fdc:	431e      	orrs	r6, r3
 8000fde:	07ed      	lsls	r5, r5, #31
 8000fe0:	e63c      	b.n	8000c5c <__aeabi_ddiv+0xf4>
 8000fe2:	f001 f8a9 	bl	8002138 <__clzsi2>
 8000fe6:	0001      	movs	r1, r0
 8000fe8:	0002      	movs	r2, r0
 8000fea:	3115      	adds	r1, #21
 8000fec:	3220      	adds	r2, #32
 8000fee:	291c      	cmp	r1, #28
 8000ff0:	dc00      	bgt.n	8000ff4 <__aeabi_ddiv+0x48c>
 8000ff2:	e72c      	b.n	8000e4e <__aeabi_ddiv+0x2e6>
 8000ff4:	464b      	mov	r3, r9
 8000ff6:	3808      	subs	r0, #8
 8000ff8:	4083      	lsls	r3, r0
 8000ffa:	2500      	movs	r5, #0
 8000ffc:	4698      	mov	r8, r3
 8000ffe:	e732      	b.n	8000e66 <__aeabi_ddiv+0x2fe>
 8001000:	f001 f89a 	bl	8002138 <__clzsi2>
 8001004:	0003      	movs	r3, r0
 8001006:	001a      	movs	r2, r3
 8001008:	3215      	adds	r2, #21
 800100a:	3020      	adds	r0, #32
 800100c:	2a1c      	cmp	r2, #28
 800100e:	dc00      	bgt.n	8001012 <__aeabi_ddiv+0x4aa>
 8001010:	e6ff      	b.n	8000e12 <__aeabi_ddiv+0x2aa>
 8001012:	4654      	mov	r4, sl
 8001014:	3b08      	subs	r3, #8
 8001016:	2100      	movs	r1, #0
 8001018:	409c      	lsls	r4, r3
 800101a:	e705      	b.n	8000e28 <__aeabi_ddiv+0x2c0>
 800101c:	1936      	adds	r6, r6, r4
 800101e:	3b01      	subs	r3, #1
 8001020:	42b4      	cmp	r4, r6
 8001022:	d900      	bls.n	8001026 <__aeabi_ddiv+0x4be>
 8001024:	e6a6      	b.n	8000d74 <__aeabi_ddiv+0x20c>
 8001026:	42b2      	cmp	r2, r6
 8001028:	d800      	bhi.n	800102c <__aeabi_ddiv+0x4c4>
 800102a:	e6a3      	b.n	8000d74 <__aeabi_ddiv+0x20c>
 800102c:	1e83      	subs	r3, r0, #2
 800102e:	1936      	adds	r6, r6, r4
 8001030:	e6a0      	b.n	8000d74 <__aeabi_ddiv+0x20c>
 8001032:	1909      	adds	r1, r1, r4
 8001034:	3d01      	subs	r5, #1
 8001036:	428c      	cmp	r4, r1
 8001038:	d900      	bls.n	800103c <__aeabi_ddiv+0x4d4>
 800103a:	e68d      	b.n	8000d58 <__aeabi_ddiv+0x1f0>
 800103c:	428a      	cmp	r2, r1
 800103e:	d800      	bhi.n	8001042 <__aeabi_ddiv+0x4da>
 8001040:	e68a      	b.n	8000d58 <__aeabi_ddiv+0x1f0>
 8001042:	1e85      	subs	r5, r0, #2
 8001044:	1909      	adds	r1, r1, r4
 8001046:	e687      	b.n	8000d58 <__aeabi_ddiv+0x1f0>
 8001048:	220f      	movs	r2, #15
 800104a:	402a      	ands	r2, r5
 800104c:	2a04      	cmp	r2, #4
 800104e:	d100      	bne.n	8001052 <__aeabi_ddiv+0x4ea>
 8001050:	e6bc      	b.n	8000dcc <__aeabi_ddiv+0x264>
 8001052:	1d29      	adds	r1, r5, #4
 8001054:	42a9      	cmp	r1, r5
 8001056:	41ad      	sbcs	r5, r5
 8001058:	426d      	negs	r5, r5
 800105a:	08c9      	lsrs	r1, r1, #3
 800105c:	44a8      	add	r8, r5
 800105e:	e6b6      	b.n	8000dce <__aeabi_ddiv+0x266>
 8001060:	42af      	cmp	r7, r5
 8001062:	d900      	bls.n	8001066 <__aeabi_ddiv+0x4fe>
 8001064:	e662      	b.n	8000d2c <__aeabi_ddiv+0x1c4>
 8001066:	4281      	cmp	r1, r0
 8001068:	d804      	bhi.n	8001074 <__aeabi_ddiv+0x50c>
 800106a:	d000      	beq.n	800106e <__aeabi_ddiv+0x506>
 800106c:	e65e      	b.n	8000d2c <__aeabi_ddiv+0x1c4>
 800106e:	42ae      	cmp	r6, r5
 8001070:	d800      	bhi.n	8001074 <__aeabi_ddiv+0x50c>
 8001072:	e65b      	b.n	8000d2c <__aeabi_ddiv+0x1c4>
 8001074:	2302      	movs	r3, #2
 8001076:	425b      	negs	r3, r3
 8001078:	469c      	mov	ip, r3
 800107a:	9b00      	ldr	r3, [sp, #0]
 800107c:	44e0      	add	r8, ip
 800107e:	469c      	mov	ip, r3
 8001080:	4465      	add	r5, ip
 8001082:	429d      	cmp	r5, r3
 8001084:	419b      	sbcs	r3, r3
 8001086:	425b      	negs	r3, r3
 8001088:	191b      	adds	r3, r3, r4
 800108a:	18c0      	adds	r0, r0, r3
 800108c:	e64f      	b.n	8000d2e <__aeabi_ddiv+0x1c6>
 800108e:	42b2      	cmp	r2, r6
 8001090:	d800      	bhi.n	8001094 <__aeabi_ddiv+0x52c>
 8001092:	e612      	b.n	8000cba <__aeabi_ddiv+0x152>
 8001094:	1e83      	subs	r3, r0, #2
 8001096:	1936      	adds	r6, r6, r4
 8001098:	e60f      	b.n	8000cba <__aeabi_ddiv+0x152>
 800109a:	428a      	cmp	r2, r1
 800109c:	d800      	bhi.n	80010a0 <__aeabi_ddiv+0x538>
 800109e:	e5fa      	b.n	8000c96 <__aeabi_ddiv+0x12e>
 80010a0:	1e83      	subs	r3, r0, #2
 80010a2:	4698      	mov	r8, r3
 80010a4:	1909      	adds	r1, r1, r4
 80010a6:	e5f6      	b.n	8000c96 <__aeabi_ddiv+0x12e>
 80010a8:	4b24      	ldr	r3, [pc, #144]	; (800113c <__aeabi_ddiv+0x5d4>)
 80010aa:	0028      	movs	r0, r5
 80010ac:	445b      	add	r3, fp
 80010ae:	4641      	mov	r1, r8
 80010b0:	409d      	lsls	r5, r3
 80010b2:	4099      	lsls	r1, r3
 80010b4:	40d0      	lsrs	r0, r2
 80010b6:	1e6b      	subs	r3, r5, #1
 80010b8:	419d      	sbcs	r5, r3
 80010ba:	4643      	mov	r3, r8
 80010bc:	4301      	orrs	r1, r0
 80010be:	4329      	orrs	r1, r5
 80010c0:	40d3      	lsrs	r3, r2
 80010c2:	074a      	lsls	r2, r1, #29
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x560>
 80010c6:	e755      	b.n	8000f74 <__aeabi_ddiv+0x40c>
 80010c8:	220f      	movs	r2, #15
 80010ca:	400a      	ands	r2, r1
 80010cc:	2a04      	cmp	r2, #4
 80010ce:	d000      	beq.n	80010d2 <__aeabi_ddiv+0x56a>
 80010d0:	e74a      	b.n	8000f68 <__aeabi_ddiv+0x400>
 80010d2:	e74f      	b.n	8000f74 <__aeabi_ddiv+0x40c>
 80010d4:	0015      	movs	r5, r2
 80010d6:	4286      	cmp	r6, r0
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x574>
 80010da:	e66d      	b.n	8000db8 <__aeabi_ddiv+0x250>
 80010dc:	9a00      	ldr	r2, [sp, #0]
 80010de:	429a      	cmp	r2, r3
 80010e0:	d000      	beq.n	80010e4 <__aeabi_ddiv+0x57c>
 80010e2:	e669      	b.n	8000db8 <__aeabi_ddiv+0x250>
 80010e4:	e66a      	b.n	8000dbc <__aeabi_ddiv+0x254>
 80010e6:	4b16      	ldr	r3, [pc, #88]	; (8001140 <__aeabi_ddiv+0x5d8>)
 80010e8:	445b      	add	r3, fp
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	dc00      	bgt.n	80010f0 <__aeabi_ddiv+0x588>
 80010ee:	e713      	b.n	8000f18 <__aeabi_ddiv+0x3b0>
 80010f0:	2501      	movs	r5, #1
 80010f2:	2100      	movs	r1, #0
 80010f4:	44a8      	add	r8, r5
 80010f6:	e66a      	b.n	8000dce <__aeabi_ddiv+0x266>
 80010f8:	075d      	lsls	r5, r3, #29
 80010fa:	025b      	lsls	r3, r3, #9
 80010fc:	0b1a      	lsrs	r2, r3, #12
 80010fe:	08c9      	lsrs	r1, r1, #3
 8001100:	2300      	movs	r3, #0
 8001102:	430d      	orrs	r5, r1
 8001104:	e587      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8001106:	9900      	ldr	r1, [sp, #0]
 8001108:	3d02      	subs	r5, #2
 800110a:	004a      	lsls	r2, r1, #1
 800110c:	428a      	cmp	r2, r1
 800110e:	41bf      	sbcs	r7, r7
 8001110:	427f      	negs	r7, r7
 8001112:	193f      	adds	r7, r7, r4
 8001114:	19f6      	adds	r6, r6, r7
 8001116:	9200      	str	r2, [sp, #0]
 8001118:	e7dd      	b.n	80010d6 <__aeabi_ddiv+0x56e>
 800111a:	2280      	movs	r2, #128	; 0x80
 800111c:	4643      	mov	r3, r8
 800111e:	0312      	lsls	r2, r2, #12
 8001120:	431a      	orrs	r2, r3
 8001122:	0312      	lsls	r2, r2, #12
 8001124:	4b03      	ldr	r3, [pc, #12]	; (8001134 <__aeabi_ddiv+0x5cc>)
 8001126:	0b12      	lsrs	r2, r2, #12
 8001128:	e575      	b.n	8000c16 <__aeabi_ddiv+0xae>
 800112a:	9900      	ldr	r1, [sp, #0]
 800112c:	4299      	cmp	r1, r3
 800112e:	d3ea      	bcc.n	8001106 <__aeabi_ddiv+0x59e>
 8001130:	0015      	movs	r5, r2
 8001132:	e7d3      	b.n	80010dc <__aeabi_ddiv+0x574>
 8001134:	000007ff 	.word	0x000007ff
 8001138:	0000043e 	.word	0x0000043e
 800113c:	0000041e 	.word	0x0000041e
 8001140:	000003ff 	.word	0x000003ff

08001144 <__eqdf2>:
 8001144:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001146:	464e      	mov	r6, r9
 8001148:	4645      	mov	r5, r8
 800114a:	46de      	mov	lr, fp
 800114c:	4657      	mov	r7, sl
 800114e:	4690      	mov	r8, r2
 8001150:	b5e0      	push	{r5, r6, r7, lr}
 8001152:	0017      	movs	r7, r2
 8001154:	031a      	lsls	r2, r3, #12
 8001156:	0b12      	lsrs	r2, r2, #12
 8001158:	0005      	movs	r5, r0
 800115a:	4684      	mov	ip, r0
 800115c:	4819      	ldr	r0, [pc, #100]	; (80011c4 <__eqdf2+0x80>)
 800115e:	030e      	lsls	r6, r1, #12
 8001160:	004c      	lsls	r4, r1, #1
 8001162:	4691      	mov	r9, r2
 8001164:	005a      	lsls	r2, r3, #1
 8001166:	0fdb      	lsrs	r3, r3, #31
 8001168:	469b      	mov	fp, r3
 800116a:	0b36      	lsrs	r6, r6, #12
 800116c:	0d64      	lsrs	r4, r4, #21
 800116e:	0fc9      	lsrs	r1, r1, #31
 8001170:	0d52      	lsrs	r2, r2, #21
 8001172:	4284      	cmp	r4, r0
 8001174:	d019      	beq.n	80011aa <__eqdf2+0x66>
 8001176:	4282      	cmp	r2, r0
 8001178:	d010      	beq.n	800119c <__eqdf2+0x58>
 800117a:	2001      	movs	r0, #1
 800117c:	4294      	cmp	r4, r2
 800117e:	d10e      	bne.n	800119e <__eqdf2+0x5a>
 8001180:	454e      	cmp	r6, r9
 8001182:	d10c      	bne.n	800119e <__eqdf2+0x5a>
 8001184:	2001      	movs	r0, #1
 8001186:	45c4      	cmp	ip, r8
 8001188:	d109      	bne.n	800119e <__eqdf2+0x5a>
 800118a:	4559      	cmp	r1, fp
 800118c:	d017      	beq.n	80011be <__eqdf2+0x7a>
 800118e:	2c00      	cmp	r4, #0
 8001190:	d105      	bne.n	800119e <__eqdf2+0x5a>
 8001192:	0030      	movs	r0, r6
 8001194:	4328      	orrs	r0, r5
 8001196:	1e43      	subs	r3, r0, #1
 8001198:	4198      	sbcs	r0, r3
 800119a:	e000      	b.n	800119e <__eqdf2+0x5a>
 800119c:	2001      	movs	r0, #1
 800119e:	bcf0      	pop	{r4, r5, r6, r7}
 80011a0:	46bb      	mov	fp, r7
 80011a2:	46b2      	mov	sl, r6
 80011a4:	46a9      	mov	r9, r5
 80011a6:	46a0      	mov	r8, r4
 80011a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011aa:	0033      	movs	r3, r6
 80011ac:	2001      	movs	r0, #1
 80011ae:	432b      	orrs	r3, r5
 80011b0:	d1f5      	bne.n	800119e <__eqdf2+0x5a>
 80011b2:	42a2      	cmp	r2, r4
 80011b4:	d1f3      	bne.n	800119e <__eqdf2+0x5a>
 80011b6:	464b      	mov	r3, r9
 80011b8:	433b      	orrs	r3, r7
 80011ba:	d1f0      	bne.n	800119e <__eqdf2+0x5a>
 80011bc:	e7e2      	b.n	8001184 <__eqdf2+0x40>
 80011be:	2000      	movs	r0, #0
 80011c0:	e7ed      	b.n	800119e <__eqdf2+0x5a>
 80011c2:	46c0      	nop			; (mov r8, r8)
 80011c4:	000007ff 	.word	0x000007ff

080011c8 <__gedf2>:
 80011c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011ca:	4647      	mov	r7, r8
 80011cc:	46ce      	mov	lr, r9
 80011ce:	0004      	movs	r4, r0
 80011d0:	0018      	movs	r0, r3
 80011d2:	0016      	movs	r6, r2
 80011d4:	031b      	lsls	r3, r3, #12
 80011d6:	0b1b      	lsrs	r3, r3, #12
 80011d8:	4d2d      	ldr	r5, [pc, #180]	; (8001290 <__gedf2+0xc8>)
 80011da:	004a      	lsls	r2, r1, #1
 80011dc:	4699      	mov	r9, r3
 80011de:	b580      	push	{r7, lr}
 80011e0:	0043      	lsls	r3, r0, #1
 80011e2:	030f      	lsls	r7, r1, #12
 80011e4:	46a4      	mov	ip, r4
 80011e6:	46b0      	mov	r8, r6
 80011e8:	0b3f      	lsrs	r7, r7, #12
 80011ea:	0d52      	lsrs	r2, r2, #21
 80011ec:	0fc9      	lsrs	r1, r1, #31
 80011ee:	0d5b      	lsrs	r3, r3, #21
 80011f0:	0fc0      	lsrs	r0, r0, #31
 80011f2:	42aa      	cmp	r2, r5
 80011f4:	d021      	beq.n	800123a <__gedf2+0x72>
 80011f6:	42ab      	cmp	r3, r5
 80011f8:	d013      	beq.n	8001222 <__gedf2+0x5a>
 80011fa:	2a00      	cmp	r2, #0
 80011fc:	d122      	bne.n	8001244 <__gedf2+0x7c>
 80011fe:	433c      	orrs	r4, r7
 8001200:	2b00      	cmp	r3, #0
 8001202:	d102      	bne.n	800120a <__gedf2+0x42>
 8001204:	464d      	mov	r5, r9
 8001206:	432e      	orrs	r6, r5
 8001208:	d022      	beq.n	8001250 <__gedf2+0x88>
 800120a:	2c00      	cmp	r4, #0
 800120c:	d010      	beq.n	8001230 <__gedf2+0x68>
 800120e:	4281      	cmp	r1, r0
 8001210:	d022      	beq.n	8001258 <__gedf2+0x90>
 8001212:	2002      	movs	r0, #2
 8001214:	3901      	subs	r1, #1
 8001216:	4008      	ands	r0, r1
 8001218:	3801      	subs	r0, #1
 800121a:	bcc0      	pop	{r6, r7}
 800121c:	46b9      	mov	r9, r7
 800121e:	46b0      	mov	r8, r6
 8001220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001222:	464d      	mov	r5, r9
 8001224:	432e      	orrs	r6, r5
 8001226:	d129      	bne.n	800127c <__gedf2+0xb4>
 8001228:	2a00      	cmp	r2, #0
 800122a:	d1f0      	bne.n	800120e <__gedf2+0x46>
 800122c:	433c      	orrs	r4, r7
 800122e:	d1ee      	bne.n	800120e <__gedf2+0x46>
 8001230:	2800      	cmp	r0, #0
 8001232:	d1f2      	bne.n	800121a <__gedf2+0x52>
 8001234:	2001      	movs	r0, #1
 8001236:	4240      	negs	r0, r0
 8001238:	e7ef      	b.n	800121a <__gedf2+0x52>
 800123a:	003d      	movs	r5, r7
 800123c:	4325      	orrs	r5, r4
 800123e:	d11d      	bne.n	800127c <__gedf2+0xb4>
 8001240:	4293      	cmp	r3, r2
 8001242:	d0ee      	beq.n	8001222 <__gedf2+0x5a>
 8001244:	2b00      	cmp	r3, #0
 8001246:	d1e2      	bne.n	800120e <__gedf2+0x46>
 8001248:	464c      	mov	r4, r9
 800124a:	4326      	orrs	r6, r4
 800124c:	d1df      	bne.n	800120e <__gedf2+0x46>
 800124e:	e7e0      	b.n	8001212 <__gedf2+0x4a>
 8001250:	2000      	movs	r0, #0
 8001252:	2c00      	cmp	r4, #0
 8001254:	d0e1      	beq.n	800121a <__gedf2+0x52>
 8001256:	e7dc      	b.n	8001212 <__gedf2+0x4a>
 8001258:	429a      	cmp	r2, r3
 800125a:	dc0a      	bgt.n	8001272 <__gedf2+0xaa>
 800125c:	dbe8      	blt.n	8001230 <__gedf2+0x68>
 800125e:	454f      	cmp	r7, r9
 8001260:	d8d7      	bhi.n	8001212 <__gedf2+0x4a>
 8001262:	d00e      	beq.n	8001282 <__gedf2+0xba>
 8001264:	2000      	movs	r0, #0
 8001266:	454f      	cmp	r7, r9
 8001268:	d2d7      	bcs.n	800121a <__gedf2+0x52>
 800126a:	2900      	cmp	r1, #0
 800126c:	d0e2      	beq.n	8001234 <__gedf2+0x6c>
 800126e:	0008      	movs	r0, r1
 8001270:	e7d3      	b.n	800121a <__gedf2+0x52>
 8001272:	4243      	negs	r3, r0
 8001274:	4158      	adcs	r0, r3
 8001276:	0040      	lsls	r0, r0, #1
 8001278:	3801      	subs	r0, #1
 800127a:	e7ce      	b.n	800121a <__gedf2+0x52>
 800127c:	2002      	movs	r0, #2
 800127e:	4240      	negs	r0, r0
 8001280:	e7cb      	b.n	800121a <__gedf2+0x52>
 8001282:	45c4      	cmp	ip, r8
 8001284:	d8c5      	bhi.n	8001212 <__gedf2+0x4a>
 8001286:	2000      	movs	r0, #0
 8001288:	45c4      	cmp	ip, r8
 800128a:	d2c6      	bcs.n	800121a <__gedf2+0x52>
 800128c:	e7ed      	b.n	800126a <__gedf2+0xa2>
 800128e:	46c0      	nop			; (mov r8, r8)
 8001290:	000007ff 	.word	0x000007ff

08001294 <__ledf2>:
 8001294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001296:	4647      	mov	r7, r8
 8001298:	46ce      	mov	lr, r9
 800129a:	0004      	movs	r4, r0
 800129c:	0018      	movs	r0, r3
 800129e:	0016      	movs	r6, r2
 80012a0:	031b      	lsls	r3, r3, #12
 80012a2:	0b1b      	lsrs	r3, r3, #12
 80012a4:	4d2c      	ldr	r5, [pc, #176]	; (8001358 <__ledf2+0xc4>)
 80012a6:	004a      	lsls	r2, r1, #1
 80012a8:	4699      	mov	r9, r3
 80012aa:	b580      	push	{r7, lr}
 80012ac:	0043      	lsls	r3, r0, #1
 80012ae:	030f      	lsls	r7, r1, #12
 80012b0:	46a4      	mov	ip, r4
 80012b2:	46b0      	mov	r8, r6
 80012b4:	0b3f      	lsrs	r7, r7, #12
 80012b6:	0d52      	lsrs	r2, r2, #21
 80012b8:	0fc9      	lsrs	r1, r1, #31
 80012ba:	0d5b      	lsrs	r3, r3, #21
 80012bc:	0fc0      	lsrs	r0, r0, #31
 80012be:	42aa      	cmp	r2, r5
 80012c0:	d00d      	beq.n	80012de <__ledf2+0x4a>
 80012c2:	42ab      	cmp	r3, r5
 80012c4:	d010      	beq.n	80012e8 <__ledf2+0x54>
 80012c6:	2a00      	cmp	r2, #0
 80012c8:	d127      	bne.n	800131a <__ledf2+0x86>
 80012ca:	433c      	orrs	r4, r7
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d111      	bne.n	80012f4 <__ledf2+0x60>
 80012d0:	464d      	mov	r5, r9
 80012d2:	432e      	orrs	r6, r5
 80012d4:	d10e      	bne.n	80012f4 <__ledf2+0x60>
 80012d6:	2000      	movs	r0, #0
 80012d8:	2c00      	cmp	r4, #0
 80012da:	d015      	beq.n	8001308 <__ledf2+0x74>
 80012dc:	e00e      	b.n	80012fc <__ledf2+0x68>
 80012de:	003d      	movs	r5, r7
 80012e0:	4325      	orrs	r5, r4
 80012e2:	d110      	bne.n	8001306 <__ledf2+0x72>
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d118      	bne.n	800131a <__ledf2+0x86>
 80012e8:	464d      	mov	r5, r9
 80012ea:	432e      	orrs	r6, r5
 80012ec:	d10b      	bne.n	8001306 <__ledf2+0x72>
 80012ee:	2a00      	cmp	r2, #0
 80012f0:	d102      	bne.n	80012f8 <__ledf2+0x64>
 80012f2:	433c      	orrs	r4, r7
 80012f4:	2c00      	cmp	r4, #0
 80012f6:	d00b      	beq.n	8001310 <__ledf2+0x7c>
 80012f8:	4281      	cmp	r1, r0
 80012fa:	d014      	beq.n	8001326 <__ledf2+0x92>
 80012fc:	2002      	movs	r0, #2
 80012fe:	3901      	subs	r1, #1
 8001300:	4008      	ands	r0, r1
 8001302:	3801      	subs	r0, #1
 8001304:	e000      	b.n	8001308 <__ledf2+0x74>
 8001306:	2002      	movs	r0, #2
 8001308:	bcc0      	pop	{r6, r7}
 800130a:	46b9      	mov	r9, r7
 800130c:	46b0      	mov	r8, r6
 800130e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001310:	2800      	cmp	r0, #0
 8001312:	d1f9      	bne.n	8001308 <__ledf2+0x74>
 8001314:	2001      	movs	r0, #1
 8001316:	4240      	negs	r0, r0
 8001318:	e7f6      	b.n	8001308 <__ledf2+0x74>
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1ec      	bne.n	80012f8 <__ledf2+0x64>
 800131e:	464c      	mov	r4, r9
 8001320:	4326      	orrs	r6, r4
 8001322:	d1e9      	bne.n	80012f8 <__ledf2+0x64>
 8001324:	e7ea      	b.n	80012fc <__ledf2+0x68>
 8001326:	429a      	cmp	r2, r3
 8001328:	dd04      	ble.n	8001334 <__ledf2+0xa0>
 800132a:	4243      	negs	r3, r0
 800132c:	4158      	adcs	r0, r3
 800132e:	0040      	lsls	r0, r0, #1
 8001330:	3801      	subs	r0, #1
 8001332:	e7e9      	b.n	8001308 <__ledf2+0x74>
 8001334:	429a      	cmp	r2, r3
 8001336:	dbeb      	blt.n	8001310 <__ledf2+0x7c>
 8001338:	454f      	cmp	r7, r9
 800133a:	d8df      	bhi.n	80012fc <__ledf2+0x68>
 800133c:	d006      	beq.n	800134c <__ledf2+0xb8>
 800133e:	2000      	movs	r0, #0
 8001340:	454f      	cmp	r7, r9
 8001342:	d2e1      	bcs.n	8001308 <__ledf2+0x74>
 8001344:	2900      	cmp	r1, #0
 8001346:	d0e5      	beq.n	8001314 <__ledf2+0x80>
 8001348:	0008      	movs	r0, r1
 800134a:	e7dd      	b.n	8001308 <__ledf2+0x74>
 800134c:	45c4      	cmp	ip, r8
 800134e:	d8d5      	bhi.n	80012fc <__ledf2+0x68>
 8001350:	2000      	movs	r0, #0
 8001352:	45c4      	cmp	ip, r8
 8001354:	d2d8      	bcs.n	8001308 <__ledf2+0x74>
 8001356:	e7f5      	b.n	8001344 <__ledf2+0xb0>
 8001358:	000007ff 	.word	0x000007ff

0800135c <__aeabi_dmul>:
 800135c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800135e:	4645      	mov	r5, r8
 8001360:	46de      	mov	lr, fp
 8001362:	4657      	mov	r7, sl
 8001364:	464e      	mov	r6, r9
 8001366:	b5e0      	push	{r5, r6, r7, lr}
 8001368:	001f      	movs	r7, r3
 800136a:	030b      	lsls	r3, r1, #12
 800136c:	0b1b      	lsrs	r3, r3, #12
 800136e:	469b      	mov	fp, r3
 8001370:	004d      	lsls	r5, r1, #1
 8001372:	0fcb      	lsrs	r3, r1, #31
 8001374:	0004      	movs	r4, r0
 8001376:	4691      	mov	r9, r2
 8001378:	4698      	mov	r8, r3
 800137a:	b087      	sub	sp, #28
 800137c:	0d6d      	lsrs	r5, r5, #21
 800137e:	d100      	bne.n	8001382 <__aeabi_dmul+0x26>
 8001380:	e1cd      	b.n	800171e <__aeabi_dmul+0x3c2>
 8001382:	4bce      	ldr	r3, [pc, #824]	; (80016bc <__aeabi_dmul+0x360>)
 8001384:	429d      	cmp	r5, r3
 8001386:	d100      	bne.n	800138a <__aeabi_dmul+0x2e>
 8001388:	e1e9      	b.n	800175e <__aeabi_dmul+0x402>
 800138a:	465a      	mov	r2, fp
 800138c:	0f43      	lsrs	r3, r0, #29
 800138e:	00d2      	lsls	r2, r2, #3
 8001390:	4313      	orrs	r3, r2
 8001392:	2280      	movs	r2, #128	; 0x80
 8001394:	0412      	lsls	r2, r2, #16
 8001396:	431a      	orrs	r2, r3
 8001398:	00c3      	lsls	r3, r0, #3
 800139a:	469a      	mov	sl, r3
 800139c:	4bc8      	ldr	r3, [pc, #800]	; (80016c0 <__aeabi_dmul+0x364>)
 800139e:	4693      	mov	fp, r2
 80013a0:	469c      	mov	ip, r3
 80013a2:	2300      	movs	r3, #0
 80013a4:	2600      	movs	r6, #0
 80013a6:	4465      	add	r5, ip
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	033c      	lsls	r4, r7, #12
 80013ac:	007b      	lsls	r3, r7, #1
 80013ae:	4648      	mov	r0, r9
 80013b0:	0b24      	lsrs	r4, r4, #12
 80013b2:	0d5b      	lsrs	r3, r3, #21
 80013b4:	0fff      	lsrs	r7, r7, #31
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d100      	bne.n	80013bc <__aeabi_dmul+0x60>
 80013ba:	e189      	b.n	80016d0 <__aeabi_dmul+0x374>
 80013bc:	4abf      	ldr	r2, [pc, #764]	; (80016bc <__aeabi_dmul+0x360>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d019      	beq.n	80013f6 <__aeabi_dmul+0x9a>
 80013c2:	0f42      	lsrs	r2, r0, #29
 80013c4:	00e4      	lsls	r4, r4, #3
 80013c6:	4322      	orrs	r2, r4
 80013c8:	2480      	movs	r4, #128	; 0x80
 80013ca:	0424      	lsls	r4, r4, #16
 80013cc:	4314      	orrs	r4, r2
 80013ce:	4abc      	ldr	r2, [pc, #752]	; (80016c0 <__aeabi_dmul+0x364>)
 80013d0:	2100      	movs	r1, #0
 80013d2:	4694      	mov	ip, r2
 80013d4:	4642      	mov	r2, r8
 80013d6:	4463      	add	r3, ip
 80013d8:	195b      	adds	r3, r3, r5
 80013da:	9301      	str	r3, [sp, #4]
 80013dc:	9b01      	ldr	r3, [sp, #4]
 80013de:	407a      	eors	r2, r7
 80013e0:	3301      	adds	r3, #1
 80013e2:	00c0      	lsls	r0, r0, #3
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	9302      	str	r3, [sp, #8]
 80013e8:	2e0a      	cmp	r6, #10
 80013ea:	dd1c      	ble.n	8001426 <__aeabi_dmul+0xca>
 80013ec:	003a      	movs	r2, r7
 80013ee:	2e0b      	cmp	r6, #11
 80013f0:	d05e      	beq.n	80014b0 <__aeabi_dmul+0x154>
 80013f2:	4647      	mov	r7, r8
 80013f4:	e056      	b.n	80014a4 <__aeabi_dmul+0x148>
 80013f6:	4649      	mov	r1, r9
 80013f8:	4bb0      	ldr	r3, [pc, #704]	; (80016bc <__aeabi_dmul+0x360>)
 80013fa:	4321      	orrs	r1, r4
 80013fc:	18eb      	adds	r3, r5, r3
 80013fe:	9301      	str	r3, [sp, #4]
 8001400:	2900      	cmp	r1, #0
 8001402:	d12a      	bne.n	800145a <__aeabi_dmul+0xfe>
 8001404:	2080      	movs	r0, #128	; 0x80
 8001406:	2202      	movs	r2, #2
 8001408:	0100      	lsls	r0, r0, #4
 800140a:	002b      	movs	r3, r5
 800140c:	4684      	mov	ip, r0
 800140e:	4316      	orrs	r6, r2
 8001410:	4642      	mov	r2, r8
 8001412:	4463      	add	r3, ip
 8001414:	407a      	eors	r2, r7
 8001416:	b2d2      	uxtb	r2, r2
 8001418:	9302      	str	r3, [sp, #8]
 800141a:	2e0a      	cmp	r6, #10
 800141c:	dd00      	ble.n	8001420 <__aeabi_dmul+0xc4>
 800141e:	e231      	b.n	8001884 <__aeabi_dmul+0x528>
 8001420:	2000      	movs	r0, #0
 8001422:	2400      	movs	r4, #0
 8001424:	2102      	movs	r1, #2
 8001426:	2e02      	cmp	r6, #2
 8001428:	dc26      	bgt.n	8001478 <__aeabi_dmul+0x11c>
 800142a:	3e01      	subs	r6, #1
 800142c:	2e01      	cmp	r6, #1
 800142e:	d852      	bhi.n	80014d6 <__aeabi_dmul+0x17a>
 8001430:	2902      	cmp	r1, #2
 8001432:	d04c      	beq.n	80014ce <__aeabi_dmul+0x172>
 8001434:	2901      	cmp	r1, #1
 8001436:	d000      	beq.n	800143a <__aeabi_dmul+0xde>
 8001438:	e118      	b.n	800166c <__aeabi_dmul+0x310>
 800143a:	2300      	movs	r3, #0
 800143c:	2400      	movs	r4, #0
 800143e:	2500      	movs	r5, #0
 8001440:	051b      	lsls	r3, r3, #20
 8001442:	4323      	orrs	r3, r4
 8001444:	07d2      	lsls	r2, r2, #31
 8001446:	4313      	orrs	r3, r2
 8001448:	0028      	movs	r0, r5
 800144a:	0019      	movs	r1, r3
 800144c:	b007      	add	sp, #28
 800144e:	bcf0      	pop	{r4, r5, r6, r7}
 8001450:	46bb      	mov	fp, r7
 8001452:	46b2      	mov	sl, r6
 8001454:	46a9      	mov	r9, r5
 8001456:	46a0      	mov	r8, r4
 8001458:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800145a:	2180      	movs	r1, #128	; 0x80
 800145c:	2203      	movs	r2, #3
 800145e:	0109      	lsls	r1, r1, #4
 8001460:	002b      	movs	r3, r5
 8001462:	468c      	mov	ip, r1
 8001464:	4316      	orrs	r6, r2
 8001466:	4642      	mov	r2, r8
 8001468:	4463      	add	r3, ip
 800146a:	407a      	eors	r2, r7
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	9302      	str	r3, [sp, #8]
 8001470:	2e0a      	cmp	r6, #10
 8001472:	dd00      	ble.n	8001476 <__aeabi_dmul+0x11a>
 8001474:	e228      	b.n	80018c8 <__aeabi_dmul+0x56c>
 8001476:	2103      	movs	r1, #3
 8001478:	2501      	movs	r5, #1
 800147a:	40b5      	lsls	r5, r6
 800147c:	46ac      	mov	ip, r5
 800147e:	26a6      	movs	r6, #166	; 0xa6
 8001480:	4663      	mov	r3, ip
 8001482:	00f6      	lsls	r6, r6, #3
 8001484:	4035      	ands	r5, r6
 8001486:	4233      	tst	r3, r6
 8001488:	d10b      	bne.n	80014a2 <__aeabi_dmul+0x146>
 800148a:	2690      	movs	r6, #144	; 0x90
 800148c:	00b6      	lsls	r6, r6, #2
 800148e:	4233      	tst	r3, r6
 8001490:	d118      	bne.n	80014c4 <__aeabi_dmul+0x168>
 8001492:	3eb9      	subs	r6, #185	; 0xb9
 8001494:	3eff      	subs	r6, #255	; 0xff
 8001496:	421e      	tst	r6, r3
 8001498:	d01d      	beq.n	80014d6 <__aeabi_dmul+0x17a>
 800149a:	46a3      	mov	fp, r4
 800149c:	4682      	mov	sl, r0
 800149e:	9100      	str	r1, [sp, #0]
 80014a0:	e000      	b.n	80014a4 <__aeabi_dmul+0x148>
 80014a2:	0017      	movs	r7, r2
 80014a4:	9900      	ldr	r1, [sp, #0]
 80014a6:	003a      	movs	r2, r7
 80014a8:	2902      	cmp	r1, #2
 80014aa:	d010      	beq.n	80014ce <__aeabi_dmul+0x172>
 80014ac:	465c      	mov	r4, fp
 80014ae:	4650      	mov	r0, sl
 80014b0:	2903      	cmp	r1, #3
 80014b2:	d1bf      	bne.n	8001434 <__aeabi_dmul+0xd8>
 80014b4:	2380      	movs	r3, #128	; 0x80
 80014b6:	031b      	lsls	r3, r3, #12
 80014b8:	431c      	orrs	r4, r3
 80014ba:	0324      	lsls	r4, r4, #12
 80014bc:	0005      	movs	r5, r0
 80014be:	4b7f      	ldr	r3, [pc, #508]	; (80016bc <__aeabi_dmul+0x360>)
 80014c0:	0b24      	lsrs	r4, r4, #12
 80014c2:	e7bd      	b.n	8001440 <__aeabi_dmul+0xe4>
 80014c4:	2480      	movs	r4, #128	; 0x80
 80014c6:	2200      	movs	r2, #0
 80014c8:	4b7c      	ldr	r3, [pc, #496]	; (80016bc <__aeabi_dmul+0x360>)
 80014ca:	0324      	lsls	r4, r4, #12
 80014cc:	e7b8      	b.n	8001440 <__aeabi_dmul+0xe4>
 80014ce:	2400      	movs	r4, #0
 80014d0:	2500      	movs	r5, #0
 80014d2:	4b7a      	ldr	r3, [pc, #488]	; (80016bc <__aeabi_dmul+0x360>)
 80014d4:	e7b4      	b.n	8001440 <__aeabi_dmul+0xe4>
 80014d6:	4653      	mov	r3, sl
 80014d8:	041e      	lsls	r6, r3, #16
 80014da:	0c36      	lsrs	r6, r6, #16
 80014dc:	0c1f      	lsrs	r7, r3, #16
 80014de:	0033      	movs	r3, r6
 80014e0:	0c01      	lsrs	r1, r0, #16
 80014e2:	0400      	lsls	r0, r0, #16
 80014e4:	0c00      	lsrs	r0, r0, #16
 80014e6:	4343      	muls	r3, r0
 80014e8:	4698      	mov	r8, r3
 80014ea:	0003      	movs	r3, r0
 80014ec:	437b      	muls	r3, r7
 80014ee:	4699      	mov	r9, r3
 80014f0:	0033      	movs	r3, r6
 80014f2:	434b      	muls	r3, r1
 80014f4:	469c      	mov	ip, r3
 80014f6:	4643      	mov	r3, r8
 80014f8:	000d      	movs	r5, r1
 80014fa:	0c1b      	lsrs	r3, r3, #16
 80014fc:	469a      	mov	sl, r3
 80014fe:	437d      	muls	r5, r7
 8001500:	44cc      	add	ip, r9
 8001502:	44d4      	add	ip, sl
 8001504:	9500      	str	r5, [sp, #0]
 8001506:	45e1      	cmp	r9, ip
 8001508:	d904      	bls.n	8001514 <__aeabi_dmul+0x1b8>
 800150a:	2380      	movs	r3, #128	; 0x80
 800150c:	025b      	lsls	r3, r3, #9
 800150e:	4699      	mov	r9, r3
 8001510:	444d      	add	r5, r9
 8001512:	9500      	str	r5, [sp, #0]
 8001514:	4663      	mov	r3, ip
 8001516:	0c1b      	lsrs	r3, r3, #16
 8001518:	001d      	movs	r5, r3
 800151a:	4663      	mov	r3, ip
 800151c:	041b      	lsls	r3, r3, #16
 800151e:	469c      	mov	ip, r3
 8001520:	4643      	mov	r3, r8
 8001522:	041b      	lsls	r3, r3, #16
 8001524:	0c1b      	lsrs	r3, r3, #16
 8001526:	4698      	mov	r8, r3
 8001528:	4663      	mov	r3, ip
 800152a:	4443      	add	r3, r8
 800152c:	9303      	str	r3, [sp, #12]
 800152e:	0c23      	lsrs	r3, r4, #16
 8001530:	4698      	mov	r8, r3
 8001532:	0033      	movs	r3, r6
 8001534:	0424      	lsls	r4, r4, #16
 8001536:	0c24      	lsrs	r4, r4, #16
 8001538:	4363      	muls	r3, r4
 800153a:	469c      	mov	ip, r3
 800153c:	0023      	movs	r3, r4
 800153e:	437b      	muls	r3, r7
 8001540:	4699      	mov	r9, r3
 8001542:	4643      	mov	r3, r8
 8001544:	435e      	muls	r6, r3
 8001546:	435f      	muls	r7, r3
 8001548:	444e      	add	r6, r9
 800154a:	4663      	mov	r3, ip
 800154c:	46b2      	mov	sl, r6
 800154e:	0c1e      	lsrs	r6, r3, #16
 8001550:	4456      	add	r6, sl
 8001552:	45b1      	cmp	r9, r6
 8001554:	d903      	bls.n	800155e <__aeabi_dmul+0x202>
 8001556:	2380      	movs	r3, #128	; 0x80
 8001558:	025b      	lsls	r3, r3, #9
 800155a:	4699      	mov	r9, r3
 800155c:	444f      	add	r7, r9
 800155e:	0c33      	lsrs	r3, r6, #16
 8001560:	4699      	mov	r9, r3
 8001562:	003b      	movs	r3, r7
 8001564:	444b      	add	r3, r9
 8001566:	9305      	str	r3, [sp, #20]
 8001568:	4663      	mov	r3, ip
 800156a:	46ac      	mov	ip, r5
 800156c:	041f      	lsls	r7, r3, #16
 800156e:	0c3f      	lsrs	r7, r7, #16
 8001570:	0436      	lsls	r6, r6, #16
 8001572:	19f6      	adds	r6, r6, r7
 8001574:	44b4      	add	ip, r6
 8001576:	4663      	mov	r3, ip
 8001578:	9304      	str	r3, [sp, #16]
 800157a:	465b      	mov	r3, fp
 800157c:	0c1b      	lsrs	r3, r3, #16
 800157e:	469c      	mov	ip, r3
 8001580:	465b      	mov	r3, fp
 8001582:	041f      	lsls	r7, r3, #16
 8001584:	0c3f      	lsrs	r7, r7, #16
 8001586:	003b      	movs	r3, r7
 8001588:	4343      	muls	r3, r0
 800158a:	4699      	mov	r9, r3
 800158c:	4663      	mov	r3, ip
 800158e:	4343      	muls	r3, r0
 8001590:	469a      	mov	sl, r3
 8001592:	464b      	mov	r3, r9
 8001594:	4660      	mov	r0, ip
 8001596:	0c1b      	lsrs	r3, r3, #16
 8001598:	469b      	mov	fp, r3
 800159a:	4348      	muls	r0, r1
 800159c:	4379      	muls	r1, r7
 800159e:	4451      	add	r1, sl
 80015a0:	4459      	add	r1, fp
 80015a2:	458a      	cmp	sl, r1
 80015a4:	d903      	bls.n	80015ae <__aeabi_dmul+0x252>
 80015a6:	2380      	movs	r3, #128	; 0x80
 80015a8:	025b      	lsls	r3, r3, #9
 80015aa:	469a      	mov	sl, r3
 80015ac:	4450      	add	r0, sl
 80015ae:	0c0b      	lsrs	r3, r1, #16
 80015b0:	469a      	mov	sl, r3
 80015b2:	464b      	mov	r3, r9
 80015b4:	041b      	lsls	r3, r3, #16
 80015b6:	0c1b      	lsrs	r3, r3, #16
 80015b8:	4699      	mov	r9, r3
 80015ba:	003b      	movs	r3, r7
 80015bc:	4363      	muls	r3, r4
 80015be:	0409      	lsls	r1, r1, #16
 80015c0:	4645      	mov	r5, r8
 80015c2:	4449      	add	r1, r9
 80015c4:	4699      	mov	r9, r3
 80015c6:	4663      	mov	r3, ip
 80015c8:	435c      	muls	r4, r3
 80015ca:	436b      	muls	r3, r5
 80015cc:	469c      	mov	ip, r3
 80015ce:	464b      	mov	r3, r9
 80015d0:	0c1b      	lsrs	r3, r3, #16
 80015d2:	4698      	mov	r8, r3
 80015d4:	436f      	muls	r7, r5
 80015d6:	193f      	adds	r7, r7, r4
 80015d8:	4447      	add	r7, r8
 80015da:	4450      	add	r0, sl
 80015dc:	42bc      	cmp	r4, r7
 80015de:	d903      	bls.n	80015e8 <__aeabi_dmul+0x28c>
 80015e0:	2380      	movs	r3, #128	; 0x80
 80015e2:	025b      	lsls	r3, r3, #9
 80015e4:	4698      	mov	r8, r3
 80015e6:	44c4      	add	ip, r8
 80015e8:	9b04      	ldr	r3, [sp, #16]
 80015ea:	9d00      	ldr	r5, [sp, #0]
 80015ec:	4698      	mov	r8, r3
 80015ee:	4445      	add	r5, r8
 80015f0:	42b5      	cmp	r5, r6
 80015f2:	41b6      	sbcs	r6, r6
 80015f4:	4273      	negs	r3, r6
 80015f6:	4698      	mov	r8, r3
 80015f8:	464b      	mov	r3, r9
 80015fa:	041e      	lsls	r6, r3, #16
 80015fc:	9b05      	ldr	r3, [sp, #20]
 80015fe:	043c      	lsls	r4, r7, #16
 8001600:	4699      	mov	r9, r3
 8001602:	0c36      	lsrs	r6, r6, #16
 8001604:	19a4      	adds	r4, r4, r6
 8001606:	444c      	add	r4, r9
 8001608:	46a1      	mov	r9, r4
 800160a:	4683      	mov	fp, r0
 800160c:	186e      	adds	r6, r5, r1
 800160e:	44c1      	add	r9, r8
 8001610:	428e      	cmp	r6, r1
 8001612:	4189      	sbcs	r1, r1
 8001614:	44cb      	add	fp, r9
 8001616:	465d      	mov	r5, fp
 8001618:	4249      	negs	r1, r1
 800161a:	186d      	adds	r5, r5, r1
 800161c:	429c      	cmp	r4, r3
 800161e:	41a4      	sbcs	r4, r4
 8001620:	45c1      	cmp	r9, r8
 8001622:	419b      	sbcs	r3, r3
 8001624:	4583      	cmp	fp, r0
 8001626:	4180      	sbcs	r0, r0
 8001628:	428d      	cmp	r5, r1
 800162a:	4189      	sbcs	r1, r1
 800162c:	425b      	negs	r3, r3
 800162e:	4264      	negs	r4, r4
 8001630:	431c      	orrs	r4, r3
 8001632:	4240      	negs	r0, r0
 8001634:	9b03      	ldr	r3, [sp, #12]
 8001636:	4249      	negs	r1, r1
 8001638:	4301      	orrs	r1, r0
 800163a:	0270      	lsls	r0, r6, #9
 800163c:	0c3f      	lsrs	r7, r7, #16
 800163e:	4318      	orrs	r0, r3
 8001640:	19e4      	adds	r4, r4, r7
 8001642:	1e47      	subs	r7, r0, #1
 8001644:	41b8      	sbcs	r0, r7
 8001646:	1864      	adds	r4, r4, r1
 8001648:	4464      	add	r4, ip
 800164a:	0df6      	lsrs	r6, r6, #23
 800164c:	0261      	lsls	r1, r4, #9
 800164e:	4330      	orrs	r0, r6
 8001650:	0dec      	lsrs	r4, r5, #23
 8001652:	026e      	lsls	r6, r5, #9
 8001654:	430c      	orrs	r4, r1
 8001656:	4330      	orrs	r0, r6
 8001658:	01c9      	lsls	r1, r1, #7
 800165a:	d400      	bmi.n	800165e <__aeabi_dmul+0x302>
 800165c:	e0f1      	b.n	8001842 <__aeabi_dmul+0x4e6>
 800165e:	2101      	movs	r1, #1
 8001660:	0843      	lsrs	r3, r0, #1
 8001662:	4001      	ands	r1, r0
 8001664:	430b      	orrs	r3, r1
 8001666:	07e0      	lsls	r0, r4, #31
 8001668:	4318      	orrs	r0, r3
 800166a:	0864      	lsrs	r4, r4, #1
 800166c:	4915      	ldr	r1, [pc, #84]	; (80016c4 <__aeabi_dmul+0x368>)
 800166e:	9b02      	ldr	r3, [sp, #8]
 8001670:	468c      	mov	ip, r1
 8001672:	4463      	add	r3, ip
 8001674:	2b00      	cmp	r3, #0
 8001676:	dc00      	bgt.n	800167a <__aeabi_dmul+0x31e>
 8001678:	e097      	b.n	80017aa <__aeabi_dmul+0x44e>
 800167a:	0741      	lsls	r1, r0, #29
 800167c:	d009      	beq.n	8001692 <__aeabi_dmul+0x336>
 800167e:	210f      	movs	r1, #15
 8001680:	4001      	ands	r1, r0
 8001682:	2904      	cmp	r1, #4
 8001684:	d005      	beq.n	8001692 <__aeabi_dmul+0x336>
 8001686:	1d01      	adds	r1, r0, #4
 8001688:	4281      	cmp	r1, r0
 800168a:	4180      	sbcs	r0, r0
 800168c:	4240      	negs	r0, r0
 800168e:	1824      	adds	r4, r4, r0
 8001690:	0008      	movs	r0, r1
 8001692:	01e1      	lsls	r1, r4, #7
 8001694:	d506      	bpl.n	80016a4 <__aeabi_dmul+0x348>
 8001696:	2180      	movs	r1, #128	; 0x80
 8001698:	00c9      	lsls	r1, r1, #3
 800169a:	468c      	mov	ip, r1
 800169c:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <__aeabi_dmul+0x36c>)
 800169e:	401c      	ands	r4, r3
 80016a0:	9b02      	ldr	r3, [sp, #8]
 80016a2:	4463      	add	r3, ip
 80016a4:	4909      	ldr	r1, [pc, #36]	; (80016cc <__aeabi_dmul+0x370>)
 80016a6:	428b      	cmp	r3, r1
 80016a8:	dd00      	ble.n	80016ac <__aeabi_dmul+0x350>
 80016aa:	e710      	b.n	80014ce <__aeabi_dmul+0x172>
 80016ac:	0761      	lsls	r1, r4, #29
 80016ae:	08c5      	lsrs	r5, r0, #3
 80016b0:	0264      	lsls	r4, r4, #9
 80016b2:	055b      	lsls	r3, r3, #21
 80016b4:	430d      	orrs	r5, r1
 80016b6:	0b24      	lsrs	r4, r4, #12
 80016b8:	0d5b      	lsrs	r3, r3, #21
 80016ba:	e6c1      	b.n	8001440 <__aeabi_dmul+0xe4>
 80016bc:	000007ff 	.word	0x000007ff
 80016c0:	fffffc01 	.word	0xfffffc01
 80016c4:	000003ff 	.word	0x000003ff
 80016c8:	feffffff 	.word	0xfeffffff
 80016cc:	000007fe 	.word	0x000007fe
 80016d0:	464b      	mov	r3, r9
 80016d2:	4323      	orrs	r3, r4
 80016d4:	d059      	beq.n	800178a <__aeabi_dmul+0x42e>
 80016d6:	2c00      	cmp	r4, #0
 80016d8:	d100      	bne.n	80016dc <__aeabi_dmul+0x380>
 80016da:	e0a3      	b.n	8001824 <__aeabi_dmul+0x4c8>
 80016dc:	0020      	movs	r0, r4
 80016de:	f000 fd2b 	bl	8002138 <__clzsi2>
 80016e2:	0001      	movs	r1, r0
 80016e4:	0003      	movs	r3, r0
 80016e6:	390b      	subs	r1, #11
 80016e8:	221d      	movs	r2, #29
 80016ea:	1a52      	subs	r2, r2, r1
 80016ec:	4649      	mov	r1, r9
 80016ee:	0018      	movs	r0, r3
 80016f0:	40d1      	lsrs	r1, r2
 80016f2:	464a      	mov	r2, r9
 80016f4:	3808      	subs	r0, #8
 80016f6:	4082      	lsls	r2, r0
 80016f8:	4084      	lsls	r4, r0
 80016fa:	0010      	movs	r0, r2
 80016fc:	430c      	orrs	r4, r1
 80016fe:	4a74      	ldr	r2, [pc, #464]	; (80018d0 <__aeabi_dmul+0x574>)
 8001700:	1aeb      	subs	r3, r5, r3
 8001702:	4694      	mov	ip, r2
 8001704:	4642      	mov	r2, r8
 8001706:	4463      	add	r3, ip
 8001708:	9301      	str	r3, [sp, #4]
 800170a:	9b01      	ldr	r3, [sp, #4]
 800170c:	407a      	eors	r2, r7
 800170e:	3301      	adds	r3, #1
 8001710:	2100      	movs	r1, #0
 8001712:	b2d2      	uxtb	r2, r2
 8001714:	9302      	str	r3, [sp, #8]
 8001716:	2e0a      	cmp	r6, #10
 8001718:	dd00      	ble.n	800171c <__aeabi_dmul+0x3c0>
 800171a:	e667      	b.n	80013ec <__aeabi_dmul+0x90>
 800171c:	e683      	b.n	8001426 <__aeabi_dmul+0xca>
 800171e:	465b      	mov	r3, fp
 8001720:	4303      	orrs	r3, r0
 8001722:	469a      	mov	sl, r3
 8001724:	d02a      	beq.n	800177c <__aeabi_dmul+0x420>
 8001726:	465b      	mov	r3, fp
 8001728:	2b00      	cmp	r3, #0
 800172a:	d06d      	beq.n	8001808 <__aeabi_dmul+0x4ac>
 800172c:	4658      	mov	r0, fp
 800172e:	f000 fd03 	bl	8002138 <__clzsi2>
 8001732:	0001      	movs	r1, r0
 8001734:	0003      	movs	r3, r0
 8001736:	390b      	subs	r1, #11
 8001738:	221d      	movs	r2, #29
 800173a:	1a52      	subs	r2, r2, r1
 800173c:	0021      	movs	r1, r4
 800173e:	0018      	movs	r0, r3
 8001740:	465d      	mov	r5, fp
 8001742:	40d1      	lsrs	r1, r2
 8001744:	3808      	subs	r0, #8
 8001746:	4085      	lsls	r5, r0
 8001748:	000a      	movs	r2, r1
 800174a:	4084      	lsls	r4, r0
 800174c:	432a      	orrs	r2, r5
 800174e:	4693      	mov	fp, r2
 8001750:	46a2      	mov	sl, r4
 8001752:	4d5f      	ldr	r5, [pc, #380]	; (80018d0 <__aeabi_dmul+0x574>)
 8001754:	2600      	movs	r6, #0
 8001756:	1aed      	subs	r5, r5, r3
 8001758:	2300      	movs	r3, #0
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	e625      	b.n	80013aa <__aeabi_dmul+0x4e>
 800175e:	465b      	mov	r3, fp
 8001760:	4303      	orrs	r3, r0
 8001762:	469a      	mov	sl, r3
 8001764:	d105      	bne.n	8001772 <__aeabi_dmul+0x416>
 8001766:	2300      	movs	r3, #0
 8001768:	469b      	mov	fp, r3
 800176a:	3302      	adds	r3, #2
 800176c:	2608      	movs	r6, #8
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	e61b      	b.n	80013aa <__aeabi_dmul+0x4e>
 8001772:	2303      	movs	r3, #3
 8001774:	4682      	mov	sl, r0
 8001776:	260c      	movs	r6, #12
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	e616      	b.n	80013aa <__aeabi_dmul+0x4e>
 800177c:	2300      	movs	r3, #0
 800177e:	469b      	mov	fp, r3
 8001780:	3301      	adds	r3, #1
 8001782:	2604      	movs	r6, #4
 8001784:	2500      	movs	r5, #0
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	e60f      	b.n	80013aa <__aeabi_dmul+0x4e>
 800178a:	4642      	mov	r2, r8
 800178c:	3301      	adds	r3, #1
 800178e:	9501      	str	r5, [sp, #4]
 8001790:	431e      	orrs	r6, r3
 8001792:	9b01      	ldr	r3, [sp, #4]
 8001794:	407a      	eors	r2, r7
 8001796:	3301      	adds	r3, #1
 8001798:	2400      	movs	r4, #0
 800179a:	2000      	movs	r0, #0
 800179c:	2101      	movs	r1, #1
 800179e:	b2d2      	uxtb	r2, r2
 80017a0:	9302      	str	r3, [sp, #8]
 80017a2:	2e0a      	cmp	r6, #10
 80017a4:	dd00      	ble.n	80017a8 <__aeabi_dmul+0x44c>
 80017a6:	e621      	b.n	80013ec <__aeabi_dmul+0x90>
 80017a8:	e63d      	b.n	8001426 <__aeabi_dmul+0xca>
 80017aa:	2101      	movs	r1, #1
 80017ac:	1ac9      	subs	r1, r1, r3
 80017ae:	2938      	cmp	r1, #56	; 0x38
 80017b0:	dd00      	ble.n	80017b4 <__aeabi_dmul+0x458>
 80017b2:	e642      	b.n	800143a <__aeabi_dmul+0xde>
 80017b4:	291f      	cmp	r1, #31
 80017b6:	dd47      	ble.n	8001848 <__aeabi_dmul+0x4ec>
 80017b8:	261f      	movs	r6, #31
 80017ba:	0025      	movs	r5, r4
 80017bc:	4276      	negs	r6, r6
 80017be:	1af3      	subs	r3, r6, r3
 80017c0:	40dd      	lsrs	r5, r3
 80017c2:	002b      	movs	r3, r5
 80017c4:	2920      	cmp	r1, #32
 80017c6:	d005      	beq.n	80017d4 <__aeabi_dmul+0x478>
 80017c8:	4942      	ldr	r1, [pc, #264]	; (80018d4 <__aeabi_dmul+0x578>)
 80017ca:	9d02      	ldr	r5, [sp, #8]
 80017cc:	468c      	mov	ip, r1
 80017ce:	4465      	add	r5, ip
 80017d0:	40ac      	lsls	r4, r5
 80017d2:	4320      	orrs	r0, r4
 80017d4:	1e41      	subs	r1, r0, #1
 80017d6:	4188      	sbcs	r0, r1
 80017d8:	4318      	orrs	r0, r3
 80017da:	2307      	movs	r3, #7
 80017dc:	001d      	movs	r5, r3
 80017de:	2400      	movs	r4, #0
 80017e0:	4005      	ands	r5, r0
 80017e2:	4203      	tst	r3, r0
 80017e4:	d04a      	beq.n	800187c <__aeabi_dmul+0x520>
 80017e6:	230f      	movs	r3, #15
 80017e8:	2400      	movs	r4, #0
 80017ea:	4003      	ands	r3, r0
 80017ec:	2b04      	cmp	r3, #4
 80017ee:	d042      	beq.n	8001876 <__aeabi_dmul+0x51a>
 80017f0:	1d03      	adds	r3, r0, #4
 80017f2:	4283      	cmp	r3, r0
 80017f4:	4180      	sbcs	r0, r0
 80017f6:	4240      	negs	r0, r0
 80017f8:	1824      	adds	r4, r4, r0
 80017fa:	0018      	movs	r0, r3
 80017fc:	0223      	lsls	r3, r4, #8
 80017fe:	d53a      	bpl.n	8001876 <__aeabi_dmul+0x51a>
 8001800:	2301      	movs	r3, #1
 8001802:	2400      	movs	r4, #0
 8001804:	2500      	movs	r5, #0
 8001806:	e61b      	b.n	8001440 <__aeabi_dmul+0xe4>
 8001808:	f000 fc96 	bl	8002138 <__clzsi2>
 800180c:	0001      	movs	r1, r0
 800180e:	0003      	movs	r3, r0
 8001810:	3115      	adds	r1, #21
 8001812:	3320      	adds	r3, #32
 8001814:	291c      	cmp	r1, #28
 8001816:	dd8f      	ble.n	8001738 <__aeabi_dmul+0x3dc>
 8001818:	3808      	subs	r0, #8
 800181a:	2200      	movs	r2, #0
 800181c:	4084      	lsls	r4, r0
 800181e:	4692      	mov	sl, r2
 8001820:	46a3      	mov	fp, r4
 8001822:	e796      	b.n	8001752 <__aeabi_dmul+0x3f6>
 8001824:	f000 fc88 	bl	8002138 <__clzsi2>
 8001828:	0001      	movs	r1, r0
 800182a:	0003      	movs	r3, r0
 800182c:	3115      	adds	r1, #21
 800182e:	3320      	adds	r3, #32
 8001830:	291c      	cmp	r1, #28
 8001832:	dc00      	bgt.n	8001836 <__aeabi_dmul+0x4da>
 8001834:	e758      	b.n	80016e8 <__aeabi_dmul+0x38c>
 8001836:	0002      	movs	r2, r0
 8001838:	464c      	mov	r4, r9
 800183a:	3a08      	subs	r2, #8
 800183c:	2000      	movs	r0, #0
 800183e:	4094      	lsls	r4, r2
 8001840:	e75d      	b.n	80016fe <__aeabi_dmul+0x3a2>
 8001842:	9b01      	ldr	r3, [sp, #4]
 8001844:	9302      	str	r3, [sp, #8]
 8001846:	e711      	b.n	800166c <__aeabi_dmul+0x310>
 8001848:	4b23      	ldr	r3, [pc, #140]	; (80018d8 <__aeabi_dmul+0x57c>)
 800184a:	0026      	movs	r6, r4
 800184c:	469c      	mov	ip, r3
 800184e:	0003      	movs	r3, r0
 8001850:	9d02      	ldr	r5, [sp, #8]
 8001852:	40cb      	lsrs	r3, r1
 8001854:	4465      	add	r5, ip
 8001856:	40ae      	lsls	r6, r5
 8001858:	431e      	orrs	r6, r3
 800185a:	0003      	movs	r3, r0
 800185c:	40ab      	lsls	r3, r5
 800185e:	1e58      	subs	r0, r3, #1
 8001860:	4183      	sbcs	r3, r0
 8001862:	0030      	movs	r0, r6
 8001864:	4318      	orrs	r0, r3
 8001866:	40cc      	lsrs	r4, r1
 8001868:	0743      	lsls	r3, r0, #29
 800186a:	d0c7      	beq.n	80017fc <__aeabi_dmul+0x4a0>
 800186c:	230f      	movs	r3, #15
 800186e:	4003      	ands	r3, r0
 8001870:	2b04      	cmp	r3, #4
 8001872:	d1bd      	bne.n	80017f0 <__aeabi_dmul+0x494>
 8001874:	e7c2      	b.n	80017fc <__aeabi_dmul+0x4a0>
 8001876:	0765      	lsls	r5, r4, #29
 8001878:	0264      	lsls	r4, r4, #9
 800187a:	0b24      	lsrs	r4, r4, #12
 800187c:	08c0      	lsrs	r0, r0, #3
 800187e:	2300      	movs	r3, #0
 8001880:	4305      	orrs	r5, r0
 8001882:	e5dd      	b.n	8001440 <__aeabi_dmul+0xe4>
 8001884:	2500      	movs	r5, #0
 8001886:	2302      	movs	r3, #2
 8001888:	2e0f      	cmp	r6, #15
 800188a:	d10c      	bne.n	80018a6 <__aeabi_dmul+0x54a>
 800188c:	2480      	movs	r4, #128	; 0x80
 800188e:	465b      	mov	r3, fp
 8001890:	0324      	lsls	r4, r4, #12
 8001892:	4223      	tst	r3, r4
 8001894:	d00e      	beq.n	80018b4 <__aeabi_dmul+0x558>
 8001896:	4221      	tst	r1, r4
 8001898:	d10c      	bne.n	80018b4 <__aeabi_dmul+0x558>
 800189a:	430c      	orrs	r4, r1
 800189c:	0324      	lsls	r4, r4, #12
 800189e:	003a      	movs	r2, r7
 80018a0:	4b0e      	ldr	r3, [pc, #56]	; (80018dc <__aeabi_dmul+0x580>)
 80018a2:	0b24      	lsrs	r4, r4, #12
 80018a4:	e5cc      	b.n	8001440 <__aeabi_dmul+0xe4>
 80018a6:	2e0b      	cmp	r6, #11
 80018a8:	d000      	beq.n	80018ac <__aeabi_dmul+0x550>
 80018aa:	e5a2      	b.n	80013f2 <__aeabi_dmul+0x96>
 80018ac:	468b      	mov	fp, r1
 80018ae:	46aa      	mov	sl, r5
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	e5f7      	b.n	80014a4 <__aeabi_dmul+0x148>
 80018b4:	2480      	movs	r4, #128	; 0x80
 80018b6:	465b      	mov	r3, fp
 80018b8:	0324      	lsls	r4, r4, #12
 80018ba:	431c      	orrs	r4, r3
 80018bc:	0324      	lsls	r4, r4, #12
 80018be:	4642      	mov	r2, r8
 80018c0:	4655      	mov	r5, sl
 80018c2:	4b06      	ldr	r3, [pc, #24]	; (80018dc <__aeabi_dmul+0x580>)
 80018c4:	0b24      	lsrs	r4, r4, #12
 80018c6:	e5bb      	b.n	8001440 <__aeabi_dmul+0xe4>
 80018c8:	464d      	mov	r5, r9
 80018ca:	0021      	movs	r1, r4
 80018cc:	2303      	movs	r3, #3
 80018ce:	e7db      	b.n	8001888 <__aeabi_dmul+0x52c>
 80018d0:	fffffc0d 	.word	0xfffffc0d
 80018d4:	0000043e 	.word	0x0000043e
 80018d8:	0000041e 	.word	0x0000041e
 80018dc:	000007ff 	.word	0x000007ff

080018e0 <__aeabi_dsub>:
 80018e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018e2:	4657      	mov	r7, sl
 80018e4:	464e      	mov	r6, r9
 80018e6:	4645      	mov	r5, r8
 80018e8:	46de      	mov	lr, fp
 80018ea:	b5e0      	push	{r5, r6, r7, lr}
 80018ec:	000d      	movs	r5, r1
 80018ee:	0004      	movs	r4, r0
 80018f0:	0019      	movs	r1, r3
 80018f2:	0010      	movs	r0, r2
 80018f4:	032b      	lsls	r3, r5, #12
 80018f6:	0a5b      	lsrs	r3, r3, #9
 80018f8:	0f62      	lsrs	r2, r4, #29
 80018fa:	431a      	orrs	r2, r3
 80018fc:	00e3      	lsls	r3, r4, #3
 80018fe:	030c      	lsls	r4, r1, #12
 8001900:	0a64      	lsrs	r4, r4, #9
 8001902:	0f47      	lsrs	r7, r0, #29
 8001904:	4327      	orrs	r7, r4
 8001906:	4cd0      	ldr	r4, [pc, #832]	; (8001c48 <__aeabi_dsub+0x368>)
 8001908:	006e      	lsls	r6, r5, #1
 800190a:	4691      	mov	r9, r2
 800190c:	b083      	sub	sp, #12
 800190e:	004a      	lsls	r2, r1, #1
 8001910:	00c0      	lsls	r0, r0, #3
 8001912:	4698      	mov	r8, r3
 8001914:	46a2      	mov	sl, r4
 8001916:	0d76      	lsrs	r6, r6, #21
 8001918:	0fed      	lsrs	r5, r5, #31
 800191a:	0d52      	lsrs	r2, r2, #21
 800191c:	0fc9      	lsrs	r1, r1, #31
 800191e:	9001      	str	r0, [sp, #4]
 8001920:	42a2      	cmp	r2, r4
 8001922:	d100      	bne.n	8001926 <__aeabi_dsub+0x46>
 8001924:	e0b9      	b.n	8001a9a <__aeabi_dsub+0x1ba>
 8001926:	2401      	movs	r4, #1
 8001928:	4061      	eors	r1, r4
 800192a:	468b      	mov	fp, r1
 800192c:	428d      	cmp	r5, r1
 800192e:	d100      	bne.n	8001932 <__aeabi_dsub+0x52>
 8001930:	e08d      	b.n	8001a4e <__aeabi_dsub+0x16e>
 8001932:	1ab4      	subs	r4, r6, r2
 8001934:	46a4      	mov	ip, r4
 8001936:	2c00      	cmp	r4, #0
 8001938:	dc00      	bgt.n	800193c <__aeabi_dsub+0x5c>
 800193a:	e0b7      	b.n	8001aac <__aeabi_dsub+0x1cc>
 800193c:	2a00      	cmp	r2, #0
 800193e:	d100      	bne.n	8001942 <__aeabi_dsub+0x62>
 8001940:	e0cb      	b.n	8001ada <__aeabi_dsub+0x1fa>
 8001942:	4ac1      	ldr	r2, [pc, #772]	; (8001c48 <__aeabi_dsub+0x368>)
 8001944:	4296      	cmp	r6, r2
 8001946:	d100      	bne.n	800194a <__aeabi_dsub+0x6a>
 8001948:	e186      	b.n	8001c58 <__aeabi_dsub+0x378>
 800194a:	2280      	movs	r2, #128	; 0x80
 800194c:	0412      	lsls	r2, r2, #16
 800194e:	4317      	orrs	r7, r2
 8001950:	4662      	mov	r2, ip
 8001952:	2a38      	cmp	r2, #56	; 0x38
 8001954:	dd00      	ble.n	8001958 <__aeabi_dsub+0x78>
 8001956:	e1a4      	b.n	8001ca2 <__aeabi_dsub+0x3c2>
 8001958:	2a1f      	cmp	r2, #31
 800195a:	dd00      	ble.n	800195e <__aeabi_dsub+0x7e>
 800195c:	e21d      	b.n	8001d9a <__aeabi_dsub+0x4ba>
 800195e:	4661      	mov	r1, ip
 8001960:	2220      	movs	r2, #32
 8001962:	003c      	movs	r4, r7
 8001964:	1a52      	subs	r2, r2, r1
 8001966:	0001      	movs	r1, r0
 8001968:	4090      	lsls	r0, r2
 800196a:	4094      	lsls	r4, r2
 800196c:	1e42      	subs	r2, r0, #1
 800196e:	4190      	sbcs	r0, r2
 8001970:	4662      	mov	r2, ip
 8001972:	46a0      	mov	r8, r4
 8001974:	4664      	mov	r4, ip
 8001976:	40d7      	lsrs	r7, r2
 8001978:	464a      	mov	r2, r9
 800197a:	40e1      	lsrs	r1, r4
 800197c:	4644      	mov	r4, r8
 800197e:	1bd2      	subs	r2, r2, r7
 8001980:	4691      	mov	r9, r2
 8001982:	430c      	orrs	r4, r1
 8001984:	4304      	orrs	r4, r0
 8001986:	1b1c      	subs	r4, r3, r4
 8001988:	42a3      	cmp	r3, r4
 800198a:	4192      	sbcs	r2, r2
 800198c:	464b      	mov	r3, r9
 800198e:	4252      	negs	r2, r2
 8001990:	1a9b      	subs	r3, r3, r2
 8001992:	469a      	mov	sl, r3
 8001994:	4653      	mov	r3, sl
 8001996:	021b      	lsls	r3, r3, #8
 8001998:	d400      	bmi.n	800199c <__aeabi_dsub+0xbc>
 800199a:	e12b      	b.n	8001bf4 <__aeabi_dsub+0x314>
 800199c:	4653      	mov	r3, sl
 800199e:	025a      	lsls	r2, r3, #9
 80019a0:	0a53      	lsrs	r3, r2, #9
 80019a2:	469a      	mov	sl, r3
 80019a4:	4653      	mov	r3, sl
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d100      	bne.n	80019ac <__aeabi_dsub+0xcc>
 80019aa:	e166      	b.n	8001c7a <__aeabi_dsub+0x39a>
 80019ac:	4650      	mov	r0, sl
 80019ae:	f000 fbc3 	bl	8002138 <__clzsi2>
 80019b2:	0003      	movs	r3, r0
 80019b4:	3b08      	subs	r3, #8
 80019b6:	2220      	movs	r2, #32
 80019b8:	0020      	movs	r0, r4
 80019ba:	1ad2      	subs	r2, r2, r3
 80019bc:	4651      	mov	r1, sl
 80019be:	40d0      	lsrs	r0, r2
 80019c0:	4099      	lsls	r1, r3
 80019c2:	0002      	movs	r2, r0
 80019c4:	409c      	lsls	r4, r3
 80019c6:	430a      	orrs	r2, r1
 80019c8:	429e      	cmp	r6, r3
 80019ca:	dd00      	ble.n	80019ce <__aeabi_dsub+0xee>
 80019cc:	e164      	b.n	8001c98 <__aeabi_dsub+0x3b8>
 80019ce:	1b9b      	subs	r3, r3, r6
 80019d0:	1c59      	adds	r1, r3, #1
 80019d2:	291f      	cmp	r1, #31
 80019d4:	dd00      	ble.n	80019d8 <__aeabi_dsub+0xf8>
 80019d6:	e0fe      	b.n	8001bd6 <__aeabi_dsub+0x2f6>
 80019d8:	2320      	movs	r3, #32
 80019da:	0010      	movs	r0, r2
 80019dc:	0026      	movs	r6, r4
 80019de:	1a5b      	subs	r3, r3, r1
 80019e0:	409c      	lsls	r4, r3
 80019e2:	4098      	lsls	r0, r3
 80019e4:	40ce      	lsrs	r6, r1
 80019e6:	40ca      	lsrs	r2, r1
 80019e8:	1e63      	subs	r3, r4, #1
 80019ea:	419c      	sbcs	r4, r3
 80019ec:	4330      	orrs	r0, r6
 80019ee:	4692      	mov	sl, r2
 80019f0:	2600      	movs	r6, #0
 80019f2:	4304      	orrs	r4, r0
 80019f4:	0763      	lsls	r3, r4, #29
 80019f6:	d009      	beq.n	8001a0c <__aeabi_dsub+0x12c>
 80019f8:	230f      	movs	r3, #15
 80019fa:	4023      	ands	r3, r4
 80019fc:	2b04      	cmp	r3, #4
 80019fe:	d005      	beq.n	8001a0c <__aeabi_dsub+0x12c>
 8001a00:	1d23      	adds	r3, r4, #4
 8001a02:	42a3      	cmp	r3, r4
 8001a04:	41a4      	sbcs	r4, r4
 8001a06:	4264      	negs	r4, r4
 8001a08:	44a2      	add	sl, r4
 8001a0a:	001c      	movs	r4, r3
 8001a0c:	4653      	mov	r3, sl
 8001a0e:	021b      	lsls	r3, r3, #8
 8001a10:	d400      	bmi.n	8001a14 <__aeabi_dsub+0x134>
 8001a12:	e0f2      	b.n	8001bfa <__aeabi_dsub+0x31a>
 8001a14:	4b8c      	ldr	r3, [pc, #560]	; (8001c48 <__aeabi_dsub+0x368>)
 8001a16:	3601      	adds	r6, #1
 8001a18:	429e      	cmp	r6, r3
 8001a1a:	d100      	bne.n	8001a1e <__aeabi_dsub+0x13e>
 8001a1c:	e10f      	b.n	8001c3e <__aeabi_dsub+0x35e>
 8001a1e:	4653      	mov	r3, sl
 8001a20:	498a      	ldr	r1, [pc, #552]	; (8001c4c <__aeabi_dsub+0x36c>)
 8001a22:	08e4      	lsrs	r4, r4, #3
 8001a24:	400b      	ands	r3, r1
 8001a26:	0019      	movs	r1, r3
 8001a28:	075b      	lsls	r3, r3, #29
 8001a2a:	4323      	orrs	r3, r4
 8001a2c:	0572      	lsls	r2, r6, #21
 8001a2e:	024c      	lsls	r4, r1, #9
 8001a30:	0b24      	lsrs	r4, r4, #12
 8001a32:	0d52      	lsrs	r2, r2, #21
 8001a34:	0512      	lsls	r2, r2, #20
 8001a36:	4322      	orrs	r2, r4
 8001a38:	07ed      	lsls	r5, r5, #31
 8001a3a:	432a      	orrs	r2, r5
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	0011      	movs	r1, r2
 8001a40:	b003      	add	sp, #12
 8001a42:	bcf0      	pop	{r4, r5, r6, r7}
 8001a44:	46bb      	mov	fp, r7
 8001a46:	46b2      	mov	sl, r6
 8001a48:	46a9      	mov	r9, r5
 8001a4a:	46a0      	mov	r8, r4
 8001a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a4e:	1ab4      	subs	r4, r6, r2
 8001a50:	46a4      	mov	ip, r4
 8001a52:	2c00      	cmp	r4, #0
 8001a54:	dd59      	ble.n	8001b0a <__aeabi_dsub+0x22a>
 8001a56:	2a00      	cmp	r2, #0
 8001a58:	d100      	bne.n	8001a5c <__aeabi_dsub+0x17c>
 8001a5a:	e0b0      	b.n	8001bbe <__aeabi_dsub+0x2de>
 8001a5c:	4556      	cmp	r6, sl
 8001a5e:	d100      	bne.n	8001a62 <__aeabi_dsub+0x182>
 8001a60:	e0fa      	b.n	8001c58 <__aeabi_dsub+0x378>
 8001a62:	2280      	movs	r2, #128	; 0x80
 8001a64:	0412      	lsls	r2, r2, #16
 8001a66:	4317      	orrs	r7, r2
 8001a68:	4662      	mov	r2, ip
 8001a6a:	2a38      	cmp	r2, #56	; 0x38
 8001a6c:	dd00      	ble.n	8001a70 <__aeabi_dsub+0x190>
 8001a6e:	e0d4      	b.n	8001c1a <__aeabi_dsub+0x33a>
 8001a70:	2a1f      	cmp	r2, #31
 8001a72:	dc00      	bgt.n	8001a76 <__aeabi_dsub+0x196>
 8001a74:	e1c0      	b.n	8001df8 <__aeabi_dsub+0x518>
 8001a76:	0039      	movs	r1, r7
 8001a78:	3a20      	subs	r2, #32
 8001a7a:	40d1      	lsrs	r1, r2
 8001a7c:	4662      	mov	r2, ip
 8001a7e:	2a20      	cmp	r2, #32
 8001a80:	d006      	beq.n	8001a90 <__aeabi_dsub+0x1b0>
 8001a82:	4664      	mov	r4, ip
 8001a84:	2240      	movs	r2, #64	; 0x40
 8001a86:	1b12      	subs	r2, r2, r4
 8001a88:	003c      	movs	r4, r7
 8001a8a:	4094      	lsls	r4, r2
 8001a8c:	4304      	orrs	r4, r0
 8001a8e:	9401      	str	r4, [sp, #4]
 8001a90:	9c01      	ldr	r4, [sp, #4]
 8001a92:	1e62      	subs	r2, r4, #1
 8001a94:	4194      	sbcs	r4, r2
 8001a96:	430c      	orrs	r4, r1
 8001a98:	e0c3      	b.n	8001c22 <__aeabi_dsub+0x342>
 8001a9a:	003c      	movs	r4, r7
 8001a9c:	4304      	orrs	r4, r0
 8001a9e:	d02b      	beq.n	8001af8 <__aeabi_dsub+0x218>
 8001aa0:	468b      	mov	fp, r1
 8001aa2:	428d      	cmp	r5, r1
 8001aa4:	d02e      	beq.n	8001b04 <__aeabi_dsub+0x224>
 8001aa6:	4c6a      	ldr	r4, [pc, #424]	; (8001c50 <__aeabi_dsub+0x370>)
 8001aa8:	46a4      	mov	ip, r4
 8001aaa:	44b4      	add	ip, r6
 8001aac:	4664      	mov	r4, ip
 8001aae:	2c00      	cmp	r4, #0
 8001ab0:	d05f      	beq.n	8001b72 <__aeabi_dsub+0x292>
 8001ab2:	1b94      	subs	r4, r2, r6
 8001ab4:	46a4      	mov	ip, r4
 8001ab6:	2e00      	cmp	r6, #0
 8001ab8:	d000      	beq.n	8001abc <__aeabi_dsub+0x1dc>
 8001aba:	e120      	b.n	8001cfe <__aeabi_dsub+0x41e>
 8001abc:	464c      	mov	r4, r9
 8001abe:	431c      	orrs	r4, r3
 8001ac0:	d100      	bne.n	8001ac4 <__aeabi_dsub+0x1e4>
 8001ac2:	e1c7      	b.n	8001e54 <__aeabi_dsub+0x574>
 8001ac4:	4661      	mov	r1, ip
 8001ac6:	1e4c      	subs	r4, r1, #1
 8001ac8:	2901      	cmp	r1, #1
 8001aca:	d100      	bne.n	8001ace <__aeabi_dsub+0x1ee>
 8001acc:	e223      	b.n	8001f16 <__aeabi_dsub+0x636>
 8001ace:	4d5e      	ldr	r5, [pc, #376]	; (8001c48 <__aeabi_dsub+0x368>)
 8001ad0:	45ac      	cmp	ip, r5
 8001ad2:	d100      	bne.n	8001ad6 <__aeabi_dsub+0x1f6>
 8001ad4:	e1d8      	b.n	8001e88 <__aeabi_dsub+0x5a8>
 8001ad6:	46a4      	mov	ip, r4
 8001ad8:	e11a      	b.n	8001d10 <__aeabi_dsub+0x430>
 8001ada:	003a      	movs	r2, r7
 8001adc:	4302      	orrs	r2, r0
 8001ade:	d100      	bne.n	8001ae2 <__aeabi_dsub+0x202>
 8001ae0:	e0e4      	b.n	8001cac <__aeabi_dsub+0x3cc>
 8001ae2:	0022      	movs	r2, r4
 8001ae4:	3a01      	subs	r2, #1
 8001ae6:	2c01      	cmp	r4, #1
 8001ae8:	d100      	bne.n	8001aec <__aeabi_dsub+0x20c>
 8001aea:	e1c3      	b.n	8001e74 <__aeabi_dsub+0x594>
 8001aec:	4956      	ldr	r1, [pc, #344]	; (8001c48 <__aeabi_dsub+0x368>)
 8001aee:	428c      	cmp	r4, r1
 8001af0:	d100      	bne.n	8001af4 <__aeabi_dsub+0x214>
 8001af2:	e0b1      	b.n	8001c58 <__aeabi_dsub+0x378>
 8001af4:	4694      	mov	ip, r2
 8001af6:	e72b      	b.n	8001950 <__aeabi_dsub+0x70>
 8001af8:	2401      	movs	r4, #1
 8001afa:	4061      	eors	r1, r4
 8001afc:	468b      	mov	fp, r1
 8001afe:	428d      	cmp	r5, r1
 8001b00:	d000      	beq.n	8001b04 <__aeabi_dsub+0x224>
 8001b02:	e716      	b.n	8001932 <__aeabi_dsub+0x52>
 8001b04:	4952      	ldr	r1, [pc, #328]	; (8001c50 <__aeabi_dsub+0x370>)
 8001b06:	468c      	mov	ip, r1
 8001b08:	44b4      	add	ip, r6
 8001b0a:	4664      	mov	r4, ip
 8001b0c:	2c00      	cmp	r4, #0
 8001b0e:	d100      	bne.n	8001b12 <__aeabi_dsub+0x232>
 8001b10:	e0d3      	b.n	8001cba <__aeabi_dsub+0x3da>
 8001b12:	1b91      	subs	r1, r2, r6
 8001b14:	468c      	mov	ip, r1
 8001b16:	2e00      	cmp	r6, #0
 8001b18:	d100      	bne.n	8001b1c <__aeabi_dsub+0x23c>
 8001b1a:	e15e      	b.n	8001dda <__aeabi_dsub+0x4fa>
 8001b1c:	494a      	ldr	r1, [pc, #296]	; (8001c48 <__aeabi_dsub+0x368>)
 8001b1e:	428a      	cmp	r2, r1
 8001b20:	d100      	bne.n	8001b24 <__aeabi_dsub+0x244>
 8001b22:	e1be      	b.n	8001ea2 <__aeabi_dsub+0x5c2>
 8001b24:	2180      	movs	r1, #128	; 0x80
 8001b26:	464c      	mov	r4, r9
 8001b28:	0409      	lsls	r1, r1, #16
 8001b2a:	430c      	orrs	r4, r1
 8001b2c:	46a1      	mov	r9, r4
 8001b2e:	4661      	mov	r1, ip
 8001b30:	2938      	cmp	r1, #56	; 0x38
 8001b32:	dd00      	ble.n	8001b36 <__aeabi_dsub+0x256>
 8001b34:	e1ba      	b.n	8001eac <__aeabi_dsub+0x5cc>
 8001b36:	291f      	cmp	r1, #31
 8001b38:	dd00      	ble.n	8001b3c <__aeabi_dsub+0x25c>
 8001b3a:	e227      	b.n	8001f8c <__aeabi_dsub+0x6ac>
 8001b3c:	2420      	movs	r4, #32
 8001b3e:	1a64      	subs	r4, r4, r1
 8001b40:	4649      	mov	r1, r9
 8001b42:	40a1      	lsls	r1, r4
 8001b44:	001e      	movs	r6, r3
 8001b46:	4688      	mov	r8, r1
 8001b48:	4661      	mov	r1, ip
 8001b4a:	40a3      	lsls	r3, r4
 8001b4c:	40ce      	lsrs	r6, r1
 8001b4e:	4641      	mov	r1, r8
 8001b50:	1e5c      	subs	r4, r3, #1
 8001b52:	41a3      	sbcs	r3, r4
 8001b54:	4331      	orrs	r1, r6
 8001b56:	4319      	orrs	r1, r3
 8001b58:	000c      	movs	r4, r1
 8001b5a:	4663      	mov	r3, ip
 8001b5c:	4649      	mov	r1, r9
 8001b5e:	40d9      	lsrs	r1, r3
 8001b60:	187f      	adds	r7, r7, r1
 8001b62:	1824      	adds	r4, r4, r0
 8001b64:	4284      	cmp	r4, r0
 8001b66:	419b      	sbcs	r3, r3
 8001b68:	425b      	negs	r3, r3
 8001b6a:	469a      	mov	sl, r3
 8001b6c:	0016      	movs	r6, r2
 8001b6e:	44ba      	add	sl, r7
 8001b70:	e05d      	b.n	8001c2e <__aeabi_dsub+0x34e>
 8001b72:	4c38      	ldr	r4, [pc, #224]	; (8001c54 <__aeabi_dsub+0x374>)
 8001b74:	1c72      	adds	r2, r6, #1
 8001b76:	4222      	tst	r2, r4
 8001b78:	d000      	beq.n	8001b7c <__aeabi_dsub+0x29c>
 8001b7a:	e0df      	b.n	8001d3c <__aeabi_dsub+0x45c>
 8001b7c:	464a      	mov	r2, r9
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	2e00      	cmp	r6, #0
 8001b82:	d000      	beq.n	8001b86 <__aeabi_dsub+0x2a6>
 8001b84:	e15c      	b.n	8001e40 <__aeabi_dsub+0x560>
 8001b86:	2a00      	cmp	r2, #0
 8001b88:	d100      	bne.n	8001b8c <__aeabi_dsub+0x2ac>
 8001b8a:	e1cf      	b.n	8001f2c <__aeabi_dsub+0x64c>
 8001b8c:	003a      	movs	r2, r7
 8001b8e:	4302      	orrs	r2, r0
 8001b90:	d100      	bne.n	8001b94 <__aeabi_dsub+0x2b4>
 8001b92:	e17f      	b.n	8001e94 <__aeabi_dsub+0x5b4>
 8001b94:	1a1c      	subs	r4, r3, r0
 8001b96:	464a      	mov	r2, r9
 8001b98:	42a3      	cmp	r3, r4
 8001b9a:	4189      	sbcs	r1, r1
 8001b9c:	1bd2      	subs	r2, r2, r7
 8001b9e:	4249      	negs	r1, r1
 8001ba0:	1a52      	subs	r2, r2, r1
 8001ba2:	4692      	mov	sl, r2
 8001ba4:	0212      	lsls	r2, r2, #8
 8001ba6:	d400      	bmi.n	8001baa <__aeabi_dsub+0x2ca>
 8001ba8:	e20a      	b.n	8001fc0 <__aeabi_dsub+0x6e0>
 8001baa:	1ac4      	subs	r4, r0, r3
 8001bac:	42a0      	cmp	r0, r4
 8001bae:	4180      	sbcs	r0, r0
 8001bb0:	464b      	mov	r3, r9
 8001bb2:	4240      	negs	r0, r0
 8001bb4:	1aff      	subs	r7, r7, r3
 8001bb6:	1a3b      	subs	r3, r7, r0
 8001bb8:	469a      	mov	sl, r3
 8001bba:	465d      	mov	r5, fp
 8001bbc:	e71a      	b.n	80019f4 <__aeabi_dsub+0x114>
 8001bbe:	003a      	movs	r2, r7
 8001bc0:	4302      	orrs	r2, r0
 8001bc2:	d073      	beq.n	8001cac <__aeabi_dsub+0x3cc>
 8001bc4:	0022      	movs	r2, r4
 8001bc6:	3a01      	subs	r2, #1
 8001bc8:	2c01      	cmp	r4, #1
 8001bca:	d100      	bne.n	8001bce <__aeabi_dsub+0x2ee>
 8001bcc:	e0cb      	b.n	8001d66 <__aeabi_dsub+0x486>
 8001bce:	4554      	cmp	r4, sl
 8001bd0:	d042      	beq.n	8001c58 <__aeabi_dsub+0x378>
 8001bd2:	4694      	mov	ip, r2
 8001bd4:	e748      	b.n	8001a68 <__aeabi_dsub+0x188>
 8001bd6:	0010      	movs	r0, r2
 8001bd8:	3b1f      	subs	r3, #31
 8001bda:	40d8      	lsrs	r0, r3
 8001bdc:	2920      	cmp	r1, #32
 8001bde:	d003      	beq.n	8001be8 <__aeabi_dsub+0x308>
 8001be0:	2340      	movs	r3, #64	; 0x40
 8001be2:	1a5b      	subs	r3, r3, r1
 8001be4:	409a      	lsls	r2, r3
 8001be6:	4314      	orrs	r4, r2
 8001be8:	1e63      	subs	r3, r4, #1
 8001bea:	419c      	sbcs	r4, r3
 8001bec:	2300      	movs	r3, #0
 8001bee:	2600      	movs	r6, #0
 8001bf0:	469a      	mov	sl, r3
 8001bf2:	4304      	orrs	r4, r0
 8001bf4:	0763      	lsls	r3, r4, #29
 8001bf6:	d000      	beq.n	8001bfa <__aeabi_dsub+0x31a>
 8001bf8:	e6fe      	b.n	80019f8 <__aeabi_dsub+0x118>
 8001bfa:	4652      	mov	r2, sl
 8001bfc:	08e3      	lsrs	r3, r4, #3
 8001bfe:	0752      	lsls	r2, r2, #29
 8001c00:	4313      	orrs	r3, r2
 8001c02:	4652      	mov	r2, sl
 8001c04:	46b4      	mov	ip, r6
 8001c06:	08d2      	lsrs	r2, r2, #3
 8001c08:	490f      	ldr	r1, [pc, #60]	; (8001c48 <__aeabi_dsub+0x368>)
 8001c0a:	458c      	cmp	ip, r1
 8001c0c:	d02a      	beq.n	8001c64 <__aeabi_dsub+0x384>
 8001c0e:	0312      	lsls	r2, r2, #12
 8001c10:	0b14      	lsrs	r4, r2, #12
 8001c12:	4662      	mov	r2, ip
 8001c14:	0552      	lsls	r2, r2, #21
 8001c16:	0d52      	lsrs	r2, r2, #21
 8001c18:	e70c      	b.n	8001a34 <__aeabi_dsub+0x154>
 8001c1a:	003c      	movs	r4, r7
 8001c1c:	4304      	orrs	r4, r0
 8001c1e:	1e62      	subs	r2, r4, #1
 8001c20:	4194      	sbcs	r4, r2
 8001c22:	18e4      	adds	r4, r4, r3
 8001c24:	429c      	cmp	r4, r3
 8001c26:	4192      	sbcs	r2, r2
 8001c28:	4252      	negs	r2, r2
 8001c2a:	444a      	add	r2, r9
 8001c2c:	4692      	mov	sl, r2
 8001c2e:	4653      	mov	r3, sl
 8001c30:	021b      	lsls	r3, r3, #8
 8001c32:	d5df      	bpl.n	8001bf4 <__aeabi_dsub+0x314>
 8001c34:	4b04      	ldr	r3, [pc, #16]	; (8001c48 <__aeabi_dsub+0x368>)
 8001c36:	3601      	adds	r6, #1
 8001c38:	429e      	cmp	r6, r3
 8001c3a:	d000      	beq.n	8001c3e <__aeabi_dsub+0x35e>
 8001c3c:	e0a0      	b.n	8001d80 <__aeabi_dsub+0x4a0>
 8001c3e:	0032      	movs	r2, r6
 8001c40:	2400      	movs	r4, #0
 8001c42:	2300      	movs	r3, #0
 8001c44:	e6f6      	b.n	8001a34 <__aeabi_dsub+0x154>
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	000007ff 	.word	0x000007ff
 8001c4c:	ff7fffff 	.word	0xff7fffff
 8001c50:	fffff801 	.word	0xfffff801
 8001c54:	000007fe 	.word	0x000007fe
 8001c58:	08db      	lsrs	r3, r3, #3
 8001c5a:	464a      	mov	r2, r9
 8001c5c:	0752      	lsls	r2, r2, #29
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	464a      	mov	r2, r9
 8001c62:	08d2      	lsrs	r2, r2, #3
 8001c64:	0019      	movs	r1, r3
 8001c66:	4311      	orrs	r1, r2
 8001c68:	d100      	bne.n	8001c6c <__aeabi_dsub+0x38c>
 8001c6a:	e1b5      	b.n	8001fd8 <__aeabi_dsub+0x6f8>
 8001c6c:	2480      	movs	r4, #128	; 0x80
 8001c6e:	0324      	lsls	r4, r4, #12
 8001c70:	4314      	orrs	r4, r2
 8001c72:	0324      	lsls	r4, r4, #12
 8001c74:	4ad5      	ldr	r2, [pc, #852]	; (8001fcc <__aeabi_dsub+0x6ec>)
 8001c76:	0b24      	lsrs	r4, r4, #12
 8001c78:	e6dc      	b.n	8001a34 <__aeabi_dsub+0x154>
 8001c7a:	0020      	movs	r0, r4
 8001c7c:	f000 fa5c 	bl	8002138 <__clzsi2>
 8001c80:	0003      	movs	r3, r0
 8001c82:	3318      	adds	r3, #24
 8001c84:	2b1f      	cmp	r3, #31
 8001c86:	dc00      	bgt.n	8001c8a <__aeabi_dsub+0x3aa>
 8001c88:	e695      	b.n	80019b6 <__aeabi_dsub+0xd6>
 8001c8a:	0022      	movs	r2, r4
 8001c8c:	3808      	subs	r0, #8
 8001c8e:	4082      	lsls	r2, r0
 8001c90:	2400      	movs	r4, #0
 8001c92:	429e      	cmp	r6, r3
 8001c94:	dc00      	bgt.n	8001c98 <__aeabi_dsub+0x3b8>
 8001c96:	e69a      	b.n	80019ce <__aeabi_dsub+0xee>
 8001c98:	1af6      	subs	r6, r6, r3
 8001c9a:	4bcd      	ldr	r3, [pc, #820]	; (8001fd0 <__aeabi_dsub+0x6f0>)
 8001c9c:	401a      	ands	r2, r3
 8001c9e:	4692      	mov	sl, r2
 8001ca0:	e6a8      	b.n	80019f4 <__aeabi_dsub+0x114>
 8001ca2:	003c      	movs	r4, r7
 8001ca4:	4304      	orrs	r4, r0
 8001ca6:	1e62      	subs	r2, r4, #1
 8001ca8:	4194      	sbcs	r4, r2
 8001caa:	e66c      	b.n	8001986 <__aeabi_dsub+0xa6>
 8001cac:	464a      	mov	r2, r9
 8001cae:	08db      	lsrs	r3, r3, #3
 8001cb0:	0752      	lsls	r2, r2, #29
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	464a      	mov	r2, r9
 8001cb6:	08d2      	lsrs	r2, r2, #3
 8001cb8:	e7a6      	b.n	8001c08 <__aeabi_dsub+0x328>
 8001cba:	4cc6      	ldr	r4, [pc, #792]	; (8001fd4 <__aeabi_dsub+0x6f4>)
 8001cbc:	1c72      	adds	r2, r6, #1
 8001cbe:	4222      	tst	r2, r4
 8001cc0:	d000      	beq.n	8001cc4 <__aeabi_dsub+0x3e4>
 8001cc2:	e0ac      	b.n	8001e1e <__aeabi_dsub+0x53e>
 8001cc4:	464a      	mov	r2, r9
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	2e00      	cmp	r6, #0
 8001cca:	d000      	beq.n	8001cce <__aeabi_dsub+0x3ee>
 8001ccc:	e105      	b.n	8001eda <__aeabi_dsub+0x5fa>
 8001cce:	2a00      	cmp	r2, #0
 8001cd0:	d100      	bne.n	8001cd4 <__aeabi_dsub+0x3f4>
 8001cd2:	e156      	b.n	8001f82 <__aeabi_dsub+0x6a2>
 8001cd4:	003a      	movs	r2, r7
 8001cd6:	4302      	orrs	r2, r0
 8001cd8:	d100      	bne.n	8001cdc <__aeabi_dsub+0x3fc>
 8001cda:	e0db      	b.n	8001e94 <__aeabi_dsub+0x5b4>
 8001cdc:	181c      	adds	r4, r3, r0
 8001cde:	429c      	cmp	r4, r3
 8001ce0:	419b      	sbcs	r3, r3
 8001ce2:	444f      	add	r7, r9
 8001ce4:	46ba      	mov	sl, r7
 8001ce6:	425b      	negs	r3, r3
 8001ce8:	449a      	add	sl, r3
 8001cea:	4653      	mov	r3, sl
 8001cec:	021b      	lsls	r3, r3, #8
 8001cee:	d400      	bmi.n	8001cf2 <__aeabi_dsub+0x412>
 8001cf0:	e780      	b.n	8001bf4 <__aeabi_dsub+0x314>
 8001cf2:	4652      	mov	r2, sl
 8001cf4:	4bb6      	ldr	r3, [pc, #728]	; (8001fd0 <__aeabi_dsub+0x6f0>)
 8001cf6:	2601      	movs	r6, #1
 8001cf8:	401a      	ands	r2, r3
 8001cfa:	4692      	mov	sl, r2
 8001cfc:	e77a      	b.n	8001bf4 <__aeabi_dsub+0x314>
 8001cfe:	4cb3      	ldr	r4, [pc, #716]	; (8001fcc <__aeabi_dsub+0x6ec>)
 8001d00:	42a2      	cmp	r2, r4
 8001d02:	d100      	bne.n	8001d06 <__aeabi_dsub+0x426>
 8001d04:	e0c0      	b.n	8001e88 <__aeabi_dsub+0x5a8>
 8001d06:	2480      	movs	r4, #128	; 0x80
 8001d08:	464d      	mov	r5, r9
 8001d0a:	0424      	lsls	r4, r4, #16
 8001d0c:	4325      	orrs	r5, r4
 8001d0e:	46a9      	mov	r9, r5
 8001d10:	4664      	mov	r4, ip
 8001d12:	2c38      	cmp	r4, #56	; 0x38
 8001d14:	dc53      	bgt.n	8001dbe <__aeabi_dsub+0x4de>
 8001d16:	4661      	mov	r1, ip
 8001d18:	2c1f      	cmp	r4, #31
 8001d1a:	dd00      	ble.n	8001d1e <__aeabi_dsub+0x43e>
 8001d1c:	e0cd      	b.n	8001eba <__aeabi_dsub+0x5da>
 8001d1e:	2520      	movs	r5, #32
 8001d20:	001e      	movs	r6, r3
 8001d22:	1b2d      	subs	r5, r5, r4
 8001d24:	464c      	mov	r4, r9
 8001d26:	40ab      	lsls	r3, r5
 8001d28:	40ac      	lsls	r4, r5
 8001d2a:	40ce      	lsrs	r6, r1
 8001d2c:	1e5d      	subs	r5, r3, #1
 8001d2e:	41ab      	sbcs	r3, r5
 8001d30:	4334      	orrs	r4, r6
 8001d32:	4323      	orrs	r3, r4
 8001d34:	464c      	mov	r4, r9
 8001d36:	40cc      	lsrs	r4, r1
 8001d38:	1b3f      	subs	r7, r7, r4
 8001d3a:	e045      	b.n	8001dc8 <__aeabi_dsub+0x4e8>
 8001d3c:	464a      	mov	r2, r9
 8001d3e:	1a1c      	subs	r4, r3, r0
 8001d40:	1bd1      	subs	r1, r2, r7
 8001d42:	42a3      	cmp	r3, r4
 8001d44:	4192      	sbcs	r2, r2
 8001d46:	4252      	negs	r2, r2
 8001d48:	4692      	mov	sl, r2
 8001d4a:	000a      	movs	r2, r1
 8001d4c:	4651      	mov	r1, sl
 8001d4e:	1a52      	subs	r2, r2, r1
 8001d50:	4692      	mov	sl, r2
 8001d52:	0212      	lsls	r2, r2, #8
 8001d54:	d500      	bpl.n	8001d58 <__aeabi_dsub+0x478>
 8001d56:	e083      	b.n	8001e60 <__aeabi_dsub+0x580>
 8001d58:	4653      	mov	r3, sl
 8001d5a:	4323      	orrs	r3, r4
 8001d5c:	d000      	beq.n	8001d60 <__aeabi_dsub+0x480>
 8001d5e:	e621      	b.n	80019a4 <__aeabi_dsub+0xc4>
 8001d60:	2200      	movs	r2, #0
 8001d62:	2500      	movs	r5, #0
 8001d64:	e753      	b.n	8001c0e <__aeabi_dsub+0x32e>
 8001d66:	181c      	adds	r4, r3, r0
 8001d68:	429c      	cmp	r4, r3
 8001d6a:	419b      	sbcs	r3, r3
 8001d6c:	444f      	add	r7, r9
 8001d6e:	46ba      	mov	sl, r7
 8001d70:	425b      	negs	r3, r3
 8001d72:	449a      	add	sl, r3
 8001d74:	4653      	mov	r3, sl
 8001d76:	2601      	movs	r6, #1
 8001d78:	021b      	lsls	r3, r3, #8
 8001d7a:	d400      	bmi.n	8001d7e <__aeabi_dsub+0x49e>
 8001d7c:	e73a      	b.n	8001bf4 <__aeabi_dsub+0x314>
 8001d7e:	2602      	movs	r6, #2
 8001d80:	4652      	mov	r2, sl
 8001d82:	4b93      	ldr	r3, [pc, #588]	; (8001fd0 <__aeabi_dsub+0x6f0>)
 8001d84:	2101      	movs	r1, #1
 8001d86:	401a      	ands	r2, r3
 8001d88:	0013      	movs	r3, r2
 8001d8a:	4021      	ands	r1, r4
 8001d8c:	0862      	lsrs	r2, r4, #1
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	07dc      	lsls	r4, r3, #31
 8001d92:	085b      	lsrs	r3, r3, #1
 8001d94:	469a      	mov	sl, r3
 8001d96:	4314      	orrs	r4, r2
 8001d98:	e62c      	b.n	80019f4 <__aeabi_dsub+0x114>
 8001d9a:	0039      	movs	r1, r7
 8001d9c:	3a20      	subs	r2, #32
 8001d9e:	40d1      	lsrs	r1, r2
 8001da0:	4662      	mov	r2, ip
 8001da2:	2a20      	cmp	r2, #32
 8001da4:	d006      	beq.n	8001db4 <__aeabi_dsub+0x4d4>
 8001da6:	4664      	mov	r4, ip
 8001da8:	2240      	movs	r2, #64	; 0x40
 8001daa:	1b12      	subs	r2, r2, r4
 8001dac:	003c      	movs	r4, r7
 8001dae:	4094      	lsls	r4, r2
 8001db0:	4304      	orrs	r4, r0
 8001db2:	9401      	str	r4, [sp, #4]
 8001db4:	9c01      	ldr	r4, [sp, #4]
 8001db6:	1e62      	subs	r2, r4, #1
 8001db8:	4194      	sbcs	r4, r2
 8001dba:	430c      	orrs	r4, r1
 8001dbc:	e5e3      	b.n	8001986 <__aeabi_dsub+0xa6>
 8001dbe:	4649      	mov	r1, r9
 8001dc0:	4319      	orrs	r1, r3
 8001dc2:	000b      	movs	r3, r1
 8001dc4:	1e5c      	subs	r4, r3, #1
 8001dc6:	41a3      	sbcs	r3, r4
 8001dc8:	1ac4      	subs	r4, r0, r3
 8001dca:	42a0      	cmp	r0, r4
 8001dcc:	419b      	sbcs	r3, r3
 8001dce:	425b      	negs	r3, r3
 8001dd0:	1afb      	subs	r3, r7, r3
 8001dd2:	469a      	mov	sl, r3
 8001dd4:	465d      	mov	r5, fp
 8001dd6:	0016      	movs	r6, r2
 8001dd8:	e5dc      	b.n	8001994 <__aeabi_dsub+0xb4>
 8001dda:	4649      	mov	r1, r9
 8001ddc:	4319      	orrs	r1, r3
 8001dde:	d100      	bne.n	8001de2 <__aeabi_dsub+0x502>
 8001de0:	e0ae      	b.n	8001f40 <__aeabi_dsub+0x660>
 8001de2:	4661      	mov	r1, ip
 8001de4:	4664      	mov	r4, ip
 8001de6:	3901      	subs	r1, #1
 8001de8:	2c01      	cmp	r4, #1
 8001dea:	d100      	bne.n	8001dee <__aeabi_dsub+0x50e>
 8001dec:	e0e0      	b.n	8001fb0 <__aeabi_dsub+0x6d0>
 8001dee:	4c77      	ldr	r4, [pc, #476]	; (8001fcc <__aeabi_dsub+0x6ec>)
 8001df0:	45a4      	cmp	ip, r4
 8001df2:	d056      	beq.n	8001ea2 <__aeabi_dsub+0x5c2>
 8001df4:	468c      	mov	ip, r1
 8001df6:	e69a      	b.n	8001b2e <__aeabi_dsub+0x24e>
 8001df8:	4661      	mov	r1, ip
 8001dfa:	2220      	movs	r2, #32
 8001dfc:	003c      	movs	r4, r7
 8001dfe:	1a52      	subs	r2, r2, r1
 8001e00:	4094      	lsls	r4, r2
 8001e02:	0001      	movs	r1, r0
 8001e04:	4090      	lsls	r0, r2
 8001e06:	46a0      	mov	r8, r4
 8001e08:	4664      	mov	r4, ip
 8001e0a:	1e42      	subs	r2, r0, #1
 8001e0c:	4190      	sbcs	r0, r2
 8001e0e:	4662      	mov	r2, ip
 8001e10:	40e1      	lsrs	r1, r4
 8001e12:	4644      	mov	r4, r8
 8001e14:	40d7      	lsrs	r7, r2
 8001e16:	430c      	orrs	r4, r1
 8001e18:	4304      	orrs	r4, r0
 8001e1a:	44b9      	add	r9, r7
 8001e1c:	e701      	b.n	8001c22 <__aeabi_dsub+0x342>
 8001e1e:	496b      	ldr	r1, [pc, #428]	; (8001fcc <__aeabi_dsub+0x6ec>)
 8001e20:	428a      	cmp	r2, r1
 8001e22:	d100      	bne.n	8001e26 <__aeabi_dsub+0x546>
 8001e24:	e70c      	b.n	8001c40 <__aeabi_dsub+0x360>
 8001e26:	1818      	adds	r0, r3, r0
 8001e28:	4298      	cmp	r0, r3
 8001e2a:	419b      	sbcs	r3, r3
 8001e2c:	444f      	add	r7, r9
 8001e2e:	425b      	negs	r3, r3
 8001e30:	18fb      	adds	r3, r7, r3
 8001e32:	07dc      	lsls	r4, r3, #31
 8001e34:	0840      	lsrs	r0, r0, #1
 8001e36:	085b      	lsrs	r3, r3, #1
 8001e38:	469a      	mov	sl, r3
 8001e3a:	0016      	movs	r6, r2
 8001e3c:	4304      	orrs	r4, r0
 8001e3e:	e6d9      	b.n	8001bf4 <__aeabi_dsub+0x314>
 8001e40:	2a00      	cmp	r2, #0
 8001e42:	d000      	beq.n	8001e46 <__aeabi_dsub+0x566>
 8001e44:	e081      	b.n	8001f4a <__aeabi_dsub+0x66a>
 8001e46:	003b      	movs	r3, r7
 8001e48:	4303      	orrs	r3, r0
 8001e4a:	d11d      	bne.n	8001e88 <__aeabi_dsub+0x5a8>
 8001e4c:	2280      	movs	r2, #128	; 0x80
 8001e4e:	2500      	movs	r5, #0
 8001e50:	0312      	lsls	r2, r2, #12
 8001e52:	e70b      	b.n	8001c6c <__aeabi_dsub+0x38c>
 8001e54:	08c0      	lsrs	r0, r0, #3
 8001e56:	077b      	lsls	r3, r7, #29
 8001e58:	465d      	mov	r5, fp
 8001e5a:	4303      	orrs	r3, r0
 8001e5c:	08fa      	lsrs	r2, r7, #3
 8001e5e:	e6d3      	b.n	8001c08 <__aeabi_dsub+0x328>
 8001e60:	1ac4      	subs	r4, r0, r3
 8001e62:	42a0      	cmp	r0, r4
 8001e64:	4180      	sbcs	r0, r0
 8001e66:	464b      	mov	r3, r9
 8001e68:	4240      	negs	r0, r0
 8001e6a:	1aff      	subs	r7, r7, r3
 8001e6c:	1a3b      	subs	r3, r7, r0
 8001e6e:	469a      	mov	sl, r3
 8001e70:	465d      	mov	r5, fp
 8001e72:	e597      	b.n	80019a4 <__aeabi_dsub+0xc4>
 8001e74:	1a1c      	subs	r4, r3, r0
 8001e76:	464a      	mov	r2, r9
 8001e78:	42a3      	cmp	r3, r4
 8001e7a:	419b      	sbcs	r3, r3
 8001e7c:	1bd7      	subs	r7, r2, r7
 8001e7e:	425b      	negs	r3, r3
 8001e80:	1afb      	subs	r3, r7, r3
 8001e82:	469a      	mov	sl, r3
 8001e84:	2601      	movs	r6, #1
 8001e86:	e585      	b.n	8001994 <__aeabi_dsub+0xb4>
 8001e88:	08c0      	lsrs	r0, r0, #3
 8001e8a:	077b      	lsls	r3, r7, #29
 8001e8c:	465d      	mov	r5, fp
 8001e8e:	4303      	orrs	r3, r0
 8001e90:	08fa      	lsrs	r2, r7, #3
 8001e92:	e6e7      	b.n	8001c64 <__aeabi_dsub+0x384>
 8001e94:	464a      	mov	r2, r9
 8001e96:	08db      	lsrs	r3, r3, #3
 8001e98:	0752      	lsls	r2, r2, #29
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	464a      	mov	r2, r9
 8001e9e:	08d2      	lsrs	r2, r2, #3
 8001ea0:	e6b5      	b.n	8001c0e <__aeabi_dsub+0x32e>
 8001ea2:	08c0      	lsrs	r0, r0, #3
 8001ea4:	077b      	lsls	r3, r7, #29
 8001ea6:	4303      	orrs	r3, r0
 8001ea8:	08fa      	lsrs	r2, r7, #3
 8001eaa:	e6db      	b.n	8001c64 <__aeabi_dsub+0x384>
 8001eac:	4649      	mov	r1, r9
 8001eae:	4319      	orrs	r1, r3
 8001eb0:	000b      	movs	r3, r1
 8001eb2:	1e59      	subs	r1, r3, #1
 8001eb4:	418b      	sbcs	r3, r1
 8001eb6:	001c      	movs	r4, r3
 8001eb8:	e653      	b.n	8001b62 <__aeabi_dsub+0x282>
 8001eba:	464d      	mov	r5, r9
 8001ebc:	3c20      	subs	r4, #32
 8001ebe:	40e5      	lsrs	r5, r4
 8001ec0:	2920      	cmp	r1, #32
 8001ec2:	d005      	beq.n	8001ed0 <__aeabi_dsub+0x5f0>
 8001ec4:	2440      	movs	r4, #64	; 0x40
 8001ec6:	1a64      	subs	r4, r4, r1
 8001ec8:	4649      	mov	r1, r9
 8001eca:	40a1      	lsls	r1, r4
 8001ecc:	430b      	orrs	r3, r1
 8001ece:	4698      	mov	r8, r3
 8001ed0:	4643      	mov	r3, r8
 8001ed2:	1e5c      	subs	r4, r3, #1
 8001ed4:	41a3      	sbcs	r3, r4
 8001ed6:	432b      	orrs	r3, r5
 8001ed8:	e776      	b.n	8001dc8 <__aeabi_dsub+0x4e8>
 8001eda:	2a00      	cmp	r2, #0
 8001edc:	d0e1      	beq.n	8001ea2 <__aeabi_dsub+0x5c2>
 8001ede:	003a      	movs	r2, r7
 8001ee0:	08db      	lsrs	r3, r3, #3
 8001ee2:	4302      	orrs	r2, r0
 8001ee4:	d100      	bne.n	8001ee8 <__aeabi_dsub+0x608>
 8001ee6:	e6b8      	b.n	8001c5a <__aeabi_dsub+0x37a>
 8001ee8:	464a      	mov	r2, r9
 8001eea:	0752      	lsls	r2, r2, #29
 8001eec:	2480      	movs	r4, #128	; 0x80
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	464a      	mov	r2, r9
 8001ef2:	0324      	lsls	r4, r4, #12
 8001ef4:	08d2      	lsrs	r2, r2, #3
 8001ef6:	4222      	tst	r2, r4
 8001ef8:	d007      	beq.n	8001f0a <__aeabi_dsub+0x62a>
 8001efa:	08fe      	lsrs	r6, r7, #3
 8001efc:	4226      	tst	r6, r4
 8001efe:	d104      	bne.n	8001f0a <__aeabi_dsub+0x62a>
 8001f00:	465d      	mov	r5, fp
 8001f02:	0032      	movs	r2, r6
 8001f04:	08c3      	lsrs	r3, r0, #3
 8001f06:	077f      	lsls	r7, r7, #29
 8001f08:	433b      	orrs	r3, r7
 8001f0a:	0f59      	lsrs	r1, r3, #29
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	0749      	lsls	r1, r1, #29
 8001f10:	08db      	lsrs	r3, r3, #3
 8001f12:	430b      	orrs	r3, r1
 8001f14:	e6a6      	b.n	8001c64 <__aeabi_dsub+0x384>
 8001f16:	1ac4      	subs	r4, r0, r3
 8001f18:	42a0      	cmp	r0, r4
 8001f1a:	4180      	sbcs	r0, r0
 8001f1c:	464b      	mov	r3, r9
 8001f1e:	4240      	negs	r0, r0
 8001f20:	1aff      	subs	r7, r7, r3
 8001f22:	1a3b      	subs	r3, r7, r0
 8001f24:	469a      	mov	sl, r3
 8001f26:	465d      	mov	r5, fp
 8001f28:	2601      	movs	r6, #1
 8001f2a:	e533      	b.n	8001994 <__aeabi_dsub+0xb4>
 8001f2c:	003b      	movs	r3, r7
 8001f2e:	4303      	orrs	r3, r0
 8001f30:	d100      	bne.n	8001f34 <__aeabi_dsub+0x654>
 8001f32:	e715      	b.n	8001d60 <__aeabi_dsub+0x480>
 8001f34:	08c0      	lsrs	r0, r0, #3
 8001f36:	077b      	lsls	r3, r7, #29
 8001f38:	465d      	mov	r5, fp
 8001f3a:	4303      	orrs	r3, r0
 8001f3c:	08fa      	lsrs	r2, r7, #3
 8001f3e:	e666      	b.n	8001c0e <__aeabi_dsub+0x32e>
 8001f40:	08c0      	lsrs	r0, r0, #3
 8001f42:	077b      	lsls	r3, r7, #29
 8001f44:	4303      	orrs	r3, r0
 8001f46:	08fa      	lsrs	r2, r7, #3
 8001f48:	e65e      	b.n	8001c08 <__aeabi_dsub+0x328>
 8001f4a:	003a      	movs	r2, r7
 8001f4c:	08db      	lsrs	r3, r3, #3
 8001f4e:	4302      	orrs	r2, r0
 8001f50:	d100      	bne.n	8001f54 <__aeabi_dsub+0x674>
 8001f52:	e682      	b.n	8001c5a <__aeabi_dsub+0x37a>
 8001f54:	464a      	mov	r2, r9
 8001f56:	0752      	lsls	r2, r2, #29
 8001f58:	2480      	movs	r4, #128	; 0x80
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	464a      	mov	r2, r9
 8001f5e:	0324      	lsls	r4, r4, #12
 8001f60:	08d2      	lsrs	r2, r2, #3
 8001f62:	4222      	tst	r2, r4
 8001f64:	d007      	beq.n	8001f76 <__aeabi_dsub+0x696>
 8001f66:	08fe      	lsrs	r6, r7, #3
 8001f68:	4226      	tst	r6, r4
 8001f6a:	d104      	bne.n	8001f76 <__aeabi_dsub+0x696>
 8001f6c:	465d      	mov	r5, fp
 8001f6e:	0032      	movs	r2, r6
 8001f70:	08c3      	lsrs	r3, r0, #3
 8001f72:	077f      	lsls	r7, r7, #29
 8001f74:	433b      	orrs	r3, r7
 8001f76:	0f59      	lsrs	r1, r3, #29
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	08db      	lsrs	r3, r3, #3
 8001f7c:	0749      	lsls	r1, r1, #29
 8001f7e:	430b      	orrs	r3, r1
 8001f80:	e670      	b.n	8001c64 <__aeabi_dsub+0x384>
 8001f82:	08c0      	lsrs	r0, r0, #3
 8001f84:	077b      	lsls	r3, r7, #29
 8001f86:	4303      	orrs	r3, r0
 8001f88:	08fa      	lsrs	r2, r7, #3
 8001f8a:	e640      	b.n	8001c0e <__aeabi_dsub+0x32e>
 8001f8c:	464c      	mov	r4, r9
 8001f8e:	3920      	subs	r1, #32
 8001f90:	40cc      	lsrs	r4, r1
 8001f92:	4661      	mov	r1, ip
 8001f94:	2920      	cmp	r1, #32
 8001f96:	d006      	beq.n	8001fa6 <__aeabi_dsub+0x6c6>
 8001f98:	4666      	mov	r6, ip
 8001f9a:	2140      	movs	r1, #64	; 0x40
 8001f9c:	1b89      	subs	r1, r1, r6
 8001f9e:	464e      	mov	r6, r9
 8001fa0:	408e      	lsls	r6, r1
 8001fa2:	4333      	orrs	r3, r6
 8001fa4:	4698      	mov	r8, r3
 8001fa6:	4643      	mov	r3, r8
 8001fa8:	1e59      	subs	r1, r3, #1
 8001faa:	418b      	sbcs	r3, r1
 8001fac:	431c      	orrs	r4, r3
 8001fae:	e5d8      	b.n	8001b62 <__aeabi_dsub+0x282>
 8001fb0:	181c      	adds	r4, r3, r0
 8001fb2:	4284      	cmp	r4, r0
 8001fb4:	4180      	sbcs	r0, r0
 8001fb6:	444f      	add	r7, r9
 8001fb8:	46ba      	mov	sl, r7
 8001fba:	4240      	negs	r0, r0
 8001fbc:	4482      	add	sl, r0
 8001fbe:	e6d9      	b.n	8001d74 <__aeabi_dsub+0x494>
 8001fc0:	4653      	mov	r3, sl
 8001fc2:	4323      	orrs	r3, r4
 8001fc4:	d100      	bne.n	8001fc8 <__aeabi_dsub+0x6e8>
 8001fc6:	e6cb      	b.n	8001d60 <__aeabi_dsub+0x480>
 8001fc8:	e614      	b.n	8001bf4 <__aeabi_dsub+0x314>
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	000007ff 	.word	0x000007ff
 8001fd0:	ff7fffff 	.word	0xff7fffff
 8001fd4:	000007fe 	.word	0x000007fe
 8001fd8:	2300      	movs	r3, #0
 8001fda:	4a01      	ldr	r2, [pc, #4]	; (8001fe0 <__aeabi_dsub+0x700>)
 8001fdc:	001c      	movs	r4, r3
 8001fde:	e529      	b.n	8001a34 <__aeabi_dsub+0x154>
 8001fe0:	000007ff 	.word	0x000007ff

08001fe4 <__aeabi_dcmpun>:
 8001fe4:	b570      	push	{r4, r5, r6, lr}
 8001fe6:	0005      	movs	r5, r0
 8001fe8:	480c      	ldr	r0, [pc, #48]	; (800201c <__aeabi_dcmpun+0x38>)
 8001fea:	031c      	lsls	r4, r3, #12
 8001fec:	0016      	movs	r6, r2
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	030a      	lsls	r2, r1, #12
 8001ff2:	0049      	lsls	r1, r1, #1
 8001ff4:	0b12      	lsrs	r2, r2, #12
 8001ff6:	0d49      	lsrs	r1, r1, #21
 8001ff8:	0b24      	lsrs	r4, r4, #12
 8001ffa:	0d5b      	lsrs	r3, r3, #21
 8001ffc:	4281      	cmp	r1, r0
 8001ffe:	d008      	beq.n	8002012 <__aeabi_dcmpun+0x2e>
 8002000:	4a06      	ldr	r2, [pc, #24]	; (800201c <__aeabi_dcmpun+0x38>)
 8002002:	2000      	movs	r0, #0
 8002004:	4293      	cmp	r3, r2
 8002006:	d103      	bne.n	8002010 <__aeabi_dcmpun+0x2c>
 8002008:	0020      	movs	r0, r4
 800200a:	4330      	orrs	r0, r6
 800200c:	1e43      	subs	r3, r0, #1
 800200e:	4198      	sbcs	r0, r3
 8002010:	bd70      	pop	{r4, r5, r6, pc}
 8002012:	2001      	movs	r0, #1
 8002014:	432a      	orrs	r2, r5
 8002016:	d1fb      	bne.n	8002010 <__aeabi_dcmpun+0x2c>
 8002018:	e7f2      	b.n	8002000 <__aeabi_dcmpun+0x1c>
 800201a:	46c0      	nop			; (mov r8, r8)
 800201c:	000007ff 	.word	0x000007ff

08002020 <__aeabi_d2iz>:
 8002020:	000a      	movs	r2, r1
 8002022:	b530      	push	{r4, r5, lr}
 8002024:	4c13      	ldr	r4, [pc, #76]	; (8002074 <__aeabi_d2iz+0x54>)
 8002026:	0053      	lsls	r3, r2, #1
 8002028:	0309      	lsls	r1, r1, #12
 800202a:	0005      	movs	r5, r0
 800202c:	0b09      	lsrs	r1, r1, #12
 800202e:	2000      	movs	r0, #0
 8002030:	0d5b      	lsrs	r3, r3, #21
 8002032:	0fd2      	lsrs	r2, r2, #31
 8002034:	42a3      	cmp	r3, r4
 8002036:	dd04      	ble.n	8002042 <__aeabi_d2iz+0x22>
 8002038:	480f      	ldr	r0, [pc, #60]	; (8002078 <__aeabi_d2iz+0x58>)
 800203a:	4283      	cmp	r3, r0
 800203c:	dd02      	ble.n	8002044 <__aeabi_d2iz+0x24>
 800203e:	4b0f      	ldr	r3, [pc, #60]	; (800207c <__aeabi_d2iz+0x5c>)
 8002040:	18d0      	adds	r0, r2, r3
 8002042:	bd30      	pop	{r4, r5, pc}
 8002044:	2080      	movs	r0, #128	; 0x80
 8002046:	0340      	lsls	r0, r0, #13
 8002048:	4301      	orrs	r1, r0
 800204a:	480d      	ldr	r0, [pc, #52]	; (8002080 <__aeabi_d2iz+0x60>)
 800204c:	1ac0      	subs	r0, r0, r3
 800204e:	281f      	cmp	r0, #31
 8002050:	dd08      	ble.n	8002064 <__aeabi_d2iz+0x44>
 8002052:	480c      	ldr	r0, [pc, #48]	; (8002084 <__aeabi_d2iz+0x64>)
 8002054:	1ac3      	subs	r3, r0, r3
 8002056:	40d9      	lsrs	r1, r3
 8002058:	000b      	movs	r3, r1
 800205a:	4258      	negs	r0, r3
 800205c:	2a00      	cmp	r2, #0
 800205e:	d1f0      	bne.n	8002042 <__aeabi_d2iz+0x22>
 8002060:	0018      	movs	r0, r3
 8002062:	e7ee      	b.n	8002042 <__aeabi_d2iz+0x22>
 8002064:	4c08      	ldr	r4, [pc, #32]	; (8002088 <__aeabi_d2iz+0x68>)
 8002066:	40c5      	lsrs	r5, r0
 8002068:	46a4      	mov	ip, r4
 800206a:	4463      	add	r3, ip
 800206c:	4099      	lsls	r1, r3
 800206e:	000b      	movs	r3, r1
 8002070:	432b      	orrs	r3, r5
 8002072:	e7f2      	b.n	800205a <__aeabi_d2iz+0x3a>
 8002074:	000003fe 	.word	0x000003fe
 8002078:	0000041d 	.word	0x0000041d
 800207c:	7fffffff 	.word	0x7fffffff
 8002080:	00000433 	.word	0x00000433
 8002084:	00000413 	.word	0x00000413
 8002088:	fffffbed 	.word	0xfffffbed

0800208c <__aeabi_i2d>:
 800208c:	b570      	push	{r4, r5, r6, lr}
 800208e:	2800      	cmp	r0, #0
 8002090:	d016      	beq.n	80020c0 <__aeabi_i2d+0x34>
 8002092:	17c3      	asrs	r3, r0, #31
 8002094:	18c5      	adds	r5, r0, r3
 8002096:	405d      	eors	r5, r3
 8002098:	0fc4      	lsrs	r4, r0, #31
 800209a:	0028      	movs	r0, r5
 800209c:	f000 f84c 	bl	8002138 <__clzsi2>
 80020a0:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <__aeabi_i2d+0x5c>)
 80020a2:	1a1b      	subs	r3, r3, r0
 80020a4:	280a      	cmp	r0, #10
 80020a6:	dc16      	bgt.n	80020d6 <__aeabi_i2d+0x4a>
 80020a8:	0002      	movs	r2, r0
 80020aa:	002e      	movs	r6, r5
 80020ac:	3215      	adds	r2, #21
 80020ae:	4096      	lsls	r6, r2
 80020b0:	220b      	movs	r2, #11
 80020b2:	1a12      	subs	r2, r2, r0
 80020b4:	40d5      	lsrs	r5, r2
 80020b6:	055b      	lsls	r3, r3, #21
 80020b8:	032d      	lsls	r5, r5, #12
 80020ba:	0b2d      	lsrs	r5, r5, #12
 80020bc:	0d5b      	lsrs	r3, r3, #21
 80020be:	e003      	b.n	80020c8 <__aeabi_i2d+0x3c>
 80020c0:	2400      	movs	r4, #0
 80020c2:	2300      	movs	r3, #0
 80020c4:	2500      	movs	r5, #0
 80020c6:	2600      	movs	r6, #0
 80020c8:	051b      	lsls	r3, r3, #20
 80020ca:	432b      	orrs	r3, r5
 80020cc:	07e4      	lsls	r4, r4, #31
 80020ce:	4323      	orrs	r3, r4
 80020d0:	0030      	movs	r0, r6
 80020d2:	0019      	movs	r1, r3
 80020d4:	bd70      	pop	{r4, r5, r6, pc}
 80020d6:	380b      	subs	r0, #11
 80020d8:	4085      	lsls	r5, r0
 80020da:	055b      	lsls	r3, r3, #21
 80020dc:	032d      	lsls	r5, r5, #12
 80020de:	2600      	movs	r6, #0
 80020e0:	0b2d      	lsrs	r5, r5, #12
 80020e2:	0d5b      	lsrs	r3, r3, #21
 80020e4:	e7f0      	b.n	80020c8 <__aeabi_i2d+0x3c>
 80020e6:	46c0      	nop			; (mov r8, r8)
 80020e8:	0000041e 	.word	0x0000041e

080020ec <__aeabi_ui2d>:
 80020ec:	b510      	push	{r4, lr}
 80020ee:	1e04      	subs	r4, r0, #0
 80020f0:	d010      	beq.n	8002114 <__aeabi_ui2d+0x28>
 80020f2:	f000 f821 	bl	8002138 <__clzsi2>
 80020f6:	4b0f      	ldr	r3, [pc, #60]	; (8002134 <__aeabi_ui2d+0x48>)
 80020f8:	1a1b      	subs	r3, r3, r0
 80020fa:	280a      	cmp	r0, #10
 80020fc:	dc11      	bgt.n	8002122 <__aeabi_ui2d+0x36>
 80020fe:	220b      	movs	r2, #11
 8002100:	0021      	movs	r1, r4
 8002102:	1a12      	subs	r2, r2, r0
 8002104:	40d1      	lsrs	r1, r2
 8002106:	3015      	adds	r0, #21
 8002108:	030a      	lsls	r2, r1, #12
 800210a:	055b      	lsls	r3, r3, #21
 800210c:	4084      	lsls	r4, r0
 800210e:	0b12      	lsrs	r2, r2, #12
 8002110:	0d5b      	lsrs	r3, r3, #21
 8002112:	e001      	b.n	8002118 <__aeabi_ui2d+0x2c>
 8002114:	2300      	movs	r3, #0
 8002116:	2200      	movs	r2, #0
 8002118:	051b      	lsls	r3, r3, #20
 800211a:	4313      	orrs	r3, r2
 800211c:	0020      	movs	r0, r4
 800211e:	0019      	movs	r1, r3
 8002120:	bd10      	pop	{r4, pc}
 8002122:	0022      	movs	r2, r4
 8002124:	380b      	subs	r0, #11
 8002126:	4082      	lsls	r2, r0
 8002128:	055b      	lsls	r3, r3, #21
 800212a:	0312      	lsls	r2, r2, #12
 800212c:	2400      	movs	r4, #0
 800212e:	0b12      	lsrs	r2, r2, #12
 8002130:	0d5b      	lsrs	r3, r3, #21
 8002132:	e7f1      	b.n	8002118 <__aeabi_ui2d+0x2c>
 8002134:	0000041e 	.word	0x0000041e

08002138 <__clzsi2>:
 8002138:	211c      	movs	r1, #28
 800213a:	2301      	movs	r3, #1
 800213c:	041b      	lsls	r3, r3, #16
 800213e:	4298      	cmp	r0, r3
 8002140:	d301      	bcc.n	8002146 <__clzsi2+0xe>
 8002142:	0c00      	lsrs	r0, r0, #16
 8002144:	3910      	subs	r1, #16
 8002146:	0a1b      	lsrs	r3, r3, #8
 8002148:	4298      	cmp	r0, r3
 800214a:	d301      	bcc.n	8002150 <__clzsi2+0x18>
 800214c:	0a00      	lsrs	r0, r0, #8
 800214e:	3908      	subs	r1, #8
 8002150:	091b      	lsrs	r3, r3, #4
 8002152:	4298      	cmp	r0, r3
 8002154:	d301      	bcc.n	800215a <__clzsi2+0x22>
 8002156:	0900      	lsrs	r0, r0, #4
 8002158:	3904      	subs	r1, #4
 800215a:	a202      	add	r2, pc, #8	; (adr r2, 8002164 <__clzsi2+0x2c>)
 800215c:	5c10      	ldrb	r0, [r2, r0]
 800215e:	1840      	adds	r0, r0, r1
 8002160:	4770      	bx	lr
 8002162:	46c0      	nop			; (mov r8, r8)
 8002164:	02020304 	.word	0x02020304
 8002168:	01010101 	.word	0x01010101
	...

08002174 <SPI1_Pins_Init>:
#include "stm32f030x8.h"


#if 1
void SPI1_Pins_Init()
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
	RCC->AHBENR|=RCC_AHBENR_GPIOAEN; //enable clock for GPIOA
 8002178:	4b1e      	ldr	r3, [pc, #120]	; (80021f4 <SPI1_Pins_Init+0x80>)
 800217a:	695a      	ldr	r2, [r3, #20]
 800217c:	4b1d      	ldr	r3, [pc, #116]	; (80021f4 <SPI1_Pins_Init+0x80>)
 800217e:	2180      	movs	r1, #128	; 0x80
 8002180:	0289      	lsls	r1, r1, #10
 8002182:	430a      	orrs	r2, r1
 8002184:	615a      	str	r2, [r3, #20]
	RCC->AHBENR|=RCC_AHBENR_GPIOBEN;
 8002186:	4b1b      	ldr	r3, [pc, #108]	; (80021f4 <SPI1_Pins_Init+0x80>)
 8002188:	695a      	ldr	r2, [r3, #20]
 800218a:	4b1a      	ldr	r3, [pc, #104]	; (80021f4 <SPI1_Pins_Init+0x80>)
 800218c:	2180      	movs	r1, #128	; 0x80
 800218e:	02c9      	lsls	r1, r1, #11
 8002190:	430a      	orrs	r2, r1
 8002192:	615a      	str	r2, [r3, #20]
	GPIOA->MODER|=GPIO_MODER_MODER5_1|GPIO_MODER_MODER6_1|GPIO_MODER_MODER7_1; //set PA5, PA6 and PA7 to alternate function mode
 8002194:	2390      	movs	r3, #144	; 0x90
 8002196:	05db      	lsls	r3, r3, #23
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	2390      	movs	r3, #144	; 0x90
 800219c:	05db      	lsls	r3, r3, #23
 800219e:	21a8      	movs	r1, #168	; 0xa8
 80021a0:	0209      	lsls	r1, r1, #8
 80021a2:	430a      	orrs	r2, r1
 80021a4:	601a      	str	r2, [r3, #0]
	GPIOB->MODER|=GPIO_MODER_MODER5_1;
 80021a6:	4b14      	ldr	r3, [pc, #80]	; (80021f8 <SPI1_Pins_Init+0x84>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	4b13      	ldr	r3, [pc, #76]	; (80021f8 <SPI1_Pins_Init+0x84>)
 80021ac:	2180      	movs	r1, #128	; 0x80
 80021ae:	0109      	lsls	r1, r1, #4
 80021b0:	430a      	orrs	r2, r1
 80021b2:	601a      	str	r2, [r3, #0]
	GPIOA->MODER &=~(GPIO_MODER_MODER5_0|GPIO_MODER_MODER6_0|GPIO_MODER_MODER7_0);
 80021b4:	2390      	movs	r3, #144	; 0x90
 80021b6:	05db      	lsls	r3, r3, #23
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	2390      	movs	r3, #144	; 0x90
 80021bc:	05db      	lsls	r3, r3, #23
 80021be:	490f      	ldr	r1, [pc, #60]	; (80021fc <SPI1_Pins_Init+0x88>)
 80021c0:	400a      	ands	r2, r1
 80021c2:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &=~(GPIO_MODER_MODER5_0);
 80021c4:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <SPI1_Pins_Init+0x84>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <SPI1_Pins_Init+0x84>)
 80021ca:	490d      	ldr	r1, [pc, #52]	; (8002200 <SPI1_Pins_Init+0x8c>)
 80021cc:	400a      	ands	r2, r1
 80021ce:	601a      	str	r2, [r3, #0]
	GPIOA->AFR[0]|=(0x05<<20)|(0x05<<24)|(0x05<<28);
 80021d0:	2390      	movs	r3, #144	; 0x90
 80021d2:	05db      	lsls	r3, r3, #23
 80021d4:	6a1a      	ldr	r2, [r3, #32]
 80021d6:	2390      	movs	r3, #144	; 0x90
 80021d8:	05db      	lsls	r3, r3, #23
 80021da:	490a      	ldr	r1, [pc, #40]	; (8002204 <SPI1_Pins_Init+0x90>)
 80021dc:	430a      	orrs	r2, r1
 80021de:	621a      	str	r2, [r3, #32]
	GPIOB->AFR[0]|=(0x05<<20);
 80021e0:	4b05      	ldr	r3, [pc, #20]	; (80021f8 <SPI1_Pins_Init+0x84>)
 80021e2:	6a1a      	ldr	r2, [r3, #32]
 80021e4:	4b04      	ldr	r3, [pc, #16]	; (80021f8 <SPI1_Pins_Init+0x84>)
 80021e6:	21a0      	movs	r1, #160	; 0xa0
 80021e8:	03c9      	lsls	r1, r1, #15
 80021ea:	430a      	orrs	r2, r1
 80021ec:	621a      	str	r2, [r3, #32]
}
 80021ee:	46c0      	nop			; (mov r8, r8)
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40021000 	.word	0x40021000
 80021f8:	48000400 	.word	0x48000400
 80021fc:	ffffabff 	.word	0xffffabff
 8002200:	fffffbff 	.word	0xfffffbff
 8002204:	55500000 	.word	0x55500000

08002208 <spi1_receive>:

void spi1_receive(uint8_t *data,uint32_t size)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
	while(size)
 8002212:	e012      	b.n	800223a <spi1_receive+0x32>
	{
		/*Send dummy data*/
		SPI1->DR =0;
 8002214:	4b0d      	ldr	r3, [pc, #52]	; (800224c <spi1_receive+0x44>)
 8002216:	2200      	movs	r2, #0
 8002218:	60da      	str	r2, [r3, #12]

		/*Wait for RXNE flag to be set*/
		while(!(SPI1->SR & (SPI_SR_RXNE))){}
 800221a:	46c0      	nop			; (mov r8, r8)
 800221c:	4b0b      	ldr	r3, [pc, #44]	; (800224c <spi1_receive+0x44>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	2201      	movs	r2, #1
 8002222:	4013      	ands	r3, r2
 8002224:	d0fa      	beq.n	800221c <spi1_receive+0x14>

		/*Read data from data register*/
		*data++ = (SPI1->DR);
 8002226:	4b09      	ldr	r3, [pc, #36]	; (800224c <spi1_receive+0x44>)
 8002228:	68d9      	ldr	r1, [r3, #12]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	1c5a      	adds	r2, r3, #1
 800222e:	607a      	str	r2, [r7, #4]
 8002230:	b2ca      	uxtb	r2, r1
 8002232:	701a      	strb	r2, [r3, #0]
		size--;
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	3b01      	subs	r3, #1
 8002238:	603b      	str	r3, [r7, #0]
	while(size)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1e9      	bne.n	8002214 <spi1_receive+0xc>
	}
}
 8002240:	46c0      	nop			; (mov r8, r8)
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	46bd      	mov	sp, r7
 8002246:	b002      	add	sp, #8
 8002248:	bd80      	pop	{r7, pc}
 800224a:	46c0      	nop			; (mov r8, r8)
 800224c:	40013000 	.word	0x40013000

08002250 <rc522_init>:
#endif


void rc522_init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
	 * STM32 ->RFID
	 * SPI  -> SPI
	 * PA8  ->RST
	 * PB0  ->CS
	 * */
  SPI1_Pins_Init();
 8002254:	f7ff ff8e 	bl	8002174 <SPI1_Pins_Init>
  SPI1_Init();
 8002258:	f000 fbc2 	bl	80029e0 <SPI1_Init>
  GPIOA->MODER|=GPIO_MODER_MODER8_0;
 800225c:	2390      	movs	r3, #144	; 0x90
 800225e:	05db      	lsls	r3, r3, #23
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	2390      	movs	r3, #144	; 0x90
 8002264:	05db      	lsls	r3, r3, #23
 8002266:	2180      	movs	r1, #128	; 0x80
 8002268:	0249      	lsls	r1, r1, #9
 800226a:	430a      	orrs	r2, r1
 800226c:	601a      	str	r2, [r3, #0]
  GPIOA->MODER&=~GPIO_MODER_MODER8_1;
 800226e:	2390      	movs	r3, #144	; 0x90
 8002270:	05db      	lsls	r3, r3, #23
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	2390      	movs	r3, #144	; 0x90
 8002276:	05db      	lsls	r3, r3, #23
 8002278:	491f      	ldr	r1, [pc, #124]	; (80022f8 <rc522_init+0xa8>)
 800227a:	400a      	ands	r2, r1
 800227c:	601a      	str	r2, [r3, #0]

  RCC->AHBENR|=RCC_AHBENR_GPIOBEN;
 800227e:	4b1f      	ldr	r3, [pc, #124]	; (80022fc <rc522_init+0xac>)
 8002280:	695a      	ldr	r2, [r3, #20]
 8002282:	4b1e      	ldr	r3, [pc, #120]	; (80022fc <rc522_init+0xac>)
 8002284:	2180      	movs	r1, #128	; 0x80
 8002286:	02c9      	lsls	r1, r1, #11
 8002288:	430a      	orrs	r2, r1
 800228a:	615a      	str	r2, [r3, #20]

  GPIOB->MODER|=GPIO_MODER_MODER0_0;
 800228c:	4b1c      	ldr	r3, [pc, #112]	; (8002300 <rc522_init+0xb0>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <rc522_init+0xb0>)
 8002292:	2101      	movs	r1, #1
 8002294:	430a      	orrs	r2, r1
 8002296:	601a      	str	r2, [r3, #0]
  GPIOB->MODER&=~GPIO_MODER_MODER0_1;
 8002298:	4b19      	ldr	r3, [pc, #100]	; (8002300 <rc522_init+0xb0>)
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	4b18      	ldr	r3, [pc, #96]	; (8002300 <rc522_init+0xb0>)
 800229e:	2102      	movs	r1, #2
 80022a0:	438a      	bics	r2, r1
 80022a2:	601a      	str	r2, [r3, #0]
  GPIOA->BSRR=GPIO_BSRR_BR_8;
 80022a4:	2390      	movs	r3, #144	; 0x90
 80022a6:	05db      	lsls	r3, r3, #23
 80022a8:	2280      	movs	r2, #128	; 0x80
 80022aa:	0452      	lsls	r2, r2, #17
 80022ac:	619a      	str	r2, [r3, #24]
//  for(volatile int i=0;i<100000;i++);

  GPIOA->BSRR=GPIO_BSRR_BS_8;
 80022ae:	2390      	movs	r3, #144	; 0x90
 80022b0:	05db      	lsls	r3, r3, #23
 80022b2:	2280      	movs	r2, #128	; 0x80
 80022b4:	0052      	lsls	r2, r2, #1
 80022b6:	619a      	str	r2, [r3, #24]
//  for(volatile int i=0;i<100000;i++);
  rc522_reset();
 80022b8:	f000 f90a 	bl	80024d0 <rc522_reset>

  rc522_regWrite8(MFRC522_REG_T_MODE, 0x80);
 80022bc:	2180      	movs	r1, #128	; 0x80
 80022be:	202a      	movs	r0, #42	; 0x2a
 80022c0:	f000 f84f 	bl	8002362 <rc522_regWrite8>
  rc522_regWrite8(MFRC522_REG_T_PRESCALER, 0xA9);
 80022c4:	21a9      	movs	r1, #169	; 0xa9
 80022c6:	202b      	movs	r0, #43	; 0x2b
 80022c8:	f000 f84b 	bl	8002362 <rc522_regWrite8>
  rc522_regWrite8(MFRC522_REG_T_RELOAD_L, 0xE8);
 80022cc:	21e8      	movs	r1, #232	; 0xe8
 80022ce:	202d      	movs	r0, #45	; 0x2d
 80022d0:	f000 f847 	bl	8002362 <rc522_regWrite8>
  rc522_regWrite8(MFRC522_REG_T_RELOAD_H, 0x03);
 80022d4:	2103      	movs	r1, #3
 80022d6:	202c      	movs	r0, #44	; 0x2c
 80022d8:	f000 f843 	bl	8002362 <rc522_regWrite8>


  rc522_regWrite8(MFRC522_REG_TX_AUTO, 0x40);
 80022dc:	2140      	movs	r1, #64	; 0x40
 80022de:	2015      	movs	r0, #21
 80022e0:	f000 f83f 	bl	8002362 <rc522_regWrite8>
  rc522_regWrite8(MFRC522_REG_MODE, 0x3D);
 80022e4:	213d      	movs	r1, #61	; 0x3d
 80022e6:	2011      	movs	r0, #17
 80022e8:	f000 f83b 	bl	8002362 <rc522_regWrite8>

  rc522_antennaON();   //Open the antenna
 80022ec:	f000 f8f9 	bl	80024e2 <rc522_antennaON>
}
 80022f0:	46c0      	nop			; (mov r8, r8)
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	46c0      	nop			; (mov r8, r8)
 80022f8:	fffdffff 	.word	0xfffdffff
 80022fc:	40021000 	.word	0x40021000
 8002300:	48000400 	.word	0x48000400

08002304 <rc522_regRead8>:

uint8_t rc522_regRead8(uint8_t reg)
{
 8002304:	b590      	push	{r4, r7, lr}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	0002      	movs	r2, r0
 800230c:	1dfb      	adds	r3, r7, #7
 800230e:	701a      	strb	r2, [r3, #0]
  spi_cs_rfid_write(0);
 8002310:	2000      	movs	r0, #0
 8002312:	f000 f87f 	bl	8002414 <spi_cs_rfid_write>
  reg = ((reg << 1) & 0x7E) | 0x80;
 8002316:	1dfb      	adds	r3, r7, #7
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	b25b      	sxtb	r3, r3
 800231e:	227e      	movs	r2, #126	; 0x7e
 8002320:	4013      	ands	r3, r2
 8002322:	b25b      	sxtb	r3, r3
 8002324:	2280      	movs	r2, #128	; 0x80
 8002326:	4252      	negs	r2, r2
 8002328:	4313      	orrs	r3, r2
 800232a:	b25b      	sxtb	r3, r3
 800232c:	b2da      	uxtb	r2, r3
 800232e:	1dfb      	adds	r3, r7, #7
 8002330:	701a      	strb	r2, [r3, #0]
  spi1_transmit(&reg, 1);
 8002332:	1dfb      	adds	r3, r7, #7
 8002334:	2101      	movs	r1, #1
 8002336:	0018      	movs	r0, r3
 8002338:	f000 f83a 	bl	80023b0 <spi1_transmit>
  uint8_t dataRd=0;
 800233c:	210f      	movs	r1, #15
 800233e:	187b      	adds	r3, r7, r1
 8002340:	2200      	movs	r2, #0
 8002342:	701a      	strb	r2, [r3, #0]
  spi1_receive(&dataRd, 1);
 8002344:	000c      	movs	r4, r1
 8002346:	187b      	adds	r3, r7, r1
 8002348:	2101      	movs	r1, #1
 800234a:	0018      	movs	r0, r3
 800234c:	f7ff ff5c 	bl	8002208 <spi1_receive>
  spi_cs_rfid_write(1);
 8002350:	2001      	movs	r0, #1
 8002352:	f000 f85f 	bl	8002414 <spi_cs_rfid_write>
  return dataRd;
 8002356:	193b      	adds	r3, r7, r4
 8002358:	781b      	ldrb	r3, [r3, #0]
}
 800235a:	0018      	movs	r0, r3
 800235c:	46bd      	mov	sp, r7
 800235e:	b005      	add	sp, #20
 8002360:	bd90      	pop	{r4, r7, pc}

08002362 <rc522_regWrite8>:

/**
 * @brief write register
 */
void rc522_regWrite8(uint8_t reg, uint8_t data8)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b084      	sub	sp, #16
 8002366:	af00      	add	r7, sp, #0
 8002368:	0002      	movs	r2, r0
 800236a:	1dfb      	adds	r3, r7, #7
 800236c:	701a      	strb	r2, [r3, #0]
 800236e:	1dbb      	adds	r3, r7, #6
 8002370:	1c0a      	adds	r2, r1, #0
 8002372:	701a      	strb	r2, [r3, #0]
  spi_cs_rfid_write(0);
 8002374:	2000      	movs	r0, #0
 8002376:	f000 f84d 	bl	8002414 <spi_cs_rfid_write>
  uint8_t txData[2] = {0x7E&(reg << 1), data8};
 800237a:	1dfb      	adds	r3, r7, #7
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	b2db      	uxtb	r3, r3
 8002382:	227e      	movs	r2, #126	; 0x7e
 8002384:	4013      	ands	r3, r2
 8002386:	b2da      	uxtb	r2, r3
 8002388:	210c      	movs	r1, #12
 800238a:	187b      	adds	r3, r7, r1
 800238c:	701a      	strb	r2, [r3, #0]
 800238e:	187b      	adds	r3, r7, r1
 8002390:	1dba      	adds	r2, r7, #6
 8002392:	7812      	ldrb	r2, [r2, #0]
 8002394:	705a      	strb	r2, [r3, #1]
  spi1_transmit(txData, 2);
 8002396:	187b      	adds	r3, r7, r1
 8002398:	2102      	movs	r1, #2
 800239a:	0018      	movs	r0, r3
 800239c:	f000 f808 	bl	80023b0 <spi1_transmit>
  spi_cs_rfid_write(1);
 80023a0:	2001      	movs	r0, #1
 80023a2:	f000 f837 	bl	8002414 <spi_cs_rfid_write>
}
 80023a6:	46c0      	nop			; (mov r8, r8)
 80023a8:	46bd      	mov	sp, r7
 80023aa:	b004      	add	sp, #16
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <spi1_transmit>:


void spi1_transmit(uint8_t *data,uint32_t size)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
	uint32_t i=0;
 80023ba:	2300      	movs	r3, #0
 80023bc:	60fb      	str	r3, [r7, #12]

	while(i<size)
 80023be:	e00e      	b.n	80023de <spi1_transmit+0x2e>
	{
		/*Wait until TXE is set*/
		while(!(SPI1->SR & (SPI_SR_TXE))){}
 80023c0:	46c0      	nop			; (mov r8, r8)
 80023c2:	4b13      	ldr	r3, [pc, #76]	; (8002410 <spi1_transmit+0x60>)
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	2202      	movs	r2, #2
 80023c8:	4013      	ands	r3, r2
 80023ca:	d0fa      	beq.n	80023c2 <spi1_transmit+0x12>

		/*Write the data to the data register*/
		SPI1->DR = data[i];
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	18d3      	adds	r3, r2, r3
 80023d2:	781a      	ldrb	r2, [r3, #0]
 80023d4:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <spi1_transmit+0x60>)
 80023d6:	60da      	str	r2, [r3, #12]
		i++;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	3301      	adds	r3, #1
 80023dc:	60fb      	str	r3, [r7, #12]
	while(i<size)
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d3ec      	bcc.n	80023c0 <spi1_transmit+0x10>
	}
	/*Wait until TXE is set*/
	while(!(SPI1->SR & (SPI_SR_TXE))){}
 80023e6:	46c0      	nop			; (mov r8, r8)
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <spi1_transmit+0x60>)
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	2202      	movs	r2, #2
 80023ee:	4013      	ands	r3, r2
 80023f0:	d0fa      	beq.n	80023e8 <spi1_transmit+0x38>

	/*Wait for BUSY flag to reset*/
	while((SPI1->SR & (SPI_SR_BSY))){}
 80023f2:	46c0      	nop			; (mov r8, r8)
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <spi1_transmit+0x60>)
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	2280      	movs	r2, #128	; 0x80
 80023fa:	4013      	ands	r3, r2
 80023fc:	d1fa      	bne.n	80023f4 <spi1_transmit+0x44>

	/*Clear OVR flag*/
	(void)SPI1->DR;
 80023fe:	4b04      	ldr	r3, [pc, #16]	; (8002410 <spi1_transmit+0x60>)
 8002400:	68db      	ldr	r3, [r3, #12]
	(void)SPI1->SR;
 8002402:	4b03      	ldr	r3, [pc, #12]	; (8002410 <spi1_transmit+0x60>)
 8002404:	689b      	ldr	r3, [r3, #8]
}
 8002406:	46c0      	nop			; (mov r8, r8)
 8002408:	46bd      	mov	sp, r7
 800240a:	b004      	add	sp, #16
 800240c:	bd80      	pop	{r7, pc}
 800240e:	46c0      	nop			; (mov r8, r8)
 8002410:	40013000 	.word	0x40013000

08002414 <spi_cs_rfid_write>:
bool rc522_request(uint8_t reqMode, uint8_t *tagType);

bool rc522_antiColl(uint8_t* serNum);

void spi_cs_rfid_write(bool state)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	0002      	movs	r2, r0
 800241c:	1dfb      	adds	r3, r7, #7
 800241e:	701a      	strb	r2, [r3, #0]
	if(state)
 8002420:	1dfb      	adds	r3, r7, #7
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d006      	beq.n	8002436 <spi_cs_rfid_write+0x22>
	  {
	    GPIOB->ODR |= (1UL << 0);
 8002428:	4b08      	ldr	r3, [pc, #32]	; (800244c <spi_cs_rfid_write+0x38>)
 800242a:	695a      	ldr	r2, [r3, #20]
 800242c:	4b07      	ldr	r3, [pc, #28]	; (800244c <spi_cs_rfid_write+0x38>)
 800242e:	2101      	movs	r1, #1
 8002430:	430a      	orrs	r2, r1
 8002432:	615a      	str	r2, [r3, #20]
	  }
	  else
	  {
	    GPIOB->ODR &= ~(1UL << 0);
	  }
}
 8002434:	e005      	b.n	8002442 <spi_cs_rfid_write+0x2e>
	    GPIOB->ODR &= ~(1UL << 0);
 8002436:	4b05      	ldr	r3, [pc, #20]	; (800244c <spi_cs_rfid_write+0x38>)
 8002438:	695a      	ldr	r2, [r3, #20]
 800243a:	4b04      	ldr	r3, [pc, #16]	; (800244c <spi_cs_rfid_write+0x38>)
 800243c:	2101      	movs	r1, #1
 800243e:	438a      	bics	r2, r1
 8002440:	615a      	str	r2, [r3, #20]
}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	46bd      	mov	sp, r7
 8002446:	b002      	add	sp, #8
 8002448:	bd80      	pop	{r7, pc}
 800244a:	46c0      	nop			; (mov r8, r8)
 800244c:	48000400 	.word	0x48000400

08002450 <rc522_setBit>:

/**
 * @brief set bit
 */
void rc522_setBit(uint8_t reg, uint8_t mask)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	0002      	movs	r2, r0
 8002458:	1dfb      	adds	r3, r7, #7
 800245a:	701a      	strb	r2, [r3, #0]
 800245c:	1dbb      	adds	r3, r7, #6
 800245e:	1c0a      	adds	r2, r1, #0
 8002460:	701a      	strb	r2, [r3, #0]
  rc522_regWrite8(reg, rc522_regRead8(reg)|mask);
 8002462:	1dfb      	adds	r3, r7, #7
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	0018      	movs	r0, r3
 8002468:	f7ff ff4c 	bl	8002304 <rc522_regRead8>
 800246c:	0003      	movs	r3, r0
 800246e:	001a      	movs	r2, r3
 8002470:	1dbb      	adds	r3, r7, #6
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	4313      	orrs	r3, r2
 8002476:	b2da      	uxtb	r2, r3
 8002478:	1dfb      	adds	r3, r7, #7
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	0011      	movs	r1, r2
 800247e:	0018      	movs	r0, r3
 8002480:	f7ff ff6f 	bl	8002362 <rc522_regWrite8>
}
 8002484:	46c0      	nop			; (mov r8, r8)
 8002486:	46bd      	mov	sp, r7
 8002488:	b002      	add	sp, #8
 800248a:	bd80      	pop	{r7, pc}

0800248c <rc522_clearBit>:

/**
 * @brief clear bit
 */
void rc522_clearBit(uint8_t reg, uint8_t mask)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	0002      	movs	r2, r0
 8002494:	1dfb      	adds	r3, r7, #7
 8002496:	701a      	strb	r2, [r3, #0]
 8002498:	1dbb      	adds	r3, r7, #6
 800249a:	1c0a      	adds	r2, r1, #0
 800249c:	701a      	strb	r2, [r3, #0]
  rc522_regWrite8(reg, rc522_regRead8(reg)&(~mask));
 800249e:	1dfb      	adds	r3, r7, #7
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	0018      	movs	r0, r3
 80024a4:	f7ff ff2e 	bl	8002304 <rc522_regRead8>
 80024a8:	0003      	movs	r3, r0
 80024aa:	b25b      	sxtb	r3, r3
 80024ac:	1dba      	adds	r2, r7, #6
 80024ae:	7812      	ldrb	r2, [r2, #0]
 80024b0:	b252      	sxtb	r2, r2
 80024b2:	43d2      	mvns	r2, r2
 80024b4:	b252      	sxtb	r2, r2
 80024b6:	4013      	ands	r3, r2
 80024b8:	b25b      	sxtb	r3, r3
 80024ba:	b2da      	uxtb	r2, r3
 80024bc:	1dfb      	adds	r3, r7, #7
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	0011      	movs	r1, r2
 80024c2:	0018      	movs	r0, r3
 80024c4:	f7ff ff4d 	bl	8002362 <rc522_regWrite8>
}
 80024c8:	46c0      	nop			; (mov r8, r8)
 80024ca:	46bd      	mov	sp, r7
 80024cc:	b002      	add	sp, #8
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <rc522_reset>:

/**
 * @brief reset function
 */
void rc522_reset(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  rc522_regWrite8(0x01, 0x0F);
 80024d4:	210f      	movs	r1, #15
 80024d6:	2001      	movs	r0, #1
 80024d8:	f7ff ff43 	bl	8002362 <rc522_regWrite8>
}
 80024dc:	46c0      	nop			; (mov r8, r8)
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <rc522_antennaON>:

/**
 * @brief Antenna ON
 */
void rc522_antennaON(void)
{
 80024e2:	b590      	push	{r4, r7, lr}
 80024e4:	b083      	sub	sp, #12
 80024e6:	af00      	add	r7, sp, #0
  uint8_t temp;

  temp = rc522_regRead8(MFRC522_REG_TX_CONTROL);
 80024e8:	1dfc      	adds	r4, r7, #7
 80024ea:	2014      	movs	r0, #20
 80024ec:	f7ff ff0a 	bl	8002304 <rc522_regRead8>
 80024f0:	0003      	movs	r3, r0
 80024f2:	7023      	strb	r3, [r4, #0]
  if (!(temp & 0x03)) {
 80024f4:	1dfb      	adds	r3, r7, #7
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	2203      	movs	r2, #3
 80024fa:	4013      	ands	r3, r2
 80024fc:	d103      	bne.n	8002506 <rc522_antennaON+0x24>
    rc522_setBit(MFRC522_REG_TX_CONTROL, 0x03);
 80024fe:	2103      	movs	r1, #3
 8002500:	2014      	movs	r0, #20
 8002502:	f7ff ffa5 	bl	8002450 <rc522_setBit>
  }
}
 8002506:	46c0      	nop			; (mov r8, r8)
 8002508:	46bd      	mov	sp, r7
 800250a:	b003      	add	sp, #12
 800250c:	bd90      	pop	{r4, r7, pc}

0800250e <rc522_checkCard>:

/**
 * @brief Check card
 */
bool rc522_checkCard(uint8_t *id)
{
 800250e:	b5b0      	push	{r4, r5, r7, lr}
 8002510:	b084      	sub	sp, #16
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
  bool status=false;
 8002516:	250f      	movs	r5, #15
 8002518:	197b      	adds	r3, r7, r5
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]
  //Find cards, return card type
    status = rc522_request(PICC_REQIDL, id);
 800251e:	197c      	adds	r4, r7, r5
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	0019      	movs	r1, r3
 8002524:	2026      	movs	r0, #38	; 0x26
 8002526:	f000 f816 	bl	8002556 <rc522_request>
 800252a:	0003      	movs	r3, r0
 800252c:	7023      	strb	r3, [r4, #0]
    if (status == true) {
 800252e:	197b      	adds	r3, r7, r5
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d006      	beq.n	8002544 <rc522_checkCard+0x36>
      //Card detected
      //Anti-collision, return card serial number 4 bytes
      status = rc522_antiColl(id);
 8002536:	197c      	adds	r4, r7, r5
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	0018      	movs	r0, r3
 800253c:	f000 f982 	bl	8002844 <rc522_antiColl>
 8002540:	0003      	movs	r3, r0
 8002542:	7023      	strb	r3, [r4, #0]
    }
    rc522_halt();      //Command card into hibernation
 8002544:	f000 f9d3 	bl	80028ee <rc522_halt>

    return status;
 8002548:	230f      	movs	r3, #15
 800254a:	18fb      	adds	r3, r7, r3
 800254c:	781b      	ldrb	r3, [r3, #0]
}
 800254e:	0018      	movs	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	b004      	add	sp, #16
 8002554:	bdb0      	pop	{r4, r5, r7, pc}

08002556 <rc522_request>:

/**
 * @brief Request function
 */
bool rc522_request(uint8_t reqMode, uint8_t *tagType)
{
 8002556:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002558:	b087      	sub	sp, #28
 800255a:	af02      	add	r7, sp, #8
 800255c:	0002      	movs	r2, r0
 800255e:	6039      	str	r1, [r7, #0]
 8002560:	1dfb      	adds	r3, r7, #7
 8002562:	701a      	strb	r2, [r3, #0]
  bool status=false;
 8002564:	250f      	movs	r5, #15
 8002566:	197b      	adds	r3, r7, r5
 8002568:	2200      	movs	r2, #0
 800256a:	701a      	strb	r2, [r3, #0]
  uint16_t backBits;
  rc522_regWrite8(MFRC522_REG_BIT_FRAMING, 0x07);
 800256c:	2107      	movs	r1, #7
 800256e:	200d      	movs	r0, #13
 8002570:	f7ff fef7 	bl	8002362 <rc522_regWrite8>
  tagType[0] = reqMode;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	1dfa      	adds	r2, r7, #7
 8002578:	7812      	ldrb	r2, [r2, #0]
 800257a:	701a      	strb	r2, [r3, #0]
  status = rc522_toCard(PCD_TRANSCEIVE, tagType, 1, tagType, &backBits);
 800257c:	197c      	adds	r4, r7, r5
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	6839      	ldr	r1, [r7, #0]
 8002582:	260c      	movs	r6, #12
 8002584:	19bb      	adds	r3, r7, r6
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	0013      	movs	r3, r2
 800258a:	2201      	movs	r2, #1
 800258c:	200c      	movs	r0, #12
 800258e:	f000 f818 	bl	80025c2 <rc522_toCard>
 8002592:	0003      	movs	r3, r0
 8002594:	7023      	strb	r3, [r4, #0]
  if ((status != true) || (backBits != 0x10)) {
 8002596:	197b      	adds	r3, r7, r5
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	2201      	movs	r2, #1
 800259c:	4053      	eors	r3, r2
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d103      	bne.n	80025ac <rc522_request+0x56>
 80025a4:	19bb      	adds	r3, r7, r6
 80025a6:	881b      	ldrh	r3, [r3, #0]
 80025a8:	2b10      	cmp	r3, #16
 80025aa:	d003      	beq.n	80025b4 <rc522_request+0x5e>
    status = false;
 80025ac:	230f      	movs	r3, #15
 80025ae:	18fb      	adds	r3, r7, r3
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80025b4:	230f      	movs	r3, #15
 80025b6:	18fb      	adds	r3, r7, r3
 80025b8:	781b      	ldrb	r3, [r3, #0]
}
 80025ba:	0018      	movs	r0, r3
 80025bc:	46bd      	mov	sp, r7
 80025be:	b005      	add	sp, #20
 80025c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080025c2 <rc522_toCard>:
    uint8_t command,
    uint8_t* sendData,
    uint8_t sendLen,
    uint8_t* backData,
    uint16_t* backLen)
{
 80025c2:	b5b0      	push	{r4, r5, r7, lr}
 80025c4:	b088      	sub	sp, #32
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	0011      	movs	r1, r2
 80025cc:	607b      	str	r3, [r7, #4]
 80025ce:	240f      	movs	r4, #15
 80025d0:	193b      	adds	r3, r7, r4
 80025d2:	1c02      	adds	r2, r0, #0
 80025d4:	701a      	strb	r2, [r3, #0]
 80025d6:	230e      	movs	r3, #14
 80025d8:	18fb      	adds	r3, r7, r3
 80025da:	1c0a      	adds	r2, r1, #0
 80025dc:	701a      	strb	r2, [r3, #0]
  bool status = false;
 80025de:	231f      	movs	r3, #31
 80025e0:	18fb      	adds	r3, r7, r3
 80025e2:	2200      	movs	r2, #0
 80025e4:	701a      	strb	r2, [r3, #0]
  uint8_t irqEn = 0x00;
 80025e6:	211e      	movs	r1, #30
 80025e8:	187b      	adds	r3, r7, r1
 80025ea:	2200      	movs	r2, #0
 80025ec:	701a      	strb	r2, [r3, #0]
  uint8_t waitIRq = 0x00;
 80025ee:	201d      	movs	r0, #29
 80025f0:	183b      	adds	r3, r7, r0
 80025f2:	2200      	movs	r2, #0
 80025f4:	701a      	strb	r2, [r3, #0]
  uint8_t lastBits;
  uint8_t n;
  uint16_t i;

  switch (command) {
 80025f6:	193b      	adds	r3, r7, r4
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	2b0c      	cmp	r3, #12
 80025fc:	d008      	beq.n	8002610 <rc522_toCard+0x4e>
 80025fe:	2b0e      	cmp	r3, #14
 8002600:	d10f      	bne.n	8002622 <rc522_toCard+0x60>
    case PCD_AUTHENT: {
      irqEn = 0x12;
 8002602:	187b      	adds	r3, r7, r1
 8002604:	2212      	movs	r2, #18
 8002606:	701a      	strb	r2, [r3, #0]
      waitIRq = 0x10;
 8002608:	183b      	adds	r3, r7, r0
 800260a:	2210      	movs	r2, #16
 800260c:	701a      	strb	r2, [r3, #0]
      break;
 800260e:	e009      	b.n	8002624 <rc522_toCard+0x62>
    }
    case PCD_TRANSCEIVE: {
      irqEn = 0x77;
 8002610:	231e      	movs	r3, #30
 8002612:	18fb      	adds	r3, r7, r3
 8002614:	2277      	movs	r2, #119	; 0x77
 8002616:	701a      	strb	r2, [r3, #0]
      waitIRq = 0x30;
 8002618:	231d      	movs	r3, #29
 800261a:	18fb      	adds	r3, r7, r3
 800261c:	2230      	movs	r2, #48	; 0x30
 800261e:	701a      	strb	r2, [r3, #0]
      break;
 8002620:	e000      	b.n	8002624 <rc522_toCard+0x62>
    }
    default:
      break;
 8002622:	46c0      	nop			; (mov r8, r8)
  }

  rc522_regWrite8(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 8002624:	231e      	movs	r3, #30
 8002626:	18fb      	adds	r3, r7, r3
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	2280      	movs	r2, #128	; 0x80
 800262c:	4252      	negs	r2, r2
 800262e:	4313      	orrs	r3, r2
 8002630:	b2db      	uxtb	r3, r3
 8002632:	0019      	movs	r1, r3
 8002634:	2002      	movs	r0, #2
 8002636:	f7ff fe94 	bl	8002362 <rc522_regWrite8>
  rc522_clearBit(MFRC522_REG_COMM_IRQ, 0x80);
 800263a:	2180      	movs	r1, #128	; 0x80
 800263c:	2004      	movs	r0, #4
 800263e:	f7ff ff25 	bl	800248c <rc522_clearBit>
  rc522_setBit(MFRC522_REG_FIFO_LEVEL, 0x80);
 8002642:	2180      	movs	r1, #128	; 0x80
 8002644:	200a      	movs	r0, #10
 8002646:	f7ff ff03 	bl	8002450 <rc522_setBit>

  rc522_regWrite8(MFRC522_REG_COMMAND, PCD_IDLE);
 800264a:	2100      	movs	r1, #0
 800264c:	2001      	movs	r0, #1
 800264e:	f7ff fe88 	bl	8002362 <rc522_regWrite8>

  //Writing data to the FIFO
  for (i = 0; i < sendLen; i++) {
 8002652:	231a      	movs	r3, #26
 8002654:	18fb      	adds	r3, r7, r3
 8002656:	2200      	movs	r2, #0
 8002658:	801a      	strh	r2, [r3, #0]
 800265a:	e00e      	b.n	800267a <rc522_toCard+0xb8>
    rc522_regWrite8(MFRC522_REG_FIFO_DATA, sendData[i]);
 800265c:	241a      	movs	r4, #26
 800265e:	193b      	adds	r3, r7, r4
 8002660:	881b      	ldrh	r3, [r3, #0]
 8002662:	68ba      	ldr	r2, [r7, #8]
 8002664:	18d3      	adds	r3, r2, r3
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	0019      	movs	r1, r3
 800266a:	2009      	movs	r0, #9
 800266c:	f7ff fe79 	bl	8002362 <rc522_regWrite8>
  for (i = 0; i < sendLen; i++) {
 8002670:	193b      	adds	r3, r7, r4
 8002672:	881a      	ldrh	r2, [r3, #0]
 8002674:	193b      	adds	r3, r7, r4
 8002676:	3201      	adds	r2, #1
 8002678:	801a      	strh	r2, [r3, #0]
 800267a:	230e      	movs	r3, #14
 800267c:	18fb      	adds	r3, r7, r3
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	b29b      	uxth	r3, r3
 8002682:	221a      	movs	r2, #26
 8002684:	18ba      	adds	r2, r7, r2
 8002686:	8812      	ldrh	r2, [r2, #0]
 8002688:	429a      	cmp	r2, r3
 800268a:	d3e7      	bcc.n	800265c <rc522_toCard+0x9a>
  }

  //Execute the command
  rc522_regWrite8(MFRC522_REG_COMMAND, command);
 800268c:	240f      	movs	r4, #15
 800268e:	193b      	adds	r3, r7, r4
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	0019      	movs	r1, r3
 8002694:	2001      	movs	r0, #1
 8002696:	f7ff fe64 	bl	8002362 <rc522_regWrite8>
  if (command == PCD_TRANSCEIVE) {
 800269a:	193b      	adds	r3, r7, r4
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b0c      	cmp	r3, #12
 80026a0:	d103      	bne.n	80026aa <rc522_toCard+0xe8>
    rc522_setBit(MFRC522_REG_BIT_FRAMING, 0x80);   //StartSend=1,transmission of data starts
 80026a2:	2180      	movs	r1, #128	; 0x80
 80026a4:	200d      	movs	r0, #13
 80026a6:	f7ff fed3 	bl	8002450 <rc522_setBit>
  }

  //Waiting to receive data to complete
  i = 100;  //i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
 80026aa:	231a      	movs	r3, #26
 80026ac:	18fb      	adds	r3, r7, r3
 80026ae:	2264      	movs	r2, #100	; 0x64
 80026b0:	801a      	strh	r2, [r3, #0]
  do {
    //CommIrqReg[7..0]
    //Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
    n = rc522_regRead8(MFRC522_REG_COMM_IRQ);
 80026b2:	251c      	movs	r5, #28
 80026b4:	197c      	adds	r4, r7, r5
 80026b6:	2004      	movs	r0, #4
 80026b8:	f7ff fe24 	bl	8002304 <rc522_regRead8>
 80026bc:	0003      	movs	r3, r0
 80026be:	7023      	strb	r3, [r4, #0]
    i--;
 80026c0:	211a      	movs	r1, #26
 80026c2:	187b      	adds	r3, r7, r1
 80026c4:	881a      	ldrh	r2, [r3, #0]
 80026c6:	187b      	adds	r3, r7, r1
 80026c8:	3a01      	subs	r2, #1
 80026ca:	801a      	strh	r2, [r3, #0]
  } while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 80026cc:	187b      	adds	r3, r7, r1
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d00d      	beq.n	80026f0 <rc522_toCard+0x12e>
 80026d4:	197b      	adds	r3, r7, r5
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	2201      	movs	r2, #1
 80026da:	4013      	ands	r3, r2
 80026dc:	d108      	bne.n	80026f0 <rc522_toCard+0x12e>
 80026de:	197b      	adds	r3, r7, r5
 80026e0:	221d      	movs	r2, #29
 80026e2:	18ba      	adds	r2, r7, r2
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	7812      	ldrb	r2, [r2, #0]
 80026e8:	4013      	ands	r3, r2
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0e0      	beq.n	80026b2 <rc522_toCard+0xf0>

  rc522_clearBit(MFRC522_REG_BIT_FRAMING, 0x80);     //StartSend=0
 80026f0:	2180      	movs	r1, #128	; 0x80
 80026f2:	200d      	movs	r0, #13
 80026f4:	f7ff feca 	bl	800248c <rc522_clearBit>

  if (i != 0)  {
 80026f8:	231a      	movs	r3, #26
 80026fa:	18fb      	adds	r3, r7, r3
 80026fc:	881b      	ldrh	r3, [r3, #0]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d100      	bne.n	8002704 <rc522_toCard+0x142>
 8002702:	e098      	b.n	8002836 <rc522_toCard+0x274>
    if (!(rc522_regRead8(MFRC522_REG_ERROR) & 0x1B)) {
 8002704:	2006      	movs	r0, #6
 8002706:	f7ff fdfd 	bl	8002304 <rc522_regRead8>
 800270a:	0003      	movs	r3, r0
 800270c:	001a      	movs	r2, r3
 800270e:	231b      	movs	r3, #27
 8002710:	4013      	ands	r3, r2
 8002712:	d000      	beq.n	8002716 <rc522_toCard+0x154>
 8002714:	e08b      	b.n	800282e <rc522_toCard+0x26c>
      status = true;
 8002716:	211f      	movs	r1, #31
 8002718:	187b      	adds	r3, r7, r1
 800271a:	2201      	movs	r2, #1
 800271c:	701a      	strb	r2, [r3, #0]
      if (n & irqEn & 0x01) {
 800271e:	231c      	movs	r3, #28
 8002720:	18fb      	adds	r3, r7, r3
 8002722:	221e      	movs	r2, #30
 8002724:	18ba      	adds	r2, r7, r2
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	7812      	ldrb	r2, [r2, #0]
 800272a:	4013      	ands	r3, r2
 800272c:	b2db      	uxtb	r3, r3
 800272e:	001a      	movs	r2, r3
 8002730:	2301      	movs	r3, #1
 8002732:	4013      	ands	r3, r2
 8002734:	d002      	beq.n	800273c <rc522_toCard+0x17a>
        status = false;
 8002736:	187b      	adds	r3, r7, r1
 8002738:	2200      	movs	r2, #0
 800273a:	701a      	strb	r2, [r3, #0]
      }

      if (command == PCD_TRANSCEIVE) {
 800273c:	230f      	movs	r3, #15
 800273e:	18fb      	adds	r3, r7, r3
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	2b0c      	cmp	r3, #12
 8002744:	d000      	beq.n	8002748 <rc522_toCard+0x186>
 8002746:	e076      	b.n	8002836 <rc522_toCard+0x274>
        n = rc522_regRead8(MFRC522_REG_FIFO_LEVEL);
 8002748:	251c      	movs	r5, #28
 800274a:	197c      	adds	r4, r7, r5
 800274c:	200a      	movs	r0, #10
 800274e:	f7ff fdd9 	bl	8002304 <rc522_regRead8>
 8002752:	0003      	movs	r3, r0
 8002754:	7023      	strb	r3, [r4, #0]
        uint8_t l = n;
 8002756:	2319      	movs	r3, #25
 8002758:	18fb      	adds	r3, r7, r3
 800275a:	002c      	movs	r4, r5
 800275c:	193a      	adds	r2, r7, r4
 800275e:	7812      	ldrb	r2, [r2, #0]
 8002760:	701a      	strb	r2, [r3, #0]
        lastBits = rc522_regRead8(MFRC522_REG_CONTROL) & 0x07;
 8002762:	200c      	movs	r0, #12
 8002764:	f7ff fdce 	bl	8002304 <rc522_regRead8>
 8002768:	0003      	movs	r3, r0
 800276a:	0019      	movs	r1, r3
 800276c:	2018      	movs	r0, #24
 800276e:	183b      	adds	r3, r7, r0
 8002770:	2207      	movs	r2, #7
 8002772:	400a      	ands	r2, r1
 8002774:	701a      	strb	r2, [r3, #0]
        if (lastBits) {
 8002776:	0001      	movs	r1, r0
 8002778:	187b      	adds	r3, r7, r1
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d00d      	beq.n	800279c <rc522_toCard+0x1da>
          *backLen = (n - 1) * 8 + lastBits;
 8002780:	193b      	adds	r3, r7, r4
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	3b01      	subs	r3, #1
 8002786:	b29b      	uxth	r3, r3
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	b29a      	uxth	r2, r3
 800278c:	187b      	adds	r3, r7, r1
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	b29b      	uxth	r3, r3
 8002792:	18d3      	adds	r3, r2, r3
 8002794:	b29a      	uxth	r2, r3
 8002796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002798:	801a      	strh	r2, [r3, #0]
 800279a:	e007      	b.n	80027ac <rc522_toCard+0x1ea>
        } else {
          *backLen = n * 8;
 800279c:	231c      	movs	r3, #28
 800279e:	18fb      	adds	r3, r7, r3
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	00db      	lsls	r3, r3, #3
 80027a6:	b29a      	uxth	r2, r3
 80027a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027aa:	801a      	strh	r2, [r3, #0]
        }

        if (n == 0) {
 80027ac:	221c      	movs	r2, #28
 80027ae:	18bb      	adds	r3, r7, r2
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d102      	bne.n	80027bc <rc522_toCard+0x1fa>
          n = 1;
 80027b6:	18bb      	adds	r3, r7, r2
 80027b8:	2201      	movs	r2, #1
 80027ba:	701a      	strb	r2, [r3, #0]
        }
        if (n > MFRC522_MAX_LEN) {
 80027bc:	221c      	movs	r2, #28
 80027be:	18bb      	adds	r3, r7, r2
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	2b10      	cmp	r3, #16
 80027c4:	d902      	bls.n	80027cc <rc522_toCard+0x20a>
          n = MFRC522_MAX_LEN;
 80027c6:	18bb      	adds	r3, r7, r2
 80027c8:	2210      	movs	r2, #16
 80027ca:	701a      	strb	r2, [r3, #0]
        }

        //Reading the received data in FIFO
        for (i = 0; i < n; i++) {
 80027cc:	231a      	movs	r3, #26
 80027ce:	18fb      	adds	r3, r7, r3
 80027d0:	2200      	movs	r2, #0
 80027d2:	801a      	strh	r2, [r3, #0]
 80027d4:	e019      	b.n	800280a <rc522_toCard+0x248>
          uint8_t d = rc522_regRead8(MFRC522_REG_FIFO_DATA);
 80027d6:	2517      	movs	r5, #23
 80027d8:	197c      	adds	r4, r7, r5
 80027da:	2009      	movs	r0, #9
 80027dc:	f7ff fd92 	bl	8002304 <rc522_regRead8>
 80027e0:	0003      	movs	r3, r0
 80027e2:	7023      	strb	r3, [r4, #0]
          if (l == 4)
 80027e4:	2319      	movs	r3, #25
 80027e6:	18fb      	adds	r3, r7, r3
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b04      	cmp	r3, #4
 80027ec:	d107      	bne.n	80027fe <rc522_toCard+0x23c>
//            printf("%02x ", d);			//
          backData[i] = d;
 80027ee:	231a      	movs	r3, #26
 80027f0:	18fb      	adds	r3, r7, r3
 80027f2:	881b      	ldrh	r3, [r3, #0]
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	18d3      	adds	r3, r2, r3
 80027f8:	197a      	adds	r2, r7, r5
 80027fa:	7812      	ldrb	r2, [r2, #0]
 80027fc:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < n; i++) {
 80027fe:	211a      	movs	r1, #26
 8002800:	187b      	adds	r3, r7, r1
 8002802:	881a      	ldrh	r2, [r3, #0]
 8002804:	187b      	adds	r3, r7, r1
 8002806:	3201      	adds	r2, #1
 8002808:	801a      	strh	r2, [r3, #0]
 800280a:	231c      	movs	r3, #28
 800280c:	18fb      	adds	r3, r7, r3
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	b29b      	uxth	r3, r3
 8002812:	221a      	movs	r2, #26
 8002814:	18ba      	adds	r2, r7, r2
 8002816:	8812      	ldrh	r2, [r2, #0]
 8002818:	429a      	cmp	r2, r3
 800281a:	d3dc      	bcc.n	80027d6 <rc522_toCard+0x214>
        }
        if (l==4)
 800281c:	2319      	movs	r3, #25
 800281e:	18fb      	adds	r3, r7, r3
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	2b04      	cmp	r3, #4
 8002824:	d107      	bne.n	8002836 <rc522_toCard+0x274>
//          printf("\r\n");
        return status;
 8002826:	231f      	movs	r3, #31
 8002828:	18fb      	adds	r3, r7, r3
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	e006      	b.n	800283c <rc522_toCard+0x27a>
      }
    } else {
//      printf("error\r\n");
      status = false;
 800282e:	231f      	movs	r3, #31
 8002830:	18fb      	adds	r3, r7, r3
 8002832:	2200      	movs	r2, #0
 8002834:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8002836:	231f      	movs	r3, #31
 8002838:	18fb      	adds	r3, r7, r3
 800283a:	781b      	ldrb	r3, [r3, #0]
}
 800283c:	0018      	movs	r0, r3
 800283e:	46bd      	mov	sp, r7
 8002840:	b008      	add	sp, #32
 8002842:	bdb0      	pop	{r4, r5, r7, pc}

08002844 <rc522_antiColl>:

bool rc522_antiColl(uint8_t* serNum)
{
 8002844:	b5b0      	push	{r4, r5, r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af02      	add	r7, sp, #8
 800284a:	6078      	str	r0, [r7, #4]
  bool status;
  uint8_t i;
  uint8_t serNumCheck = 0;
 800284c:	230d      	movs	r3, #13
 800284e:	18fb      	adds	r3, r7, r3
 8002850:	2200      	movs	r2, #0
 8002852:	701a      	strb	r2, [r3, #0]
  uint16_t unLen;
  //for (i = 0; i < 4; i++)
//    printf("Anticoll In %d: 0x%02x\r\n", i, serNum[i]);


  rc522_regWrite8(MFRC522_REG_BIT_FRAMING, 0x00);    //TxLastBists = BitFramingReg[2..0]
 8002854:	2100      	movs	r1, #0
 8002856:	200d      	movs	r0, #13
 8002858:	f7ff fd83 	bl	8002362 <rc522_regWrite8>

  serNum[0] = PICC_ANTICOLL;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2293      	movs	r2, #147	; 0x93
 8002860:	701a      	strb	r2, [r3, #0]
  serNum[1] = 0x20;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3301      	adds	r3, #1
 8002866:	2220      	movs	r2, #32
 8002868:	701a      	strb	r2, [r3, #0]
  status = rc522_toCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 800286a:	250f      	movs	r5, #15
 800286c:	197c      	adds	r4, r7, r5
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6879      	ldr	r1, [r7, #4]
 8002872:	230a      	movs	r3, #10
 8002874:	18fb      	adds	r3, r7, r3
 8002876:	9300      	str	r3, [sp, #0]
 8002878:	0013      	movs	r3, r2
 800287a:	2202      	movs	r2, #2
 800287c:	200c      	movs	r0, #12
 800287e:	f7ff fea0 	bl	80025c2 <rc522_toCard>
 8002882:	0003      	movs	r3, r0
 8002884:	7023      	strb	r3, [r4, #0]

  //for (i = 0; i < 4; i++)
//      printf("Anticoll ToCard %d: 0x%02x\r\n", i, serNum[i]);

  if (status == true) {
 8002886:	197b      	adds	r3, r7, r5
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d028      	beq.n	80028e0 <rc522_antiColl+0x9c>
    //Check card serial number
    for (i = 0; i < 4; i++) {
 800288e:	230e      	movs	r3, #14
 8002890:	18fb      	adds	r3, r7, r3
 8002892:	2200      	movs	r2, #0
 8002894:	701a      	strb	r2, [r3, #0]
 8002896:	e010      	b.n	80028ba <rc522_antiColl+0x76>
      serNumCheck ^= serNum[i];
 8002898:	200e      	movs	r0, #14
 800289a:	183b      	adds	r3, r7, r0
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	18d3      	adds	r3, r2, r3
 80028a2:	7819      	ldrb	r1, [r3, #0]
 80028a4:	220d      	movs	r2, #13
 80028a6:	18bb      	adds	r3, r7, r2
 80028a8:	18ba      	adds	r2, r7, r2
 80028aa:	7812      	ldrb	r2, [r2, #0]
 80028ac:	404a      	eors	r2, r1
 80028ae:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; i++) {
 80028b0:	183b      	adds	r3, r7, r0
 80028b2:	781a      	ldrb	r2, [r3, #0]
 80028b4:	183b      	adds	r3, r7, r0
 80028b6:	3201      	adds	r2, #1
 80028b8:	701a      	strb	r2, [r3, #0]
 80028ba:	220e      	movs	r2, #14
 80028bc:	18bb      	adds	r3, r7, r2
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	2b03      	cmp	r3, #3
 80028c2:	d9e9      	bls.n	8002898 <rc522_antiColl+0x54>
    }
    if (serNumCheck != serNum[i]) {
 80028c4:	18bb      	adds	r3, r7, r2
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	18d3      	adds	r3, r2, r3
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	220d      	movs	r2, #13
 80028d0:	18ba      	adds	r2, r7, r2
 80028d2:	7812      	ldrb	r2, [r2, #0]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d003      	beq.n	80028e0 <rc522_antiColl+0x9c>
      status = false;
 80028d8:	230f      	movs	r3, #15
 80028da:	18fb      	adds	r3, r7, r3
 80028dc:	2200      	movs	r2, #0
 80028de:	701a      	strb	r2, [r3, #0]
    }
  }
  return status;
 80028e0:	230f      	movs	r3, #15
 80028e2:	18fb      	adds	r3, r7, r3
 80028e4:	781b      	ldrb	r3, [r3, #0]
}
 80028e6:	0018      	movs	r0, r3
 80028e8:	46bd      	mov	sp, r7
 80028ea:	b004      	add	sp, #16
 80028ec:	bdb0      	pop	{r4, r5, r7, pc}

080028ee <rc522_halt>:

void rc522_halt(void)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b084      	sub	sp, #16
 80028f2:	af02      	add	r7, sp, #8
  uint16_t unLen;
  uint8_t buff[4];

  buff[0] = PICC_HALT;
 80028f4:	003b      	movs	r3, r7
 80028f6:	2250      	movs	r2, #80	; 0x50
 80028f8:	701a      	strb	r2, [r3, #0]
  buff[1] = 0;
 80028fa:	003b      	movs	r3, r7
 80028fc:	2200      	movs	r2, #0
 80028fe:	705a      	strb	r2, [r3, #1]
  rc522_calculateCRC(buff, 2, &buff[2]);
 8002900:	003b      	movs	r3, r7
 8002902:	1c9a      	adds	r2, r3, #2
 8002904:	003b      	movs	r3, r7
 8002906:	2102      	movs	r1, #2
 8002908:	0018      	movs	r0, r3
 800290a:	f000 f80d 	bl	8002928 <rc522_calculateCRC>

  rc522_toCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 800290e:	003a      	movs	r2, r7
 8002910:	0039      	movs	r1, r7
 8002912:	1dbb      	adds	r3, r7, #6
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	0013      	movs	r3, r2
 8002918:	2204      	movs	r2, #4
 800291a:	200c      	movs	r0, #12
 800291c:	f7ff fe51 	bl	80025c2 <rc522_toCard>
}
 8002920:	46c0      	nop			; (mov r8, r8)
 8002922:	46bd      	mov	sp, r7
 8002924:	b002      	add	sp, #8
 8002926:	bd80      	pop	{r7, pc}

08002928 <rc522_calculateCRC>:

void rc522_calculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData)
{
 8002928:	b5b0      	push	{r4, r5, r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	607a      	str	r2, [r7, #4]
 8002932:	230b      	movs	r3, #11
 8002934:	18fb      	adds	r3, r7, r3
 8002936:	1c0a      	adds	r2, r1, #0
 8002938:	701a      	strb	r2, [r3, #0]
  uint8_t i, n;

  rc522_clearBit(MFRC522_REG_DIV_IRQ, 0x04);     //CRCIrq = 0
 800293a:	2104      	movs	r1, #4
 800293c:	2005      	movs	r0, #5
 800293e:	f7ff fda5 	bl	800248c <rc522_clearBit>
  rc522_setBit(MFRC522_REG_FIFO_LEVEL, 0x80);      //Clear the FIFO pointer
 8002942:	2180      	movs	r1, #128	; 0x80
 8002944:	200a      	movs	r0, #10
 8002946:	f7ff fd83 	bl	8002450 <rc522_setBit>
  //Write_MFRC522(CommandReg, PCD_IDLE);

  //Writing data to the FIFO
  for (i = 0; i < len; i++) {
 800294a:	2317      	movs	r3, #23
 800294c:	18fb      	adds	r3, r7, r3
 800294e:	2200      	movs	r2, #0
 8002950:	701a      	strb	r2, [r3, #0]
 8002952:	e00e      	b.n	8002972 <rc522_calculateCRC+0x4a>
    rc522_regWrite8(MFRC522_REG_FIFO_DATA, *(pIndata+i));
 8002954:	2417      	movs	r4, #23
 8002956:	193b      	adds	r3, r7, r4
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	68fa      	ldr	r2, [r7, #12]
 800295c:	18d3      	adds	r3, r2, r3
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	0019      	movs	r1, r3
 8002962:	2009      	movs	r0, #9
 8002964:	f7ff fcfd 	bl	8002362 <rc522_regWrite8>
  for (i = 0; i < len; i++) {
 8002968:	193b      	adds	r3, r7, r4
 800296a:	781a      	ldrb	r2, [r3, #0]
 800296c:	193b      	adds	r3, r7, r4
 800296e:	3201      	adds	r2, #1
 8002970:	701a      	strb	r2, [r3, #0]
 8002972:	2417      	movs	r4, #23
 8002974:	193a      	adds	r2, r7, r4
 8002976:	230b      	movs	r3, #11
 8002978:	18fb      	adds	r3, r7, r3
 800297a:	7812      	ldrb	r2, [r2, #0]
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	429a      	cmp	r2, r3
 8002980:	d3e8      	bcc.n	8002954 <rc522_calculateCRC+0x2c>
  }
  rc522_regWrite8(MFRC522_REG_COMMAND, PCD_CALCCRC);
 8002982:	2103      	movs	r1, #3
 8002984:	2001      	movs	r0, #1
 8002986:	f7ff fcec 	bl	8002362 <rc522_regWrite8>

  //Wait CRC calculation is complete
  i = 0xFF;
 800298a:	193b      	adds	r3, r7, r4
 800298c:	22ff      	movs	r2, #255	; 0xff
 800298e:	701a      	strb	r2, [r3, #0]
  do {
    n = rc522_regRead8(MFRC522_REG_DIV_IRQ);
 8002990:	2516      	movs	r5, #22
 8002992:	197c      	adds	r4, r7, r5
 8002994:	2005      	movs	r0, #5
 8002996:	f7ff fcb5 	bl	8002304 <rc522_regRead8>
 800299a:	0003      	movs	r3, r0
 800299c:	7023      	strb	r3, [r4, #0]
    i--;
 800299e:	2117      	movs	r1, #23
 80029a0:	187b      	adds	r3, r7, r1
 80029a2:	781a      	ldrb	r2, [r3, #0]
 80029a4:	187b      	adds	r3, r7, r1
 80029a6:	3a01      	subs	r2, #1
 80029a8:	701a      	strb	r2, [r3, #0]
  } while ((i!=0) && !(n&0x04));      //CRCIrq = 1
 80029aa:	187b      	adds	r3, r7, r1
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d004      	beq.n	80029bc <rc522_calculateCRC+0x94>
 80029b2:	197b      	adds	r3, r7, r5
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	2204      	movs	r2, #4
 80029b8:	4013      	ands	r3, r2
 80029ba:	d0e9      	beq.n	8002990 <rc522_calculateCRC+0x68>

  //Read CRC calculation result
  pOutData[0] = rc522_regRead8(MFRC522_REG_CRC_RESULT_L);
 80029bc:	2022      	movs	r0, #34	; 0x22
 80029be:	f7ff fca1 	bl	8002304 <rc522_regRead8>
 80029c2:	0003      	movs	r3, r0
 80029c4:	001a      	movs	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	701a      	strb	r2, [r3, #0]
  pOutData[1] = rc522_regRead8(MFRC522_REG_CRC_RESULT_M);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	1c5c      	adds	r4, r3, #1
 80029ce:	2021      	movs	r0, #33	; 0x21
 80029d0:	f7ff fc98 	bl	8002304 <rc522_regRead8>
 80029d4:	0003      	movs	r3, r0
 80029d6:	7023      	strb	r3, [r4, #0]
}
 80029d8:	46c0      	nop			; (mov r8, r8)
 80029da:	46bd      	mov	sp, r7
 80029dc:	b006      	add	sp, #24
 80029de:	bdb0      	pop	{r4, r5, r7, pc}

080029e0 <SPI1_Init>:
  }
  return true;
}

void SPI1_Init()
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
	/*Enable clock access to SPI1 module*/
		RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 80029e4:	4b23      	ldr	r3, [pc, #140]	; (8002a74 <SPI1_Init+0x94>)
 80029e6:	699a      	ldr	r2, [r3, #24]
 80029e8:	4b22      	ldr	r3, [pc, #136]	; (8002a74 <SPI1_Init+0x94>)
 80029ea:	2180      	movs	r1, #128	; 0x80
 80029ec:	0149      	lsls	r1, r1, #5
 80029ee:	430a      	orrs	r2, r1
 80029f0:	619a      	str	r2, [r3, #24]

		/*Set clock to fPCLK/4*/
		SPI1->CR1 |=(1U<<3);
 80029f2:	4b21      	ldr	r3, [pc, #132]	; (8002a78 <SPI1_Init+0x98>)
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	4b20      	ldr	r3, [pc, #128]	; (8002a78 <SPI1_Init+0x98>)
 80029f8:	2108      	movs	r1, #8
 80029fa:	430a      	orrs	r2, r1
 80029fc:	601a      	str	r2, [r3, #0]
		SPI1->CR1 &=~(1U<<4);
 80029fe:	4b1e      	ldr	r3, [pc, #120]	; (8002a78 <SPI1_Init+0x98>)
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	4b1d      	ldr	r3, [pc, #116]	; (8002a78 <SPI1_Init+0x98>)
 8002a04:	2110      	movs	r1, #16
 8002a06:	438a      	bics	r2, r1
 8002a08:	601a      	str	r2, [r3, #0]
		SPI1->CR1 &=~(1U<<5);
 8002a0a:	4b1b      	ldr	r3, [pc, #108]	; (8002a78 <SPI1_Init+0x98>)
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	4b1a      	ldr	r3, [pc, #104]	; (8002a78 <SPI1_Init+0x98>)
 8002a10:	2120      	movs	r1, #32
 8002a12:	438a      	bics	r2, r1
 8002a14:	601a      	str	r2, [r3, #0]

		/*Enable full duplex*/
		SPI1->CR1 &=~(1U<<10);
 8002a16:	4b18      	ldr	r3, [pc, #96]	; (8002a78 <SPI1_Init+0x98>)
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	4b17      	ldr	r3, [pc, #92]	; (8002a78 <SPI1_Init+0x98>)
 8002a1c:	4917      	ldr	r1, [pc, #92]	; (8002a7c <SPI1_Init+0x9c>)
 8002a1e:	400a      	ands	r2, r1
 8002a20:	601a      	str	r2, [r3, #0]

		/*Set MSB first*/
		SPI1->CR1 &= ~(1U<<7);
 8002a22:	4b15      	ldr	r3, [pc, #84]	; (8002a78 <SPI1_Init+0x98>)
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	4b14      	ldr	r3, [pc, #80]	; (8002a78 <SPI1_Init+0x98>)
 8002a28:	2180      	movs	r1, #128	; 0x80
 8002a2a:	438a      	bics	r2, r1
 8002a2c:	601a      	str	r2, [r3, #0]

		/*Set mode to MASTER*/
		SPI1->CR1 |= (1U<<2);
 8002a2e:	4b12      	ldr	r3, [pc, #72]	; (8002a78 <SPI1_Init+0x98>)
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	4b11      	ldr	r3, [pc, #68]	; (8002a78 <SPI1_Init+0x98>)
 8002a34:	2104      	movs	r1, #4
 8002a36:	430a      	orrs	r2, r1
 8002a38:	601a      	str	r2, [r3, #0]

		/*Set 8 bit data mode*/
		SPI1->CR1 &= ~(1U<<11);
 8002a3a:	4b0f      	ldr	r3, [pc, #60]	; (8002a78 <SPI1_Init+0x98>)
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	4b0e      	ldr	r3, [pc, #56]	; (8002a78 <SPI1_Init+0x98>)
 8002a40:	490f      	ldr	r1, [pc, #60]	; (8002a80 <SPI1_Init+0xa0>)
 8002a42:	400a      	ands	r2, r1
 8002a44:	601a      	str	r2, [r3, #0]

		/*Select software slave management by
		 * setting SSM=1 and SSI=1*/
		SPI1->CR1 |= (1<<8);
 8002a46:	4b0c      	ldr	r3, [pc, #48]	; (8002a78 <SPI1_Init+0x98>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	4b0b      	ldr	r3, [pc, #44]	; (8002a78 <SPI1_Init+0x98>)
 8002a4c:	2180      	movs	r1, #128	; 0x80
 8002a4e:	0049      	lsls	r1, r1, #1
 8002a50:	430a      	orrs	r2, r1
 8002a52:	601a      	str	r2, [r3, #0]
		SPI1->CR1 |= (1<<9);
 8002a54:	4b08      	ldr	r3, [pc, #32]	; (8002a78 <SPI1_Init+0x98>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	4b07      	ldr	r3, [pc, #28]	; (8002a78 <SPI1_Init+0x98>)
 8002a5a:	2180      	movs	r1, #128	; 0x80
 8002a5c:	0089      	lsls	r1, r1, #2
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	601a      	str	r2, [r3, #0]

		/*Enable SPI module*/
		SPI1->CR1 |= (1<<6);
 8002a62:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <SPI1_Init+0x98>)
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	4b04      	ldr	r3, [pc, #16]	; (8002a78 <SPI1_Init+0x98>)
 8002a68:	2140      	movs	r1, #64	; 0x40
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	601a      	str	r2, [r3, #0]
}
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40021000 	.word	0x40021000
 8002a78:	40013000 	.word	0x40013000
 8002a7c:	fffffbff 	.word	0xfffffbff
 8002a80:	fffff7ff 	.word	0xfffff7ff

08002a84 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	425b      	negs	r3, r3
 8002a90:	1d39      	adds	r1, r7, #4
 8002a92:	4804      	ldr	r0, [pc, #16]	; (8002aa4 <__io_putchar+0x20>)
 8002a94:	2201      	movs	r2, #1
 8002a96:	f001 fc77 	bl	8004388 <HAL_UART_Transmit>
  return ch;
 8002a9a:	687b      	ldr	r3, [r7, #4]
}
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	b002      	add	sp, #8
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	20000254 	.word	0x20000254

08002aa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002aa8:	b590      	push	{r4, r7, lr}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002aae:	f000 fb4f 	bl	8003150 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ab2:	f000 f83f 	bl	8002b34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ab6:	f000 f903 	bl	8002cc0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002aba:	f000 f893 	bl	8002be4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002abe:	f000 f8cf 	bl	8002c60 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  	rc522_init();
 8002ac2:	f7ff fbc5 	bl	8002250 <rc522_init>

		}

#endif
	  static int i =0;
	  i++;
 8002ac6:	4b18      	ldr	r3, [pc, #96]	; (8002b28 <main+0x80>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	1c5a      	adds	r2, r3, #1
 8002acc:	4b16      	ldr	r3, [pc, #88]	; (8002b28 <main+0x80>)
 8002ace:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8002ad0:	2390      	movs	r3, #144	; 0x90
 8002ad2:	05db      	lsls	r3, r3, #23
 8002ad4:	2120      	movs	r1, #32
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	f000 fe03 	bl	80036e2 <HAL_GPIO_TogglePin>
	  printf("index = %d\n",i);
 8002adc:	4b12      	ldr	r3, [pc, #72]	; (8002b28 <main+0x80>)
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	4b12      	ldr	r3, [pc, #72]	; (8002b2c <main+0x84>)
 8002ae2:	0011      	movs	r1, r2
 8002ae4:	0018      	movs	r0, r3
 8002ae6:	f002 fd9b 	bl	8005620 <iprintf>
	  HAL_Delay(100);
 8002aea:	2064      	movs	r0, #100	; 0x64
 8002aec:	f000 fb94 	bl	8003218 <HAL_Delay>

	  if(rc522_checkCard(rfid_id))
 8002af0:	1d3b      	adds	r3, r7, #4
 8002af2:	0018      	movs	r0, r3
 8002af4:	f7ff fd0b 	bl	800250e <rc522_checkCard>
 8002af8:	1e03      	subs	r3, r0, #0
 8002afa:	d0e4      	beq.n	8002ac6 <main+0x1e>
	  {

//			sprintf(data,"0x%x 0x%x 0x%x 0x%x",rfid_id[0],rfid_id[1],rfid_id[2],rfid_id[3]);
			printf("data 0x%x 0x%x 0x%x 0x%x",rfid_id[0], rfid_id[1], rfid_id[2], rfid_id[3]);
 8002afc:	1d3b      	adds	r3, r7, #4
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	0019      	movs	r1, r3
 8002b02:	1d3b      	adds	r3, r7, #4
 8002b04:	785b      	ldrb	r3, [r3, #1]
 8002b06:	001a      	movs	r2, r3
 8002b08:	1d3b      	adds	r3, r7, #4
 8002b0a:	789b      	ldrb	r3, [r3, #2]
 8002b0c:	001c      	movs	r4, r3
 8002b0e:	1d3b      	adds	r3, r7, #4
 8002b10:	78db      	ldrb	r3, [r3, #3]
 8002b12:	4807      	ldr	r0, [pc, #28]	; (8002b30 <main+0x88>)
 8002b14:	9300      	str	r3, [sp, #0]
 8002b16:	0023      	movs	r3, r4
 8002b18:	f002 fd82 	bl	8005620 <iprintf>

			HAL_Delay(1000);
 8002b1c:	23fa      	movs	r3, #250	; 0xfa
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	0018      	movs	r0, r3
 8002b22:	f000 fb79 	bl	8003218 <HAL_Delay>
  {
 8002b26:	e7ce      	b.n	8002ac6 <main+0x1e>
 8002b28:	200002dc 	.word	0x200002dc
 8002b2c:	080076b8 	.word	0x080076b8
 8002b30:	080076c4 	.word	0x080076c4

08002b34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b34:	b590      	push	{r4, r7, lr}
 8002b36:	b095      	sub	sp, #84	; 0x54
 8002b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b3a:	2420      	movs	r4, #32
 8002b3c:	193b      	adds	r3, r7, r4
 8002b3e:	0018      	movs	r0, r3
 8002b40:	2330      	movs	r3, #48	; 0x30
 8002b42:	001a      	movs	r2, r3
 8002b44:	2100      	movs	r1, #0
 8002b46:	f002 fdc7 	bl	80056d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b4a:	2310      	movs	r3, #16
 8002b4c:	18fb      	adds	r3, r7, r3
 8002b4e:	0018      	movs	r0, r3
 8002b50:	2310      	movs	r3, #16
 8002b52:	001a      	movs	r2, r3
 8002b54:	2100      	movs	r1, #0
 8002b56:	f002 fdbf 	bl	80056d8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b5a:	003b      	movs	r3, r7
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	2310      	movs	r3, #16
 8002b60:	001a      	movs	r2, r3
 8002b62:	2100      	movs	r1, #0
 8002b64:	f002 fdb8 	bl	80056d8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b68:	0021      	movs	r1, r4
 8002b6a:	187b      	adds	r3, r7, r1
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b70:	187b      	adds	r3, r7, r1
 8002b72:	2201      	movs	r2, #1
 8002b74:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b76:	187b      	adds	r3, r7, r1
 8002b78:	2210      	movs	r2, #16
 8002b7a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002b7c:	187b      	adds	r3, r7, r1
 8002b7e:	2200      	movs	r2, #0
 8002b80:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b82:	187b      	adds	r3, r7, r1
 8002b84:	0018      	movs	r0, r3
 8002b86:	f000 fdc7 	bl	8003718 <HAL_RCC_OscConfig>
 8002b8a:	1e03      	subs	r3, r0, #0
 8002b8c:	d001      	beq.n	8002b92 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002b8e:	f000 f8f1 	bl	8002d74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b92:	2110      	movs	r1, #16
 8002b94:	187b      	adds	r3, r7, r1
 8002b96:	2207      	movs	r2, #7
 8002b98:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002b9a:	187b      	adds	r3, r7, r1
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ba0:	187b      	adds	r3, r7, r1
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ba6:	187b      	adds	r3, r7, r1
 8002ba8:	2200      	movs	r2, #0
 8002baa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002bac:	187b      	adds	r3, r7, r1
 8002bae:	2100      	movs	r1, #0
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	f001 f8cb 	bl	8003d4c <HAL_RCC_ClockConfig>
 8002bb6:	1e03      	subs	r3, r0, #0
 8002bb8:	d001      	beq.n	8002bbe <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002bba:	f000 f8db 	bl	8002d74 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002bbe:	003b      	movs	r3, r7
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002bc4:	003b      	movs	r3, r7
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bca:	003b      	movs	r3, r7
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f001 fa01 	bl	8003fd4 <HAL_RCCEx_PeriphCLKConfig>
 8002bd2:	1e03      	subs	r3, r0, #0
 8002bd4:	d001      	beq.n	8002bda <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002bd6:	f000 f8cd 	bl	8002d74 <Error_Handler>
  }
}
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	b015      	add	sp, #84	; 0x54
 8002be0:	bd90      	pop	{r4, r7, pc}
	...

08002be4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002be8:	4b1b      	ldr	r3, [pc, #108]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002bea:	4a1c      	ldr	r2, [pc, #112]	; (8002c5c <MX_SPI1_Init+0x78>)
 8002bec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002bee:	4b1a      	ldr	r3, [pc, #104]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002bf0:	2282      	movs	r2, #130	; 0x82
 8002bf2:	0052      	lsls	r2, r2, #1
 8002bf4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002bf6:	4b18      	ldr	r3, [pc, #96]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002bfc:	4b16      	ldr	r3, [pc, #88]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002bfe:	22c0      	movs	r2, #192	; 0xc0
 8002c00:	0092      	lsls	r2, r2, #2
 8002c02:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c04:	4b14      	ldr	r3, [pc, #80]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c0a:	4b13      	ldr	r3, [pc, #76]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c10:	4b11      	ldr	r3, [pc, #68]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002c12:	2280      	movs	r2, #128	; 0x80
 8002c14:	0092      	lsls	r2, r2, #2
 8002c16:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c18:	4b0f      	ldr	r3, [pc, #60]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c1e:	4b0e      	ldr	r3, [pc, #56]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c24:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c2a:	4b0b      	ldr	r3, [pc, #44]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002c30:	4b09      	ldr	r3, [pc, #36]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002c32:	2207      	movs	r2, #7
 8002c34:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c36:	4b08      	ldr	r3, [pc, #32]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c3c:	4b06      	ldr	r3, [pc, #24]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002c3e:	2208      	movs	r2, #8
 8002c40:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c42:	4b05      	ldr	r3, [pc, #20]	; (8002c58 <MX_SPI1_Init+0x74>)
 8002c44:	0018      	movs	r0, r3
 8002c46:	f001 fa93 	bl	8004170 <HAL_SPI_Init>
 8002c4a:	1e03      	subs	r3, r0, #0
 8002c4c:	d001      	beq.n	8002c52 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002c4e:	f000 f891 	bl	8002d74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c52:	46c0      	nop			; (mov r8, r8)
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	200001f0 	.word	0x200001f0
 8002c5c:	40013000 	.word	0x40013000

08002c60 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c64:	4b14      	ldr	r3, [pc, #80]	; (8002cb8 <MX_USART1_UART_Init+0x58>)
 8002c66:	4a15      	ldr	r2, [pc, #84]	; (8002cbc <MX_USART1_UART_Init+0x5c>)
 8002c68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c6a:	4b13      	ldr	r3, [pc, #76]	; (8002cb8 <MX_USART1_UART_Init+0x58>)
 8002c6c:	22e1      	movs	r2, #225	; 0xe1
 8002c6e:	0252      	lsls	r2, r2, #9
 8002c70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c72:	4b11      	ldr	r3, [pc, #68]	; (8002cb8 <MX_USART1_UART_Init+0x58>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c78:	4b0f      	ldr	r3, [pc, #60]	; (8002cb8 <MX_USART1_UART_Init+0x58>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c7e:	4b0e      	ldr	r3, [pc, #56]	; (8002cb8 <MX_USART1_UART_Init+0x58>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c84:	4b0c      	ldr	r3, [pc, #48]	; (8002cb8 <MX_USART1_UART_Init+0x58>)
 8002c86:	220c      	movs	r2, #12
 8002c88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c8a:	4b0b      	ldr	r3, [pc, #44]	; (8002cb8 <MX_USART1_UART_Init+0x58>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c90:	4b09      	ldr	r3, [pc, #36]	; (8002cb8 <MX_USART1_UART_Init+0x58>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c96:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <MX_USART1_UART_Init+0x58>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c9c:	4b06      	ldr	r3, [pc, #24]	; (8002cb8 <MX_USART1_UART_Init+0x58>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ca2:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <MX_USART1_UART_Init+0x58>)
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f001 fb1b 	bl	80042e0 <HAL_UART_Init>
 8002caa:	1e03      	subs	r3, r0, #0
 8002cac:	d001      	beq.n	8002cb2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002cae:	f000 f861 	bl	8002d74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cb2:	46c0      	nop			; (mov r8, r8)
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	20000254 	.word	0x20000254
 8002cbc:	40013800 	.word	0x40013800

08002cc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cc0:	b590      	push	{r4, r7, lr}
 8002cc2:	b089      	sub	sp, #36	; 0x24
 8002cc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc6:	240c      	movs	r4, #12
 8002cc8:	193b      	adds	r3, r7, r4
 8002cca:	0018      	movs	r0, r3
 8002ccc:	2314      	movs	r3, #20
 8002cce:	001a      	movs	r2, r3
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	f002 fd01 	bl	80056d8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd6:	4b26      	ldr	r3, [pc, #152]	; (8002d70 <MX_GPIO_Init+0xb0>)
 8002cd8:	695a      	ldr	r2, [r3, #20]
 8002cda:	4b25      	ldr	r3, [pc, #148]	; (8002d70 <MX_GPIO_Init+0xb0>)
 8002cdc:	2180      	movs	r1, #128	; 0x80
 8002cde:	0289      	lsls	r1, r1, #10
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	615a      	str	r2, [r3, #20]
 8002ce4:	4b22      	ldr	r3, [pc, #136]	; (8002d70 <MX_GPIO_Init+0xb0>)
 8002ce6:	695a      	ldr	r2, [r3, #20]
 8002ce8:	2380      	movs	r3, #128	; 0x80
 8002cea:	029b      	lsls	r3, r3, #10
 8002cec:	4013      	ands	r3, r2
 8002cee:	60bb      	str	r3, [r7, #8]
 8002cf0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf2:	4b1f      	ldr	r3, [pc, #124]	; (8002d70 <MX_GPIO_Init+0xb0>)
 8002cf4:	695a      	ldr	r2, [r3, #20]
 8002cf6:	4b1e      	ldr	r3, [pc, #120]	; (8002d70 <MX_GPIO_Init+0xb0>)
 8002cf8:	2180      	movs	r1, #128	; 0x80
 8002cfa:	02c9      	lsls	r1, r1, #11
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	615a      	str	r2, [r3, #20]
 8002d00:	4b1b      	ldr	r3, [pc, #108]	; (8002d70 <MX_GPIO_Init+0xb0>)
 8002d02:	695a      	ldr	r2, [r3, #20]
 8002d04:	2380      	movs	r3, #128	; 0x80
 8002d06:	02db      	lsls	r3, r3, #11
 8002d08:	4013      	ands	r3, r2
 8002d0a:	607b      	str	r3, [r7, #4]
 8002d0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, W_led_Pin|GPIO_PIN_5, GPIO_PIN_RESET);
 8002d0e:	2390      	movs	r3, #144	; 0x90
 8002d10:	05db      	lsls	r3, r3, #23
 8002d12:	2200      	movs	r2, #0
 8002d14:	2124      	movs	r1, #36	; 0x24
 8002d16:	0018      	movs	r0, r3
 8002d18:	f000 fcc6 	bl	80036a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : limit_max_Pin limit_min_Pin int_Pin */
  GPIO_InitStruct.Pin = limit_max_Pin|limit_min_Pin|int_Pin;
 8002d1c:	193b      	adds	r3, r7, r4
 8002d1e:	2204      	movs	r2, #4
 8002d20:	32ff      	adds	r2, #255	; 0xff
 8002d22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d24:	193b      	adds	r3, r7, r4
 8002d26:	2200      	movs	r2, #0
 8002d28:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2a:	193b      	adds	r3, r7, r4
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d30:	193a      	adds	r2, r7, r4
 8002d32:	2390      	movs	r3, #144	; 0x90
 8002d34:	05db      	lsls	r3, r3, #23
 8002d36:	0011      	movs	r1, r2
 8002d38:	0018      	movs	r0, r3
 8002d3a:	f000 fb45 	bl	80033c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : W_led_Pin PA5 */
  GPIO_InitStruct.Pin = W_led_Pin|GPIO_PIN_5;
 8002d3e:	0021      	movs	r1, r4
 8002d40:	187b      	adds	r3, r7, r1
 8002d42:	2224      	movs	r2, #36	; 0x24
 8002d44:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d46:	187b      	adds	r3, r7, r1
 8002d48:	2201      	movs	r2, #1
 8002d4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4c:	187b      	adds	r3, r7, r1
 8002d4e:	2200      	movs	r2, #0
 8002d50:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d52:	187b      	adds	r3, r7, r1
 8002d54:	2200      	movs	r2, #0
 8002d56:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d58:	187a      	adds	r2, r7, r1
 8002d5a:	2390      	movs	r3, #144	; 0x90
 8002d5c:	05db      	lsls	r3, r3, #23
 8002d5e:	0011      	movs	r1, r2
 8002d60:	0018      	movs	r0, r3
 8002d62:	f000 fb31 	bl	80033c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d66:	46c0      	nop			; (mov r8, r8)
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	b009      	add	sp, #36	; 0x24
 8002d6c:	bd90      	pop	{r4, r7, pc}
 8002d6e:	46c0      	nop			; (mov r8, r8)
 8002d70:	40021000 	.word	0x40021000

08002d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d78:	b672      	cpsid	i
}
 8002d7a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d7c:	e7fe      	b.n	8002d7c <Error_Handler+0x8>
	...

08002d80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d86:	4b0f      	ldr	r3, [pc, #60]	; (8002dc4 <HAL_MspInit+0x44>)
 8002d88:	699a      	ldr	r2, [r3, #24]
 8002d8a:	4b0e      	ldr	r3, [pc, #56]	; (8002dc4 <HAL_MspInit+0x44>)
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	619a      	str	r2, [r3, #24]
 8002d92:	4b0c      	ldr	r3, [pc, #48]	; (8002dc4 <HAL_MspInit+0x44>)
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	2201      	movs	r2, #1
 8002d98:	4013      	ands	r3, r2
 8002d9a:	607b      	str	r3, [r7, #4]
 8002d9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d9e:	4b09      	ldr	r3, [pc, #36]	; (8002dc4 <HAL_MspInit+0x44>)
 8002da0:	69da      	ldr	r2, [r3, #28]
 8002da2:	4b08      	ldr	r3, [pc, #32]	; (8002dc4 <HAL_MspInit+0x44>)
 8002da4:	2180      	movs	r1, #128	; 0x80
 8002da6:	0549      	lsls	r1, r1, #21
 8002da8:	430a      	orrs	r2, r1
 8002daa:	61da      	str	r2, [r3, #28]
 8002dac:	4b05      	ldr	r3, [pc, #20]	; (8002dc4 <HAL_MspInit+0x44>)
 8002dae:	69da      	ldr	r2, [r3, #28]
 8002db0:	2380      	movs	r3, #128	; 0x80
 8002db2:	055b      	lsls	r3, r3, #21
 8002db4:	4013      	ands	r3, r2
 8002db6:	603b      	str	r3, [r7, #0]
 8002db8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dba:	46c0      	nop			; (mov r8, r8)
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	b002      	add	sp, #8
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	46c0      	nop			; (mov r8, r8)
 8002dc4:	40021000 	.word	0x40021000

08002dc8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002dc8:	b590      	push	{r4, r7, lr}
 8002dca:	b08b      	sub	sp, #44	; 0x2c
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd0:	2414      	movs	r4, #20
 8002dd2:	193b      	adds	r3, r7, r4
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	2314      	movs	r3, #20
 8002dd8:	001a      	movs	r2, r3
 8002dda:	2100      	movs	r1, #0
 8002ddc:	f002 fc7c 	bl	80056d8 <memset>
  if(hspi->Instance==SPI1)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a2e      	ldr	r2, [pc, #184]	; (8002ea0 <HAL_SPI_MspInit+0xd8>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d155      	bne.n	8002e96 <HAL_SPI_MspInit+0xce>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002dea:	4b2e      	ldr	r3, [pc, #184]	; (8002ea4 <HAL_SPI_MspInit+0xdc>)
 8002dec:	699a      	ldr	r2, [r3, #24]
 8002dee:	4b2d      	ldr	r3, [pc, #180]	; (8002ea4 <HAL_SPI_MspInit+0xdc>)
 8002df0:	2180      	movs	r1, #128	; 0x80
 8002df2:	0149      	lsls	r1, r1, #5
 8002df4:	430a      	orrs	r2, r1
 8002df6:	619a      	str	r2, [r3, #24]
 8002df8:	4b2a      	ldr	r3, [pc, #168]	; (8002ea4 <HAL_SPI_MspInit+0xdc>)
 8002dfa:	699a      	ldr	r2, [r3, #24]
 8002dfc:	2380      	movs	r3, #128	; 0x80
 8002dfe:	015b      	lsls	r3, r3, #5
 8002e00:	4013      	ands	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
 8002e04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e06:	4b27      	ldr	r3, [pc, #156]	; (8002ea4 <HAL_SPI_MspInit+0xdc>)
 8002e08:	695a      	ldr	r2, [r3, #20]
 8002e0a:	4b26      	ldr	r3, [pc, #152]	; (8002ea4 <HAL_SPI_MspInit+0xdc>)
 8002e0c:	2180      	movs	r1, #128	; 0x80
 8002e0e:	0289      	lsls	r1, r1, #10
 8002e10:	430a      	orrs	r2, r1
 8002e12:	615a      	str	r2, [r3, #20]
 8002e14:	4b23      	ldr	r3, [pc, #140]	; (8002ea4 <HAL_SPI_MspInit+0xdc>)
 8002e16:	695a      	ldr	r2, [r3, #20]
 8002e18:	2380      	movs	r3, #128	; 0x80
 8002e1a:	029b      	lsls	r3, r3, #10
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e22:	4b20      	ldr	r3, [pc, #128]	; (8002ea4 <HAL_SPI_MspInit+0xdc>)
 8002e24:	695a      	ldr	r2, [r3, #20]
 8002e26:	4b1f      	ldr	r3, [pc, #124]	; (8002ea4 <HAL_SPI_MspInit+0xdc>)
 8002e28:	2180      	movs	r1, #128	; 0x80
 8002e2a:	02c9      	lsls	r1, r1, #11
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	615a      	str	r2, [r3, #20]
 8002e30:	4b1c      	ldr	r3, [pc, #112]	; (8002ea4 <HAL_SPI_MspInit+0xdc>)
 8002e32:	695a      	ldr	r2, [r3, #20]
 8002e34:	2380      	movs	r3, #128	; 0x80
 8002e36:	02db      	lsls	r3, r3, #11
 8002e38:	4013      	ands	r3, r2
 8002e3a:	60bb      	str	r3, [r7, #8]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e3e:	193b      	adds	r3, r7, r4
 8002e40:	22c0      	movs	r2, #192	; 0xc0
 8002e42:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e44:	193b      	adds	r3, r7, r4
 8002e46:	2202      	movs	r2, #2
 8002e48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4a:	193b      	adds	r3, r7, r4
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e50:	193b      	adds	r3, r7, r4
 8002e52:	2203      	movs	r2, #3
 8002e54:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002e56:	193b      	adds	r3, r7, r4
 8002e58:	2200      	movs	r2, #0
 8002e5a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e5c:	193a      	adds	r2, r7, r4
 8002e5e:	2390      	movs	r3, #144	; 0x90
 8002e60:	05db      	lsls	r3, r3, #23
 8002e62:	0011      	movs	r1, r2
 8002e64:	0018      	movs	r0, r3
 8002e66:	f000 faaf 	bl	80033c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002e6a:	0021      	movs	r1, r4
 8002e6c:	187b      	adds	r3, r7, r1
 8002e6e:	2208      	movs	r2, #8
 8002e70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e72:	187b      	adds	r3, r7, r1
 8002e74:	2202      	movs	r2, #2
 8002e76:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e78:	187b      	adds	r3, r7, r1
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e7e:	187b      	adds	r3, r7, r1
 8002e80:	2203      	movs	r2, #3
 8002e82:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002e84:	187b      	adds	r3, r7, r1
 8002e86:	2200      	movs	r2, #0
 8002e88:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e8a:	187b      	adds	r3, r7, r1
 8002e8c:	4a06      	ldr	r2, [pc, #24]	; (8002ea8 <HAL_SPI_MspInit+0xe0>)
 8002e8e:	0019      	movs	r1, r3
 8002e90:	0010      	movs	r0, r2
 8002e92:	f000 fa99 	bl	80033c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002e96:	46c0      	nop			; (mov r8, r8)
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	b00b      	add	sp, #44	; 0x2c
 8002e9c:	bd90      	pop	{r4, r7, pc}
 8002e9e:	46c0      	nop			; (mov r8, r8)
 8002ea0:	40013000 	.word	0x40013000
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	48000400 	.word	0x48000400

08002eac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002eac:	b590      	push	{r4, r7, lr}
 8002eae:	b08b      	sub	sp, #44	; 0x2c
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb4:	2414      	movs	r4, #20
 8002eb6:	193b      	adds	r3, r7, r4
 8002eb8:	0018      	movs	r0, r3
 8002eba:	2314      	movs	r3, #20
 8002ebc:	001a      	movs	r2, r3
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	f002 fc0a 	bl	80056d8 <memset>
  if(huart->Instance==USART1)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a1d      	ldr	r2, [pc, #116]	; (8002f40 <HAL_UART_MspInit+0x94>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d133      	bne.n	8002f36 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ece:	4b1d      	ldr	r3, [pc, #116]	; (8002f44 <HAL_UART_MspInit+0x98>)
 8002ed0:	699a      	ldr	r2, [r3, #24]
 8002ed2:	4b1c      	ldr	r3, [pc, #112]	; (8002f44 <HAL_UART_MspInit+0x98>)
 8002ed4:	2180      	movs	r1, #128	; 0x80
 8002ed6:	01c9      	lsls	r1, r1, #7
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	619a      	str	r2, [r3, #24]
 8002edc:	4b19      	ldr	r3, [pc, #100]	; (8002f44 <HAL_UART_MspInit+0x98>)
 8002ede:	699a      	ldr	r2, [r3, #24]
 8002ee0:	2380      	movs	r3, #128	; 0x80
 8002ee2:	01db      	lsls	r3, r3, #7
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	613b      	str	r3, [r7, #16]
 8002ee8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eea:	4b16      	ldr	r3, [pc, #88]	; (8002f44 <HAL_UART_MspInit+0x98>)
 8002eec:	695a      	ldr	r2, [r3, #20]
 8002eee:	4b15      	ldr	r3, [pc, #84]	; (8002f44 <HAL_UART_MspInit+0x98>)
 8002ef0:	2180      	movs	r1, #128	; 0x80
 8002ef2:	0289      	lsls	r1, r1, #10
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	615a      	str	r2, [r3, #20]
 8002ef8:	4b12      	ldr	r3, [pc, #72]	; (8002f44 <HAL_UART_MspInit+0x98>)
 8002efa:	695a      	ldr	r2, [r3, #20]
 8002efc:	2380      	movs	r3, #128	; 0x80
 8002efe:	029b      	lsls	r3, r3, #10
 8002f00:	4013      	ands	r3, r2
 8002f02:	60fb      	str	r3, [r7, #12]
 8002f04:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f06:	193b      	adds	r3, r7, r4
 8002f08:	22c0      	movs	r2, #192	; 0xc0
 8002f0a:	00d2      	lsls	r2, r2, #3
 8002f0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f0e:	0021      	movs	r1, r4
 8002f10:	187b      	adds	r3, r7, r1
 8002f12:	2202      	movs	r2, #2
 8002f14:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f16:	187b      	adds	r3, r7, r1
 8002f18:	2200      	movs	r2, #0
 8002f1a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f1c:	187b      	adds	r3, r7, r1
 8002f1e:	2203      	movs	r2, #3
 8002f20:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002f22:	187b      	adds	r3, r7, r1
 8002f24:	2201      	movs	r2, #1
 8002f26:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f28:	187a      	adds	r2, r7, r1
 8002f2a:	2390      	movs	r3, #144	; 0x90
 8002f2c:	05db      	lsls	r3, r3, #23
 8002f2e:	0011      	movs	r1, r2
 8002f30:	0018      	movs	r0, r3
 8002f32:	f000 fa49 	bl	80033c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	b00b      	add	sp, #44	; 0x2c
 8002f3c:	bd90      	pop	{r4, r7, pc}
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	40013800 	.word	0x40013800
 8002f44:	40021000 	.word	0x40021000

08002f48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f4c:	e7fe      	b.n	8002f4c <NMI_Handler+0x4>

08002f4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f52:	e7fe      	b.n	8002f52 <HardFault_Handler+0x4>

08002f54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002f58:	46c0      	nop			; (mov r8, r8)
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}

08002f5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f5e:	b580      	push	{r7, lr}
 8002f60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f6c:	f000 f938 	bl	80031e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f70:	46c0      	nop			; (mov r8, r8)
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	af00      	add	r7, sp, #0
  return 1;
 8002f7a:	2301      	movs	r3, #1
}
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <_kill>:

int _kill(int pid, int sig)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b082      	sub	sp, #8
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
 8002f8a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f8c:	f002 fbfe 	bl	800578c <__errno>
 8002f90:	0003      	movs	r3, r0
 8002f92:	2216      	movs	r2, #22
 8002f94:	601a      	str	r2, [r3, #0]
  return -1;
 8002f96:	2301      	movs	r3, #1
 8002f98:	425b      	negs	r3, r3
}
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	b002      	add	sp, #8
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <_exit>:

void _exit (int status)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b082      	sub	sp, #8
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002faa:	2301      	movs	r3, #1
 8002fac:	425a      	negs	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	0011      	movs	r1, r2
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f7ff ffe5 	bl	8002f82 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002fb8:	e7fe      	b.n	8002fb8 <_exit+0x16>

08002fba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b086      	sub	sp, #24
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	60f8      	str	r0, [r7, #12]
 8002fc2:	60b9      	str	r1, [r7, #8]
 8002fc4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]
 8002fca:	e00a      	b.n	8002fe2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002fcc:	e000      	b.n	8002fd0 <_read+0x16>
 8002fce:	bf00      	nop
 8002fd0:	0001      	movs	r1, r0
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	1c5a      	adds	r2, r3, #1
 8002fd6:	60ba      	str	r2, [r7, #8]
 8002fd8:	b2ca      	uxtb	r2, r1
 8002fda:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	3301      	adds	r3, #1
 8002fe0:	617b      	str	r3, [r7, #20]
 8002fe2:	697a      	ldr	r2, [r7, #20]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	dbf0      	blt.n	8002fcc <_read+0x12>
  }

  return len;
 8002fea:	687b      	ldr	r3, [r7, #4]
}
 8002fec:	0018      	movs	r0, r3
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	b006      	add	sp, #24
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003000:	2300      	movs	r3, #0
 8003002:	617b      	str	r3, [r7, #20]
 8003004:	e009      	b.n	800301a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	1c5a      	adds	r2, r3, #1
 800300a:	60ba      	str	r2, [r7, #8]
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	0018      	movs	r0, r3
 8003010:	f7ff fd38 	bl	8002a84 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	3301      	adds	r3, #1
 8003018:	617b      	str	r3, [r7, #20]
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	429a      	cmp	r2, r3
 8003020:	dbf1      	blt.n	8003006 <_write+0x12>
  }
  return len;
 8003022:	687b      	ldr	r3, [r7, #4]
}
 8003024:	0018      	movs	r0, r3
 8003026:	46bd      	mov	sp, r7
 8003028:	b006      	add	sp, #24
 800302a:	bd80      	pop	{r7, pc}

0800302c <_close>:

int _close(int file)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003034:	2301      	movs	r3, #1
 8003036:	425b      	negs	r3, r3
}
 8003038:	0018      	movs	r0, r3
 800303a:	46bd      	mov	sp, r7
 800303c:	b002      	add	sp, #8
 800303e:	bd80      	pop	{r7, pc}

08003040 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	2280      	movs	r2, #128	; 0x80
 800304e:	0192      	lsls	r2, r2, #6
 8003050:	605a      	str	r2, [r3, #4]
  return 0;
 8003052:	2300      	movs	r3, #0
}
 8003054:	0018      	movs	r0, r3
 8003056:	46bd      	mov	sp, r7
 8003058:	b002      	add	sp, #8
 800305a:	bd80      	pop	{r7, pc}

0800305c <_isatty>:

int _isatty(int file)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003064:	2301      	movs	r3, #1
}
 8003066:	0018      	movs	r0, r3
 8003068:	46bd      	mov	sp, r7
 800306a:	b002      	add	sp, #8
 800306c:	bd80      	pop	{r7, pc}

0800306e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b084      	sub	sp, #16
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800307a:	2300      	movs	r3, #0
}
 800307c:	0018      	movs	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	b004      	add	sp, #16
 8003082:	bd80      	pop	{r7, pc}

08003084 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b086      	sub	sp, #24
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800308c:	4a14      	ldr	r2, [pc, #80]	; (80030e0 <_sbrk+0x5c>)
 800308e:	4b15      	ldr	r3, [pc, #84]	; (80030e4 <_sbrk+0x60>)
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003098:	4b13      	ldr	r3, [pc, #76]	; (80030e8 <_sbrk+0x64>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d102      	bne.n	80030a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030a0:	4b11      	ldr	r3, [pc, #68]	; (80030e8 <_sbrk+0x64>)
 80030a2:	4a12      	ldr	r2, [pc, #72]	; (80030ec <_sbrk+0x68>)
 80030a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030a6:	4b10      	ldr	r3, [pc, #64]	; (80030e8 <_sbrk+0x64>)
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	18d3      	adds	r3, r2, r3
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d207      	bcs.n	80030c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030b4:	f002 fb6a 	bl	800578c <__errno>
 80030b8:	0003      	movs	r3, r0
 80030ba:	220c      	movs	r2, #12
 80030bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030be:	2301      	movs	r3, #1
 80030c0:	425b      	negs	r3, r3
 80030c2:	e009      	b.n	80030d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030c4:	4b08      	ldr	r3, [pc, #32]	; (80030e8 <_sbrk+0x64>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030ca:	4b07      	ldr	r3, [pc, #28]	; (80030e8 <_sbrk+0x64>)
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	18d2      	adds	r2, r2, r3
 80030d2:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <_sbrk+0x64>)
 80030d4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80030d6:	68fb      	ldr	r3, [r7, #12]
}
 80030d8:	0018      	movs	r0, r3
 80030da:	46bd      	mov	sp, r7
 80030dc:	b006      	add	sp, #24
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	20002000 	.word	0x20002000
 80030e4:	00000400 	.word	0x00000400
 80030e8:	200002e0 	.word	0x200002e0
 80030ec:	20000438 	.word	0x20000438

080030f0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80030f4:	46c0      	nop			; (mov r8, r8)
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
	...

080030fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80030fc:	480d      	ldr	r0, [pc, #52]	; (8003134 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80030fe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003100:	f7ff fff6 	bl	80030f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003104:	480c      	ldr	r0, [pc, #48]	; (8003138 <LoopForever+0x6>)
  ldr r1, =_edata
 8003106:	490d      	ldr	r1, [pc, #52]	; (800313c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003108:	4a0d      	ldr	r2, [pc, #52]	; (8003140 <LoopForever+0xe>)
  movs r3, #0
 800310a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800310c:	e002      	b.n	8003114 <LoopCopyDataInit>

0800310e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800310e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003112:	3304      	adds	r3, #4

08003114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003118:	d3f9      	bcc.n	800310e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800311a:	4a0a      	ldr	r2, [pc, #40]	; (8003144 <LoopForever+0x12>)
  ldr r4, =_ebss
 800311c:	4c0a      	ldr	r4, [pc, #40]	; (8003148 <LoopForever+0x16>)
  movs r3, #0
 800311e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003120:	e001      	b.n	8003126 <LoopFillZerobss>

08003122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003124:	3204      	adds	r2, #4

08003126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003128:	d3fb      	bcc.n	8003122 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800312a:	f002 fb35 	bl	8005798 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800312e:	f7ff fcbb 	bl	8002aa8 <main>

08003132 <LoopForever>:

LoopForever:
    b LoopForever
 8003132:	e7fe      	b.n	8003132 <LoopForever>
  ldr   r0, =_estack
 8003134:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800313c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003140:	08007ad4 	.word	0x08007ad4
  ldr r2, =_sbss
 8003144:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003148:	20000434 	.word	0x20000434

0800314c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800314c:	e7fe      	b.n	800314c <ADC1_IRQHandler>
	...

08003150 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003154:	4b07      	ldr	r3, [pc, #28]	; (8003174 <HAL_Init+0x24>)
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	4b06      	ldr	r3, [pc, #24]	; (8003174 <HAL_Init+0x24>)
 800315a:	2110      	movs	r1, #16
 800315c:	430a      	orrs	r2, r1
 800315e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003160:	2003      	movs	r0, #3
 8003162:	f000 f809 	bl	8003178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003166:	f7ff fe0b 	bl	8002d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800316a:	2300      	movs	r3, #0
}
 800316c:	0018      	movs	r0, r3
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	46c0      	nop			; (mov r8, r8)
 8003174:	40022000 	.word	0x40022000

08003178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003178:	b590      	push	{r4, r7, lr}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003180:	4b14      	ldr	r3, [pc, #80]	; (80031d4 <HAL_InitTick+0x5c>)
 8003182:	681c      	ldr	r4, [r3, #0]
 8003184:	4b14      	ldr	r3, [pc, #80]	; (80031d8 <HAL_InitTick+0x60>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	0019      	movs	r1, r3
 800318a:	23fa      	movs	r3, #250	; 0xfa
 800318c:	0098      	lsls	r0, r3, #2
 800318e:	f7fc ffd7 	bl	8000140 <__udivsi3>
 8003192:	0003      	movs	r3, r0
 8003194:	0019      	movs	r1, r3
 8003196:	0020      	movs	r0, r4
 8003198:	f7fc ffd2 	bl	8000140 <__udivsi3>
 800319c:	0003      	movs	r3, r0
 800319e:	0018      	movs	r0, r3
 80031a0:	f000 f905 	bl	80033ae <HAL_SYSTICK_Config>
 80031a4:	1e03      	subs	r3, r0, #0
 80031a6:	d001      	beq.n	80031ac <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e00f      	b.n	80031cc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b03      	cmp	r3, #3
 80031b0:	d80b      	bhi.n	80031ca <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031b2:	6879      	ldr	r1, [r7, #4]
 80031b4:	2301      	movs	r3, #1
 80031b6:	425b      	negs	r3, r3
 80031b8:	2200      	movs	r2, #0
 80031ba:	0018      	movs	r0, r3
 80031bc:	f000 f8e2 	bl	8003384 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031c0:	4b06      	ldr	r3, [pc, #24]	; (80031dc <HAL_InitTick+0x64>)
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
 80031c8:	e000      	b.n	80031cc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
}
 80031cc:	0018      	movs	r0, r3
 80031ce:	46bd      	mov	sp, r7
 80031d0:	b003      	add	sp, #12
 80031d2:	bd90      	pop	{r4, r7, pc}
 80031d4:	20000000 	.word	0x20000000
 80031d8:	20000008 	.word	0x20000008
 80031dc:	20000004 	.word	0x20000004

080031e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031e4:	4b05      	ldr	r3, [pc, #20]	; (80031fc <HAL_IncTick+0x1c>)
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	001a      	movs	r2, r3
 80031ea:	4b05      	ldr	r3, [pc, #20]	; (8003200 <HAL_IncTick+0x20>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	18d2      	adds	r2, r2, r3
 80031f0:	4b03      	ldr	r3, [pc, #12]	; (8003200 <HAL_IncTick+0x20>)
 80031f2:	601a      	str	r2, [r3, #0]
}
 80031f4:	46c0      	nop			; (mov r8, r8)
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	46c0      	nop			; (mov r8, r8)
 80031fc:	20000008 	.word	0x20000008
 8003200:	200002e4 	.word	0x200002e4

08003204 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  return uwTick;
 8003208:	4b02      	ldr	r3, [pc, #8]	; (8003214 <HAL_GetTick+0x10>)
 800320a:	681b      	ldr	r3, [r3, #0]
}
 800320c:	0018      	movs	r0, r3
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	46c0      	nop			; (mov r8, r8)
 8003214:	200002e4 	.word	0x200002e4

08003218 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003220:	f7ff fff0 	bl	8003204 <HAL_GetTick>
 8003224:	0003      	movs	r3, r0
 8003226:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	3301      	adds	r3, #1
 8003230:	d005      	beq.n	800323e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003232:	4b0a      	ldr	r3, [pc, #40]	; (800325c <HAL_Delay+0x44>)
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	001a      	movs	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	189b      	adds	r3, r3, r2
 800323c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800323e:	46c0      	nop			; (mov r8, r8)
 8003240:	f7ff ffe0 	bl	8003204 <HAL_GetTick>
 8003244:	0002      	movs	r2, r0
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	429a      	cmp	r2, r3
 800324e:	d8f7      	bhi.n	8003240 <HAL_Delay+0x28>
  {
  }
}
 8003250:	46c0      	nop			; (mov r8, r8)
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	46bd      	mov	sp, r7
 8003256:	b004      	add	sp, #16
 8003258:	bd80      	pop	{r7, pc}
 800325a:	46c0      	nop			; (mov r8, r8)
 800325c:	20000008 	.word	0x20000008

08003260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003260:	b590      	push	{r4, r7, lr}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	0002      	movs	r2, r0
 8003268:	6039      	str	r1, [r7, #0]
 800326a:	1dfb      	adds	r3, r7, #7
 800326c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800326e:	1dfb      	adds	r3, r7, #7
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	2b7f      	cmp	r3, #127	; 0x7f
 8003274:	d828      	bhi.n	80032c8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003276:	4a2f      	ldr	r2, [pc, #188]	; (8003334 <__NVIC_SetPriority+0xd4>)
 8003278:	1dfb      	adds	r3, r7, #7
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	b25b      	sxtb	r3, r3
 800327e:	089b      	lsrs	r3, r3, #2
 8003280:	33c0      	adds	r3, #192	; 0xc0
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	589b      	ldr	r3, [r3, r2]
 8003286:	1dfa      	adds	r2, r7, #7
 8003288:	7812      	ldrb	r2, [r2, #0]
 800328a:	0011      	movs	r1, r2
 800328c:	2203      	movs	r2, #3
 800328e:	400a      	ands	r2, r1
 8003290:	00d2      	lsls	r2, r2, #3
 8003292:	21ff      	movs	r1, #255	; 0xff
 8003294:	4091      	lsls	r1, r2
 8003296:	000a      	movs	r2, r1
 8003298:	43d2      	mvns	r2, r2
 800329a:	401a      	ands	r2, r3
 800329c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	019b      	lsls	r3, r3, #6
 80032a2:	22ff      	movs	r2, #255	; 0xff
 80032a4:	401a      	ands	r2, r3
 80032a6:	1dfb      	adds	r3, r7, #7
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	0018      	movs	r0, r3
 80032ac:	2303      	movs	r3, #3
 80032ae:	4003      	ands	r3, r0
 80032b0:	00db      	lsls	r3, r3, #3
 80032b2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032b4:	481f      	ldr	r0, [pc, #124]	; (8003334 <__NVIC_SetPriority+0xd4>)
 80032b6:	1dfb      	adds	r3, r7, #7
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	b25b      	sxtb	r3, r3
 80032bc:	089b      	lsrs	r3, r3, #2
 80032be:	430a      	orrs	r2, r1
 80032c0:	33c0      	adds	r3, #192	; 0xc0
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80032c6:	e031      	b.n	800332c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032c8:	4a1b      	ldr	r2, [pc, #108]	; (8003338 <__NVIC_SetPriority+0xd8>)
 80032ca:	1dfb      	adds	r3, r7, #7
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	0019      	movs	r1, r3
 80032d0:	230f      	movs	r3, #15
 80032d2:	400b      	ands	r3, r1
 80032d4:	3b08      	subs	r3, #8
 80032d6:	089b      	lsrs	r3, r3, #2
 80032d8:	3306      	adds	r3, #6
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	18d3      	adds	r3, r2, r3
 80032de:	3304      	adds	r3, #4
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	1dfa      	adds	r2, r7, #7
 80032e4:	7812      	ldrb	r2, [r2, #0]
 80032e6:	0011      	movs	r1, r2
 80032e8:	2203      	movs	r2, #3
 80032ea:	400a      	ands	r2, r1
 80032ec:	00d2      	lsls	r2, r2, #3
 80032ee:	21ff      	movs	r1, #255	; 0xff
 80032f0:	4091      	lsls	r1, r2
 80032f2:	000a      	movs	r2, r1
 80032f4:	43d2      	mvns	r2, r2
 80032f6:	401a      	ands	r2, r3
 80032f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	019b      	lsls	r3, r3, #6
 80032fe:	22ff      	movs	r2, #255	; 0xff
 8003300:	401a      	ands	r2, r3
 8003302:	1dfb      	adds	r3, r7, #7
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	0018      	movs	r0, r3
 8003308:	2303      	movs	r3, #3
 800330a:	4003      	ands	r3, r0
 800330c:	00db      	lsls	r3, r3, #3
 800330e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003310:	4809      	ldr	r0, [pc, #36]	; (8003338 <__NVIC_SetPriority+0xd8>)
 8003312:	1dfb      	adds	r3, r7, #7
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	001c      	movs	r4, r3
 8003318:	230f      	movs	r3, #15
 800331a:	4023      	ands	r3, r4
 800331c:	3b08      	subs	r3, #8
 800331e:	089b      	lsrs	r3, r3, #2
 8003320:	430a      	orrs	r2, r1
 8003322:	3306      	adds	r3, #6
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	18c3      	adds	r3, r0, r3
 8003328:	3304      	adds	r3, #4
 800332a:	601a      	str	r2, [r3, #0]
}
 800332c:	46c0      	nop			; (mov r8, r8)
 800332e:	46bd      	mov	sp, r7
 8003330:	b003      	add	sp, #12
 8003332:	bd90      	pop	{r4, r7, pc}
 8003334:	e000e100 	.word	0xe000e100
 8003338:	e000ed00 	.word	0xe000ed00

0800333c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	1e5a      	subs	r2, r3, #1
 8003348:	2380      	movs	r3, #128	; 0x80
 800334a:	045b      	lsls	r3, r3, #17
 800334c:	429a      	cmp	r2, r3
 800334e:	d301      	bcc.n	8003354 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003350:	2301      	movs	r3, #1
 8003352:	e010      	b.n	8003376 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003354:	4b0a      	ldr	r3, [pc, #40]	; (8003380 <SysTick_Config+0x44>)
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	3a01      	subs	r2, #1
 800335a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800335c:	2301      	movs	r3, #1
 800335e:	425b      	negs	r3, r3
 8003360:	2103      	movs	r1, #3
 8003362:	0018      	movs	r0, r3
 8003364:	f7ff ff7c 	bl	8003260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003368:	4b05      	ldr	r3, [pc, #20]	; (8003380 <SysTick_Config+0x44>)
 800336a:	2200      	movs	r2, #0
 800336c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800336e:	4b04      	ldr	r3, [pc, #16]	; (8003380 <SysTick_Config+0x44>)
 8003370:	2207      	movs	r2, #7
 8003372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003374:	2300      	movs	r3, #0
}
 8003376:	0018      	movs	r0, r3
 8003378:	46bd      	mov	sp, r7
 800337a:	b002      	add	sp, #8
 800337c:	bd80      	pop	{r7, pc}
 800337e:	46c0      	nop			; (mov r8, r8)
 8003380:	e000e010 	.word	0xe000e010

08003384 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	60b9      	str	r1, [r7, #8]
 800338c:	607a      	str	r2, [r7, #4]
 800338e:	210f      	movs	r1, #15
 8003390:	187b      	adds	r3, r7, r1
 8003392:	1c02      	adds	r2, r0, #0
 8003394:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003396:	68ba      	ldr	r2, [r7, #8]
 8003398:	187b      	adds	r3, r7, r1
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	b25b      	sxtb	r3, r3
 800339e:	0011      	movs	r1, r2
 80033a0:	0018      	movs	r0, r3
 80033a2:	f7ff ff5d 	bl	8003260 <__NVIC_SetPriority>
}
 80033a6:	46c0      	nop			; (mov r8, r8)
 80033a8:	46bd      	mov	sp, r7
 80033aa:	b004      	add	sp, #16
 80033ac:	bd80      	pop	{r7, pc}

080033ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033ae:	b580      	push	{r7, lr}
 80033b0:	b082      	sub	sp, #8
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	0018      	movs	r0, r3
 80033ba:	f7ff ffbf 	bl	800333c <SysTick_Config>
 80033be:	0003      	movs	r3, r0
}
 80033c0:	0018      	movs	r0, r3
 80033c2:	46bd      	mov	sp, r7
 80033c4:	b002      	add	sp, #8
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033d2:	2300      	movs	r3, #0
 80033d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033d6:	e14f      	b.n	8003678 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2101      	movs	r1, #1
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	4091      	lsls	r1, r2
 80033e2:	000a      	movs	r2, r1
 80033e4:	4013      	ands	r3, r2
 80033e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d100      	bne.n	80033f0 <HAL_GPIO_Init+0x28>
 80033ee:	e140      	b.n	8003672 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2203      	movs	r2, #3
 80033f6:	4013      	ands	r3, r2
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d005      	beq.n	8003408 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2203      	movs	r2, #3
 8003402:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003404:	2b02      	cmp	r3, #2
 8003406:	d130      	bne.n	800346a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	2203      	movs	r2, #3
 8003414:	409a      	lsls	r2, r3
 8003416:	0013      	movs	r3, r2
 8003418:	43da      	mvns	r2, r3
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	4013      	ands	r3, r2
 800341e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	68da      	ldr	r2, [r3, #12]
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	409a      	lsls	r2, r3
 800342a:	0013      	movs	r3, r2
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	4313      	orrs	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800343e:	2201      	movs	r2, #1
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	409a      	lsls	r2, r3
 8003444:	0013      	movs	r3, r2
 8003446:	43da      	mvns	r2, r3
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	4013      	ands	r3, r2
 800344c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	091b      	lsrs	r3, r3, #4
 8003454:	2201      	movs	r2, #1
 8003456:	401a      	ands	r2, r3
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	409a      	lsls	r2, r3
 800345c:	0013      	movs	r3, r2
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	4313      	orrs	r3, r2
 8003462:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2203      	movs	r2, #3
 8003470:	4013      	ands	r3, r2
 8003472:	2b03      	cmp	r3, #3
 8003474:	d017      	beq.n	80034a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	2203      	movs	r2, #3
 8003482:	409a      	lsls	r2, r3
 8003484:	0013      	movs	r3, r2
 8003486:	43da      	mvns	r2, r3
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	4013      	ands	r3, r2
 800348c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	409a      	lsls	r2, r3
 8003498:	0013      	movs	r3, r2
 800349a:	693a      	ldr	r2, [r7, #16]
 800349c:	4313      	orrs	r3, r2
 800349e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	2203      	movs	r2, #3
 80034ac:	4013      	ands	r3, r2
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d123      	bne.n	80034fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	08da      	lsrs	r2, r3, #3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	3208      	adds	r2, #8
 80034ba:	0092      	lsls	r2, r2, #2
 80034bc:	58d3      	ldr	r3, [r2, r3]
 80034be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	2207      	movs	r2, #7
 80034c4:	4013      	ands	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	220f      	movs	r2, #15
 80034ca:	409a      	lsls	r2, r3
 80034cc:	0013      	movs	r3, r2
 80034ce:	43da      	mvns	r2, r3
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4013      	ands	r3, r2
 80034d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	691a      	ldr	r2, [r3, #16]
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	2107      	movs	r1, #7
 80034de:	400b      	ands	r3, r1
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	409a      	lsls	r2, r3
 80034e4:	0013      	movs	r3, r2
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	08da      	lsrs	r2, r3, #3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3208      	adds	r2, #8
 80034f4:	0092      	lsls	r2, r2, #2
 80034f6:	6939      	ldr	r1, [r7, #16]
 80034f8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	2203      	movs	r2, #3
 8003506:	409a      	lsls	r2, r3
 8003508:	0013      	movs	r3, r2
 800350a:	43da      	mvns	r2, r3
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	4013      	ands	r3, r2
 8003510:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2203      	movs	r2, #3
 8003518:	401a      	ands	r2, r3
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	409a      	lsls	r2, r3
 8003520:	0013      	movs	r3, r2
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	4313      	orrs	r3, r2
 8003526:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685a      	ldr	r2, [r3, #4]
 8003532:	23c0      	movs	r3, #192	; 0xc0
 8003534:	029b      	lsls	r3, r3, #10
 8003536:	4013      	ands	r3, r2
 8003538:	d100      	bne.n	800353c <HAL_GPIO_Init+0x174>
 800353a:	e09a      	b.n	8003672 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800353c:	4b54      	ldr	r3, [pc, #336]	; (8003690 <HAL_GPIO_Init+0x2c8>)
 800353e:	699a      	ldr	r2, [r3, #24]
 8003540:	4b53      	ldr	r3, [pc, #332]	; (8003690 <HAL_GPIO_Init+0x2c8>)
 8003542:	2101      	movs	r1, #1
 8003544:	430a      	orrs	r2, r1
 8003546:	619a      	str	r2, [r3, #24]
 8003548:	4b51      	ldr	r3, [pc, #324]	; (8003690 <HAL_GPIO_Init+0x2c8>)
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	2201      	movs	r2, #1
 800354e:	4013      	ands	r3, r2
 8003550:	60bb      	str	r3, [r7, #8]
 8003552:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003554:	4a4f      	ldr	r2, [pc, #316]	; (8003694 <HAL_GPIO_Init+0x2cc>)
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	089b      	lsrs	r3, r3, #2
 800355a:	3302      	adds	r3, #2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	589b      	ldr	r3, [r3, r2]
 8003560:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	2203      	movs	r2, #3
 8003566:	4013      	ands	r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	220f      	movs	r2, #15
 800356c:	409a      	lsls	r2, r3
 800356e:	0013      	movs	r3, r2
 8003570:	43da      	mvns	r2, r3
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	4013      	ands	r3, r2
 8003576:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	2390      	movs	r3, #144	; 0x90
 800357c:	05db      	lsls	r3, r3, #23
 800357e:	429a      	cmp	r2, r3
 8003580:	d013      	beq.n	80035aa <HAL_GPIO_Init+0x1e2>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a44      	ldr	r2, [pc, #272]	; (8003698 <HAL_GPIO_Init+0x2d0>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d00d      	beq.n	80035a6 <HAL_GPIO_Init+0x1de>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a43      	ldr	r2, [pc, #268]	; (800369c <HAL_GPIO_Init+0x2d4>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d007      	beq.n	80035a2 <HAL_GPIO_Init+0x1da>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a42      	ldr	r2, [pc, #264]	; (80036a0 <HAL_GPIO_Init+0x2d8>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d101      	bne.n	800359e <HAL_GPIO_Init+0x1d6>
 800359a:	2303      	movs	r3, #3
 800359c:	e006      	b.n	80035ac <HAL_GPIO_Init+0x1e4>
 800359e:	2305      	movs	r3, #5
 80035a0:	e004      	b.n	80035ac <HAL_GPIO_Init+0x1e4>
 80035a2:	2302      	movs	r3, #2
 80035a4:	e002      	b.n	80035ac <HAL_GPIO_Init+0x1e4>
 80035a6:	2301      	movs	r3, #1
 80035a8:	e000      	b.n	80035ac <HAL_GPIO_Init+0x1e4>
 80035aa:	2300      	movs	r3, #0
 80035ac:	697a      	ldr	r2, [r7, #20]
 80035ae:	2103      	movs	r1, #3
 80035b0:	400a      	ands	r2, r1
 80035b2:	0092      	lsls	r2, r2, #2
 80035b4:	4093      	lsls	r3, r2
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80035bc:	4935      	ldr	r1, [pc, #212]	; (8003694 <HAL_GPIO_Init+0x2cc>)
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	089b      	lsrs	r3, r3, #2
 80035c2:	3302      	adds	r3, #2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	693a      	ldr	r2, [r7, #16]
 80035c8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035ca:	4b36      	ldr	r3, [pc, #216]	; (80036a4 <HAL_GPIO_Init+0x2dc>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	43da      	mvns	r2, r3
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	4013      	ands	r3, r2
 80035d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685a      	ldr	r2, [r3, #4]
 80035de:	2380      	movs	r3, #128	; 0x80
 80035e0:	035b      	lsls	r3, r3, #13
 80035e2:	4013      	ands	r3, r2
 80035e4:	d003      	beq.n	80035ee <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80035ee:	4b2d      	ldr	r3, [pc, #180]	; (80036a4 <HAL_GPIO_Init+0x2dc>)
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80035f4:	4b2b      	ldr	r3, [pc, #172]	; (80036a4 <HAL_GPIO_Init+0x2dc>)
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	43da      	mvns	r2, r3
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	4013      	ands	r3, r2
 8003602:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	2380      	movs	r3, #128	; 0x80
 800360a:	039b      	lsls	r3, r3, #14
 800360c:	4013      	ands	r3, r2
 800360e:	d003      	beq.n	8003618 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003610:	693a      	ldr	r2, [r7, #16]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	4313      	orrs	r3, r2
 8003616:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003618:	4b22      	ldr	r3, [pc, #136]	; (80036a4 <HAL_GPIO_Init+0x2dc>)
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800361e:	4b21      	ldr	r3, [pc, #132]	; (80036a4 <HAL_GPIO_Init+0x2dc>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	43da      	mvns	r2, r3
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	4013      	ands	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685a      	ldr	r2, [r3, #4]
 8003632:	2380      	movs	r3, #128	; 0x80
 8003634:	029b      	lsls	r3, r3, #10
 8003636:	4013      	ands	r3, r2
 8003638:	d003      	beq.n	8003642 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4313      	orrs	r3, r2
 8003640:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003642:	4b18      	ldr	r3, [pc, #96]	; (80036a4 <HAL_GPIO_Init+0x2dc>)
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003648:	4b16      	ldr	r3, [pc, #88]	; (80036a4 <HAL_GPIO_Init+0x2dc>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	43da      	mvns	r2, r3
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	4013      	ands	r3, r2
 8003656:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	2380      	movs	r3, #128	; 0x80
 800365e:	025b      	lsls	r3, r3, #9
 8003660:	4013      	ands	r3, r2
 8003662:	d003      	beq.n	800366c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	4313      	orrs	r3, r2
 800366a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800366c:	4b0d      	ldr	r3, [pc, #52]	; (80036a4 <HAL_GPIO_Init+0x2dc>)
 800366e:	693a      	ldr	r2, [r7, #16]
 8003670:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	3301      	adds	r3, #1
 8003676:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	40da      	lsrs	r2, r3
 8003680:	1e13      	subs	r3, r2, #0
 8003682:	d000      	beq.n	8003686 <HAL_GPIO_Init+0x2be>
 8003684:	e6a8      	b.n	80033d8 <HAL_GPIO_Init+0x10>
  } 
}
 8003686:	46c0      	nop			; (mov r8, r8)
 8003688:	46c0      	nop			; (mov r8, r8)
 800368a:	46bd      	mov	sp, r7
 800368c:	b006      	add	sp, #24
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40021000 	.word	0x40021000
 8003694:	40010000 	.word	0x40010000
 8003698:	48000400 	.word	0x48000400
 800369c:	48000800 	.word	0x48000800
 80036a0:	48000c00 	.word	0x48000c00
 80036a4:	40010400 	.word	0x40010400

080036a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	0008      	movs	r0, r1
 80036b2:	0011      	movs	r1, r2
 80036b4:	1cbb      	adds	r3, r7, #2
 80036b6:	1c02      	adds	r2, r0, #0
 80036b8:	801a      	strh	r2, [r3, #0]
 80036ba:	1c7b      	adds	r3, r7, #1
 80036bc:	1c0a      	adds	r2, r1, #0
 80036be:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036c0:	1c7b      	adds	r3, r7, #1
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d004      	beq.n	80036d2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80036c8:	1cbb      	adds	r3, r7, #2
 80036ca:	881a      	ldrh	r2, [r3, #0]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80036d0:	e003      	b.n	80036da <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80036d2:	1cbb      	adds	r3, r7, #2
 80036d4:	881a      	ldrh	r2, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	46bd      	mov	sp, r7
 80036de:	b002      	add	sp, #8
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b084      	sub	sp, #16
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
 80036ea:	000a      	movs	r2, r1
 80036ec:	1cbb      	adds	r3, r7, #2
 80036ee:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036f6:	1cbb      	adds	r3, r7, #2
 80036f8:	881b      	ldrh	r3, [r3, #0]
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	4013      	ands	r3, r2
 80036fe:	041a      	lsls	r2, r3, #16
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	43db      	mvns	r3, r3
 8003704:	1cb9      	adds	r1, r7, #2
 8003706:	8809      	ldrh	r1, [r1, #0]
 8003708:	400b      	ands	r3, r1
 800370a:	431a      	orrs	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	619a      	str	r2, [r3, #24]
}
 8003710:	46c0      	nop			; (mov r8, r8)
 8003712:	46bd      	mov	sp, r7
 8003714:	b004      	add	sp, #16
 8003716:	bd80      	pop	{r7, pc}

08003718 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b088      	sub	sp, #32
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d101      	bne.n	800372a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e301      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2201      	movs	r2, #1
 8003730:	4013      	ands	r3, r2
 8003732:	d100      	bne.n	8003736 <HAL_RCC_OscConfig+0x1e>
 8003734:	e08d      	b.n	8003852 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003736:	4bc3      	ldr	r3, [pc, #780]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	220c      	movs	r2, #12
 800373c:	4013      	ands	r3, r2
 800373e:	2b04      	cmp	r3, #4
 8003740:	d00e      	beq.n	8003760 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003742:	4bc0      	ldr	r3, [pc, #768]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	220c      	movs	r2, #12
 8003748:	4013      	ands	r3, r2
 800374a:	2b08      	cmp	r3, #8
 800374c:	d116      	bne.n	800377c <HAL_RCC_OscConfig+0x64>
 800374e:	4bbd      	ldr	r3, [pc, #756]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003750:	685a      	ldr	r2, [r3, #4]
 8003752:	2380      	movs	r3, #128	; 0x80
 8003754:	025b      	lsls	r3, r3, #9
 8003756:	401a      	ands	r2, r3
 8003758:	2380      	movs	r3, #128	; 0x80
 800375a:	025b      	lsls	r3, r3, #9
 800375c:	429a      	cmp	r2, r3
 800375e:	d10d      	bne.n	800377c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003760:	4bb8      	ldr	r3, [pc, #736]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	2380      	movs	r3, #128	; 0x80
 8003766:	029b      	lsls	r3, r3, #10
 8003768:	4013      	ands	r3, r2
 800376a:	d100      	bne.n	800376e <HAL_RCC_OscConfig+0x56>
 800376c:	e070      	b.n	8003850 <HAL_RCC_OscConfig+0x138>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d000      	beq.n	8003778 <HAL_RCC_OscConfig+0x60>
 8003776:	e06b      	b.n	8003850 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e2d8      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d107      	bne.n	8003794 <HAL_RCC_OscConfig+0x7c>
 8003784:	4baf      	ldr	r3, [pc, #700]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	4bae      	ldr	r3, [pc, #696]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 800378a:	2180      	movs	r1, #128	; 0x80
 800378c:	0249      	lsls	r1, r1, #9
 800378e:	430a      	orrs	r2, r1
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	e02f      	b.n	80037f4 <HAL_RCC_OscConfig+0xdc>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d10c      	bne.n	80037b6 <HAL_RCC_OscConfig+0x9e>
 800379c:	4ba9      	ldr	r3, [pc, #676]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	4ba8      	ldr	r3, [pc, #672]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80037a2:	49a9      	ldr	r1, [pc, #676]	; (8003a48 <HAL_RCC_OscConfig+0x330>)
 80037a4:	400a      	ands	r2, r1
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	4ba6      	ldr	r3, [pc, #664]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	4ba5      	ldr	r3, [pc, #660]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80037ae:	49a7      	ldr	r1, [pc, #668]	; (8003a4c <HAL_RCC_OscConfig+0x334>)
 80037b0:	400a      	ands	r2, r1
 80037b2:	601a      	str	r2, [r3, #0]
 80037b4:	e01e      	b.n	80037f4 <HAL_RCC_OscConfig+0xdc>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	2b05      	cmp	r3, #5
 80037bc:	d10e      	bne.n	80037dc <HAL_RCC_OscConfig+0xc4>
 80037be:	4ba1      	ldr	r3, [pc, #644]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	4ba0      	ldr	r3, [pc, #640]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80037c4:	2180      	movs	r1, #128	; 0x80
 80037c6:	02c9      	lsls	r1, r1, #11
 80037c8:	430a      	orrs	r2, r1
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	4b9d      	ldr	r3, [pc, #628]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	4b9c      	ldr	r3, [pc, #624]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80037d2:	2180      	movs	r1, #128	; 0x80
 80037d4:	0249      	lsls	r1, r1, #9
 80037d6:	430a      	orrs	r2, r1
 80037d8:	601a      	str	r2, [r3, #0]
 80037da:	e00b      	b.n	80037f4 <HAL_RCC_OscConfig+0xdc>
 80037dc:	4b99      	ldr	r3, [pc, #612]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	4b98      	ldr	r3, [pc, #608]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80037e2:	4999      	ldr	r1, [pc, #612]	; (8003a48 <HAL_RCC_OscConfig+0x330>)
 80037e4:	400a      	ands	r2, r1
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	4b96      	ldr	r3, [pc, #600]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	4b95      	ldr	r3, [pc, #596]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80037ee:	4997      	ldr	r1, [pc, #604]	; (8003a4c <HAL_RCC_OscConfig+0x334>)
 80037f0:	400a      	ands	r2, r1
 80037f2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d014      	beq.n	8003826 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037fc:	f7ff fd02 	bl	8003204 <HAL_GetTick>
 8003800:	0003      	movs	r3, r0
 8003802:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003804:	e008      	b.n	8003818 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003806:	f7ff fcfd 	bl	8003204 <HAL_GetTick>
 800380a:	0002      	movs	r2, r0
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	2b64      	cmp	r3, #100	; 0x64
 8003812:	d901      	bls.n	8003818 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e28a      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003818:	4b8a      	ldr	r3, [pc, #552]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	2380      	movs	r3, #128	; 0x80
 800381e:	029b      	lsls	r3, r3, #10
 8003820:	4013      	ands	r3, r2
 8003822:	d0f0      	beq.n	8003806 <HAL_RCC_OscConfig+0xee>
 8003824:	e015      	b.n	8003852 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003826:	f7ff fced 	bl	8003204 <HAL_GetTick>
 800382a:	0003      	movs	r3, r0
 800382c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800382e:	e008      	b.n	8003842 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003830:	f7ff fce8 	bl	8003204 <HAL_GetTick>
 8003834:	0002      	movs	r2, r0
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b64      	cmp	r3, #100	; 0x64
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e275      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003842:	4b80      	ldr	r3, [pc, #512]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	2380      	movs	r3, #128	; 0x80
 8003848:	029b      	lsls	r3, r3, #10
 800384a:	4013      	ands	r3, r2
 800384c:	d1f0      	bne.n	8003830 <HAL_RCC_OscConfig+0x118>
 800384e:	e000      	b.n	8003852 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003850:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2202      	movs	r2, #2
 8003858:	4013      	ands	r3, r2
 800385a:	d100      	bne.n	800385e <HAL_RCC_OscConfig+0x146>
 800385c:	e069      	b.n	8003932 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800385e:	4b79      	ldr	r3, [pc, #484]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	220c      	movs	r2, #12
 8003864:	4013      	ands	r3, r2
 8003866:	d00b      	beq.n	8003880 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003868:	4b76      	ldr	r3, [pc, #472]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	220c      	movs	r2, #12
 800386e:	4013      	ands	r3, r2
 8003870:	2b08      	cmp	r3, #8
 8003872:	d11c      	bne.n	80038ae <HAL_RCC_OscConfig+0x196>
 8003874:	4b73      	ldr	r3, [pc, #460]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	2380      	movs	r3, #128	; 0x80
 800387a:	025b      	lsls	r3, r3, #9
 800387c:	4013      	ands	r3, r2
 800387e:	d116      	bne.n	80038ae <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003880:	4b70      	ldr	r3, [pc, #448]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2202      	movs	r2, #2
 8003886:	4013      	ands	r3, r2
 8003888:	d005      	beq.n	8003896 <HAL_RCC_OscConfig+0x17e>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d001      	beq.n	8003896 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e24b      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003896:	4b6b      	ldr	r3, [pc, #428]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	22f8      	movs	r2, #248	; 0xf8
 800389c:	4393      	bics	r3, r2
 800389e:	0019      	movs	r1, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	691b      	ldr	r3, [r3, #16]
 80038a4:	00da      	lsls	r2, r3, #3
 80038a6:	4b67      	ldr	r3, [pc, #412]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80038a8:	430a      	orrs	r2, r1
 80038aa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ac:	e041      	b.n	8003932 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d024      	beq.n	8003900 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038b6:	4b63      	ldr	r3, [pc, #396]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	4b62      	ldr	r3, [pc, #392]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80038bc:	2101      	movs	r1, #1
 80038be:	430a      	orrs	r2, r1
 80038c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c2:	f7ff fc9f 	bl	8003204 <HAL_GetTick>
 80038c6:	0003      	movs	r3, r0
 80038c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ca:	e008      	b.n	80038de <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038cc:	f7ff fc9a 	bl	8003204 <HAL_GetTick>
 80038d0:	0002      	movs	r2, r0
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e227      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038de:	4b59      	ldr	r3, [pc, #356]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2202      	movs	r2, #2
 80038e4:	4013      	ands	r3, r2
 80038e6:	d0f1      	beq.n	80038cc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038e8:	4b56      	ldr	r3, [pc, #344]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	22f8      	movs	r2, #248	; 0xf8
 80038ee:	4393      	bics	r3, r2
 80038f0:	0019      	movs	r1, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	00da      	lsls	r2, r3, #3
 80038f8:	4b52      	ldr	r3, [pc, #328]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80038fa:	430a      	orrs	r2, r1
 80038fc:	601a      	str	r2, [r3, #0]
 80038fe:	e018      	b.n	8003932 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003900:	4b50      	ldr	r3, [pc, #320]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	4b4f      	ldr	r3, [pc, #316]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003906:	2101      	movs	r1, #1
 8003908:	438a      	bics	r2, r1
 800390a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800390c:	f7ff fc7a 	bl	8003204 <HAL_GetTick>
 8003910:	0003      	movs	r3, r0
 8003912:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003914:	e008      	b.n	8003928 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003916:	f7ff fc75 	bl	8003204 <HAL_GetTick>
 800391a:	0002      	movs	r2, r0
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b02      	cmp	r3, #2
 8003922:	d901      	bls.n	8003928 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e202      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003928:	4b46      	ldr	r3, [pc, #280]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2202      	movs	r2, #2
 800392e:	4013      	ands	r3, r2
 8003930:	d1f1      	bne.n	8003916 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2208      	movs	r2, #8
 8003938:	4013      	ands	r3, r2
 800393a:	d036      	beq.n	80039aa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	69db      	ldr	r3, [r3, #28]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d019      	beq.n	8003978 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003944:	4b3f      	ldr	r3, [pc, #252]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003946:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003948:	4b3e      	ldr	r3, [pc, #248]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 800394a:	2101      	movs	r1, #1
 800394c:	430a      	orrs	r2, r1
 800394e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003950:	f7ff fc58 	bl	8003204 <HAL_GetTick>
 8003954:	0003      	movs	r3, r0
 8003956:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003958:	e008      	b.n	800396c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800395a:	f7ff fc53 	bl	8003204 <HAL_GetTick>
 800395e:	0002      	movs	r2, r0
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	2b02      	cmp	r3, #2
 8003966:	d901      	bls.n	800396c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e1e0      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800396c:	4b35      	ldr	r3, [pc, #212]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 800396e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003970:	2202      	movs	r2, #2
 8003972:	4013      	ands	r3, r2
 8003974:	d0f1      	beq.n	800395a <HAL_RCC_OscConfig+0x242>
 8003976:	e018      	b.n	80039aa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003978:	4b32      	ldr	r3, [pc, #200]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 800397a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800397c:	4b31      	ldr	r3, [pc, #196]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 800397e:	2101      	movs	r1, #1
 8003980:	438a      	bics	r2, r1
 8003982:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003984:	f7ff fc3e 	bl	8003204 <HAL_GetTick>
 8003988:	0003      	movs	r3, r0
 800398a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800398c:	e008      	b.n	80039a0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800398e:	f7ff fc39 	bl	8003204 <HAL_GetTick>
 8003992:	0002      	movs	r2, r0
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	2b02      	cmp	r3, #2
 800399a:	d901      	bls.n	80039a0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e1c6      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039a0:	4b28      	ldr	r3, [pc, #160]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80039a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a4:	2202      	movs	r2, #2
 80039a6:	4013      	ands	r3, r2
 80039a8:	d1f1      	bne.n	800398e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2204      	movs	r2, #4
 80039b0:	4013      	ands	r3, r2
 80039b2:	d100      	bne.n	80039b6 <HAL_RCC_OscConfig+0x29e>
 80039b4:	e0b4      	b.n	8003b20 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039b6:	201f      	movs	r0, #31
 80039b8:	183b      	adds	r3, r7, r0
 80039ba:	2200      	movs	r2, #0
 80039bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039be:	4b21      	ldr	r3, [pc, #132]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80039c0:	69da      	ldr	r2, [r3, #28]
 80039c2:	2380      	movs	r3, #128	; 0x80
 80039c4:	055b      	lsls	r3, r3, #21
 80039c6:	4013      	ands	r3, r2
 80039c8:	d110      	bne.n	80039ec <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039ca:	4b1e      	ldr	r3, [pc, #120]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80039cc:	69da      	ldr	r2, [r3, #28]
 80039ce:	4b1d      	ldr	r3, [pc, #116]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80039d0:	2180      	movs	r1, #128	; 0x80
 80039d2:	0549      	lsls	r1, r1, #21
 80039d4:	430a      	orrs	r2, r1
 80039d6:	61da      	str	r2, [r3, #28]
 80039d8:	4b1a      	ldr	r3, [pc, #104]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 80039da:	69da      	ldr	r2, [r3, #28]
 80039dc:	2380      	movs	r3, #128	; 0x80
 80039de:	055b      	lsls	r3, r3, #21
 80039e0:	4013      	ands	r3, r2
 80039e2:	60fb      	str	r3, [r7, #12]
 80039e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80039e6:	183b      	adds	r3, r7, r0
 80039e8:	2201      	movs	r2, #1
 80039ea:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ec:	4b18      	ldr	r3, [pc, #96]	; (8003a50 <HAL_RCC_OscConfig+0x338>)
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	2380      	movs	r3, #128	; 0x80
 80039f2:	005b      	lsls	r3, r3, #1
 80039f4:	4013      	ands	r3, r2
 80039f6:	d11a      	bne.n	8003a2e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039f8:	4b15      	ldr	r3, [pc, #84]	; (8003a50 <HAL_RCC_OscConfig+0x338>)
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	4b14      	ldr	r3, [pc, #80]	; (8003a50 <HAL_RCC_OscConfig+0x338>)
 80039fe:	2180      	movs	r1, #128	; 0x80
 8003a00:	0049      	lsls	r1, r1, #1
 8003a02:	430a      	orrs	r2, r1
 8003a04:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a06:	f7ff fbfd 	bl	8003204 <HAL_GetTick>
 8003a0a:	0003      	movs	r3, r0
 8003a0c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a0e:	e008      	b.n	8003a22 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a10:	f7ff fbf8 	bl	8003204 <HAL_GetTick>
 8003a14:	0002      	movs	r2, r0
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b64      	cmp	r3, #100	; 0x64
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e185      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a22:	4b0b      	ldr	r3, [pc, #44]	; (8003a50 <HAL_RCC_OscConfig+0x338>)
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	2380      	movs	r3, #128	; 0x80
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	d0f0      	beq.n	8003a10 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d10e      	bne.n	8003a54 <HAL_RCC_OscConfig+0x33c>
 8003a36:	4b03      	ldr	r3, [pc, #12]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003a38:	6a1a      	ldr	r2, [r3, #32]
 8003a3a:	4b02      	ldr	r3, [pc, #8]	; (8003a44 <HAL_RCC_OscConfig+0x32c>)
 8003a3c:	2101      	movs	r1, #1
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	621a      	str	r2, [r3, #32]
 8003a42:	e035      	b.n	8003ab0 <HAL_RCC_OscConfig+0x398>
 8003a44:	40021000 	.word	0x40021000
 8003a48:	fffeffff 	.word	0xfffeffff
 8003a4c:	fffbffff 	.word	0xfffbffff
 8003a50:	40007000 	.word	0x40007000
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d10c      	bne.n	8003a76 <HAL_RCC_OscConfig+0x35e>
 8003a5c:	4bb6      	ldr	r3, [pc, #728]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003a5e:	6a1a      	ldr	r2, [r3, #32]
 8003a60:	4bb5      	ldr	r3, [pc, #724]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003a62:	2101      	movs	r1, #1
 8003a64:	438a      	bics	r2, r1
 8003a66:	621a      	str	r2, [r3, #32]
 8003a68:	4bb3      	ldr	r3, [pc, #716]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003a6a:	6a1a      	ldr	r2, [r3, #32]
 8003a6c:	4bb2      	ldr	r3, [pc, #712]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003a6e:	2104      	movs	r1, #4
 8003a70:	438a      	bics	r2, r1
 8003a72:	621a      	str	r2, [r3, #32]
 8003a74:	e01c      	b.n	8003ab0 <HAL_RCC_OscConfig+0x398>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b05      	cmp	r3, #5
 8003a7c:	d10c      	bne.n	8003a98 <HAL_RCC_OscConfig+0x380>
 8003a7e:	4bae      	ldr	r3, [pc, #696]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003a80:	6a1a      	ldr	r2, [r3, #32]
 8003a82:	4bad      	ldr	r3, [pc, #692]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003a84:	2104      	movs	r1, #4
 8003a86:	430a      	orrs	r2, r1
 8003a88:	621a      	str	r2, [r3, #32]
 8003a8a:	4bab      	ldr	r3, [pc, #684]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003a8c:	6a1a      	ldr	r2, [r3, #32]
 8003a8e:	4baa      	ldr	r3, [pc, #680]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003a90:	2101      	movs	r1, #1
 8003a92:	430a      	orrs	r2, r1
 8003a94:	621a      	str	r2, [r3, #32]
 8003a96:	e00b      	b.n	8003ab0 <HAL_RCC_OscConfig+0x398>
 8003a98:	4ba7      	ldr	r3, [pc, #668]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003a9a:	6a1a      	ldr	r2, [r3, #32]
 8003a9c:	4ba6      	ldr	r3, [pc, #664]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	438a      	bics	r2, r1
 8003aa2:	621a      	str	r2, [r3, #32]
 8003aa4:	4ba4      	ldr	r3, [pc, #656]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003aa6:	6a1a      	ldr	r2, [r3, #32]
 8003aa8:	4ba3      	ldr	r3, [pc, #652]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003aaa:	2104      	movs	r1, #4
 8003aac:	438a      	bics	r2, r1
 8003aae:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d014      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ab8:	f7ff fba4 	bl	8003204 <HAL_GetTick>
 8003abc:	0003      	movs	r3, r0
 8003abe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ac0:	e009      	b.n	8003ad6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ac2:	f7ff fb9f 	bl	8003204 <HAL_GetTick>
 8003ac6:	0002      	movs	r2, r0
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	4a9b      	ldr	r2, [pc, #620]	; (8003d3c <HAL_RCC_OscConfig+0x624>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e12b      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ad6:	4b98      	ldr	r3, [pc, #608]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	2202      	movs	r2, #2
 8003adc:	4013      	ands	r3, r2
 8003ade:	d0f0      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x3aa>
 8003ae0:	e013      	b.n	8003b0a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae2:	f7ff fb8f 	bl	8003204 <HAL_GetTick>
 8003ae6:	0003      	movs	r3, r0
 8003ae8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aea:	e009      	b.n	8003b00 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aec:	f7ff fb8a 	bl	8003204 <HAL_GetTick>
 8003af0:	0002      	movs	r2, r0
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	4a91      	ldr	r2, [pc, #580]	; (8003d3c <HAL_RCC_OscConfig+0x624>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d901      	bls.n	8003b00 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e116      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b00:	4b8d      	ldr	r3, [pc, #564]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	2202      	movs	r2, #2
 8003b06:	4013      	ands	r3, r2
 8003b08:	d1f0      	bne.n	8003aec <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b0a:	231f      	movs	r3, #31
 8003b0c:	18fb      	adds	r3, r7, r3
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d105      	bne.n	8003b20 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b14:	4b88      	ldr	r3, [pc, #544]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b16:	69da      	ldr	r2, [r3, #28]
 8003b18:	4b87      	ldr	r3, [pc, #540]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b1a:	4989      	ldr	r1, [pc, #548]	; (8003d40 <HAL_RCC_OscConfig+0x628>)
 8003b1c:	400a      	ands	r2, r1
 8003b1e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2210      	movs	r2, #16
 8003b26:	4013      	ands	r3, r2
 8003b28:	d063      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d12a      	bne.n	8003b88 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003b32:	4b81      	ldr	r3, [pc, #516]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b36:	4b80      	ldr	r3, [pc, #512]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b38:	2104      	movs	r1, #4
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003b3e:	4b7e      	ldr	r3, [pc, #504]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b42:	4b7d      	ldr	r3, [pc, #500]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b44:	2101      	movs	r1, #1
 8003b46:	430a      	orrs	r2, r1
 8003b48:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b4a:	f7ff fb5b 	bl	8003204 <HAL_GetTick>
 8003b4e:	0003      	movs	r3, r0
 8003b50:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003b52:	e008      	b.n	8003b66 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003b54:	f7ff fb56 	bl	8003204 <HAL_GetTick>
 8003b58:	0002      	movs	r2, r0
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e0e3      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003b66:	4b74      	ldr	r3, [pc, #464]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d0f1      	beq.n	8003b54 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003b70:	4b71      	ldr	r3, [pc, #452]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b74:	22f8      	movs	r2, #248	; 0xf8
 8003b76:	4393      	bics	r3, r2
 8003b78:	0019      	movs	r1, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	00da      	lsls	r2, r3, #3
 8003b80:	4b6d      	ldr	r3, [pc, #436]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b82:	430a      	orrs	r2, r1
 8003b84:	635a      	str	r2, [r3, #52]	; 0x34
 8003b86:	e034      	b.n	8003bf2 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	3305      	adds	r3, #5
 8003b8e:	d111      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003b90:	4b69      	ldr	r3, [pc, #420]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b94:	4b68      	ldr	r3, [pc, #416]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b96:	2104      	movs	r1, #4
 8003b98:	438a      	bics	r2, r1
 8003b9a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003b9c:	4b66      	ldr	r3, [pc, #408]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003b9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ba0:	22f8      	movs	r2, #248	; 0xf8
 8003ba2:	4393      	bics	r3, r2
 8003ba4:	0019      	movs	r1, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	00da      	lsls	r2, r3, #3
 8003bac:	4b62      	ldr	r3, [pc, #392]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	635a      	str	r2, [r3, #52]	; 0x34
 8003bb2:	e01e      	b.n	8003bf2 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003bb4:	4b60      	ldr	r3, [pc, #384]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003bb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bb8:	4b5f      	ldr	r3, [pc, #380]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003bba:	2104      	movs	r1, #4
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003bc0:	4b5d      	ldr	r3, [pc, #372]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003bc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bc4:	4b5c      	ldr	r3, [pc, #368]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	438a      	bics	r2, r1
 8003bca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bcc:	f7ff fb1a 	bl	8003204 <HAL_GetTick>
 8003bd0:	0003      	movs	r3, r0
 8003bd2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003bd4:	e008      	b.n	8003be8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003bd6:	f7ff fb15 	bl	8003204 <HAL_GetTick>
 8003bda:	0002      	movs	r2, r0
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e0a2      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003be8:	4b53      	ldr	r3, [pc, #332]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bec:	2202      	movs	r2, #2
 8003bee:	4013      	ands	r3, r2
 8003bf0:	d1f1      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d100      	bne.n	8003bfc <HAL_RCC_OscConfig+0x4e4>
 8003bfa:	e097      	b.n	8003d2c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bfc:	4b4e      	ldr	r3, [pc, #312]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	220c      	movs	r2, #12
 8003c02:	4013      	ands	r3, r2
 8003c04:	2b08      	cmp	r3, #8
 8003c06:	d100      	bne.n	8003c0a <HAL_RCC_OscConfig+0x4f2>
 8003c08:	e06b      	b.n	8003ce2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d14c      	bne.n	8003cac <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c12:	4b49      	ldr	r3, [pc, #292]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	4b48      	ldr	r3, [pc, #288]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003c18:	494a      	ldr	r1, [pc, #296]	; (8003d44 <HAL_RCC_OscConfig+0x62c>)
 8003c1a:	400a      	ands	r2, r1
 8003c1c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c1e:	f7ff faf1 	bl	8003204 <HAL_GetTick>
 8003c22:	0003      	movs	r3, r0
 8003c24:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c26:	e008      	b.n	8003c3a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c28:	f7ff faec 	bl	8003204 <HAL_GetTick>
 8003c2c:	0002      	movs	r2, r0
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e079      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c3a:	4b3f      	ldr	r3, [pc, #252]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	2380      	movs	r3, #128	; 0x80
 8003c40:	049b      	lsls	r3, r3, #18
 8003c42:	4013      	ands	r3, r2
 8003c44:	d1f0      	bne.n	8003c28 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c46:	4b3c      	ldr	r3, [pc, #240]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4a:	220f      	movs	r2, #15
 8003c4c:	4393      	bics	r3, r2
 8003c4e:	0019      	movs	r1, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c54:	4b38      	ldr	r3, [pc, #224]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003c56:	430a      	orrs	r2, r1
 8003c58:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c5a:	4b37      	ldr	r3, [pc, #220]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	4a3a      	ldr	r2, [pc, #232]	; (8003d48 <HAL_RCC_OscConfig+0x630>)
 8003c60:	4013      	ands	r3, r2
 8003c62:	0019      	movs	r1, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6c:	431a      	orrs	r2, r3
 8003c6e:	4b32      	ldr	r3, [pc, #200]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003c70:	430a      	orrs	r2, r1
 8003c72:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c74:	4b30      	ldr	r3, [pc, #192]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	4b2f      	ldr	r3, [pc, #188]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003c7a:	2180      	movs	r1, #128	; 0x80
 8003c7c:	0449      	lsls	r1, r1, #17
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c82:	f7ff fabf 	bl	8003204 <HAL_GetTick>
 8003c86:	0003      	movs	r3, r0
 8003c88:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c8a:	e008      	b.n	8003c9e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c8c:	f7ff faba 	bl	8003204 <HAL_GetTick>
 8003c90:	0002      	movs	r2, r0
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e047      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c9e:	4b26      	ldr	r3, [pc, #152]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	2380      	movs	r3, #128	; 0x80
 8003ca4:	049b      	lsls	r3, r3, #18
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	d0f0      	beq.n	8003c8c <HAL_RCC_OscConfig+0x574>
 8003caa:	e03f      	b.n	8003d2c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cac:	4b22      	ldr	r3, [pc, #136]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	4b21      	ldr	r3, [pc, #132]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003cb2:	4924      	ldr	r1, [pc, #144]	; (8003d44 <HAL_RCC_OscConfig+0x62c>)
 8003cb4:	400a      	ands	r2, r1
 8003cb6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb8:	f7ff faa4 	bl	8003204 <HAL_GetTick>
 8003cbc:	0003      	movs	r3, r0
 8003cbe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cc0:	e008      	b.n	8003cd4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cc2:	f7ff fa9f 	bl	8003204 <HAL_GetTick>
 8003cc6:	0002      	movs	r2, r0
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d901      	bls.n	8003cd4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e02c      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cd4:	4b18      	ldr	r3, [pc, #96]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	2380      	movs	r3, #128	; 0x80
 8003cda:	049b      	lsls	r3, r3, #18
 8003cdc:	4013      	ands	r3, r2
 8003cde:	d1f0      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x5aa>
 8003ce0:	e024      	b.n	8003d2c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d101      	bne.n	8003cee <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e01f      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003cee:	4b12      	ldr	r3, [pc, #72]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003cf4:	4b10      	ldr	r3, [pc, #64]	; (8003d38 <HAL_RCC_OscConfig+0x620>)
 8003cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	2380      	movs	r3, #128	; 0x80
 8003cfe:	025b      	lsls	r3, r3, #9
 8003d00:	401a      	ands	r2, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d10e      	bne.n	8003d28 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	220f      	movs	r2, #15
 8003d0e:	401a      	ands	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d107      	bne.n	8003d28 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003d18:	697a      	ldr	r2, [r7, #20]
 8003d1a:	23f0      	movs	r3, #240	; 0xf0
 8003d1c:	039b      	lsls	r3, r3, #14
 8003d1e:	401a      	ands	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d001      	beq.n	8003d2c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e000      	b.n	8003d2e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	0018      	movs	r0, r3
 8003d30:	46bd      	mov	sp, r7
 8003d32:	b008      	add	sp, #32
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	46c0      	nop			; (mov r8, r8)
 8003d38:	40021000 	.word	0x40021000
 8003d3c:	00001388 	.word	0x00001388
 8003d40:	efffffff 	.word	0xefffffff
 8003d44:	feffffff 	.word	0xfeffffff
 8003d48:	ffc2ffff 	.word	0xffc2ffff

08003d4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d101      	bne.n	8003d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e0b3      	b.n	8003ec8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d60:	4b5b      	ldr	r3, [pc, #364]	; (8003ed0 <HAL_RCC_ClockConfig+0x184>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2201      	movs	r2, #1
 8003d66:	4013      	ands	r3, r2
 8003d68:	683a      	ldr	r2, [r7, #0]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d911      	bls.n	8003d92 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d6e:	4b58      	ldr	r3, [pc, #352]	; (8003ed0 <HAL_RCC_ClockConfig+0x184>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2201      	movs	r2, #1
 8003d74:	4393      	bics	r3, r2
 8003d76:	0019      	movs	r1, r3
 8003d78:	4b55      	ldr	r3, [pc, #340]	; (8003ed0 <HAL_RCC_ClockConfig+0x184>)
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d80:	4b53      	ldr	r3, [pc, #332]	; (8003ed0 <HAL_RCC_ClockConfig+0x184>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2201      	movs	r2, #1
 8003d86:	4013      	ands	r3, r2
 8003d88:	683a      	ldr	r2, [r7, #0]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d001      	beq.n	8003d92 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e09a      	b.n	8003ec8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2202      	movs	r2, #2
 8003d98:	4013      	ands	r3, r2
 8003d9a:	d015      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2204      	movs	r2, #4
 8003da2:	4013      	ands	r3, r2
 8003da4:	d006      	beq.n	8003db4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003da6:	4b4b      	ldr	r3, [pc, #300]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003da8:	685a      	ldr	r2, [r3, #4]
 8003daa:	4b4a      	ldr	r3, [pc, #296]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003dac:	21e0      	movs	r1, #224	; 0xe0
 8003dae:	00c9      	lsls	r1, r1, #3
 8003db0:	430a      	orrs	r2, r1
 8003db2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003db4:	4b47      	ldr	r3, [pc, #284]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	22f0      	movs	r2, #240	; 0xf0
 8003dba:	4393      	bics	r3, r2
 8003dbc:	0019      	movs	r1, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	689a      	ldr	r2, [r3, #8]
 8003dc2:	4b44      	ldr	r3, [pc, #272]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	4013      	ands	r3, r2
 8003dd0:	d040      	beq.n	8003e54 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d107      	bne.n	8003dea <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dda:	4b3e      	ldr	r3, [pc, #248]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	2380      	movs	r3, #128	; 0x80
 8003de0:	029b      	lsls	r3, r3, #10
 8003de2:	4013      	ands	r3, r2
 8003de4:	d114      	bne.n	8003e10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e06e      	b.n	8003ec8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d107      	bne.n	8003e02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003df2:	4b38      	ldr	r3, [pc, #224]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	2380      	movs	r3, #128	; 0x80
 8003df8:	049b      	lsls	r3, r3, #18
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	d108      	bne.n	8003e10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e062      	b.n	8003ec8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e02:	4b34      	ldr	r3, [pc, #208]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2202      	movs	r2, #2
 8003e08:	4013      	ands	r3, r2
 8003e0a:	d101      	bne.n	8003e10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e05b      	b.n	8003ec8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e10:	4b30      	ldr	r3, [pc, #192]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	2203      	movs	r2, #3
 8003e16:	4393      	bics	r3, r2
 8003e18:	0019      	movs	r1, r3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	4b2d      	ldr	r3, [pc, #180]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003e20:	430a      	orrs	r2, r1
 8003e22:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e24:	f7ff f9ee 	bl	8003204 <HAL_GetTick>
 8003e28:	0003      	movs	r3, r0
 8003e2a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e2c:	e009      	b.n	8003e42 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e2e:	f7ff f9e9 	bl	8003204 <HAL_GetTick>
 8003e32:	0002      	movs	r2, r0
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	4a27      	ldr	r2, [pc, #156]	; (8003ed8 <HAL_RCC_ClockConfig+0x18c>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e042      	b.n	8003ec8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e42:	4b24      	ldr	r3, [pc, #144]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	220c      	movs	r2, #12
 8003e48:	401a      	ands	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d1ec      	bne.n	8003e2e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e54:	4b1e      	ldr	r3, [pc, #120]	; (8003ed0 <HAL_RCC_ClockConfig+0x184>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d211      	bcs.n	8003e86 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e62:	4b1b      	ldr	r3, [pc, #108]	; (8003ed0 <HAL_RCC_ClockConfig+0x184>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	2201      	movs	r2, #1
 8003e68:	4393      	bics	r3, r2
 8003e6a:	0019      	movs	r1, r3
 8003e6c:	4b18      	ldr	r3, [pc, #96]	; (8003ed0 <HAL_RCC_ClockConfig+0x184>)
 8003e6e:	683a      	ldr	r2, [r7, #0]
 8003e70:	430a      	orrs	r2, r1
 8003e72:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e74:	4b16      	ldr	r3, [pc, #88]	; (8003ed0 <HAL_RCC_ClockConfig+0x184>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d001      	beq.n	8003e86 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e020      	b.n	8003ec8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	2204      	movs	r2, #4
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	d009      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003e90:	4b10      	ldr	r3, [pc, #64]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	4a11      	ldr	r2, [pc, #68]	; (8003edc <HAL_RCC_ClockConfig+0x190>)
 8003e96:	4013      	ands	r3, r2
 8003e98:	0019      	movs	r1, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	68da      	ldr	r2, [r3, #12]
 8003e9e:	4b0d      	ldr	r3, [pc, #52]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003ea4:	f000 f820 	bl	8003ee8 <HAL_RCC_GetSysClockFreq>
 8003ea8:	0001      	movs	r1, r0
 8003eaa:	4b0a      	ldr	r3, [pc, #40]	; (8003ed4 <HAL_RCC_ClockConfig+0x188>)
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	091b      	lsrs	r3, r3, #4
 8003eb0:	220f      	movs	r2, #15
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	4a0a      	ldr	r2, [pc, #40]	; (8003ee0 <HAL_RCC_ClockConfig+0x194>)
 8003eb6:	5cd3      	ldrb	r3, [r2, r3]
 8003eb8:	000a      	movs	r2, r1
 8003eba:	40da      	lsrs	r2, r3
 8003ebc:	4b09      	ldr	r3, [pc, #36]	; (8003ee4 <HAL_RCC_ClockConfig+0x198>)
 8003ebe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003ec0:	2003      	movs	r0, #3
 8003ec2:	f7ff f959 	bl	8003178 <HAL_InitTick>
  
  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	0018      	movs	r0, r3
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	b004      	add	sp, #16
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40022000 	.word	0x40022000
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	00001388 	.word	0x00001388
 8003edc:	fffff8ff 	.word	0xfffff8ff
 8003ee0:	08007720 	.word	0x08007720
 8003ee4:	20000000 	.word	0x20000000

08003ee8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	60fb      	str	r3, [r7, #12]
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60bb      	str	r3, [r7, #8]
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	617b      	str	r3, [r7, #20]
 8003efa:	2300      	movs	r3, #0
 8003efc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003efe:	2300      	movs	r3, #0
 8003f00:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003f02:	4b20      	ldr	r3, [pc, #128]	; (8003f84 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	220c      	movs	r2, #12
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	2b04      	cmp	r3, #4
 8003f10:	d002      	beq.n	8003f18 <HAL_RCC_GetSysClockFreq+0x30>
 8003f12:	2b08      	cmp	r3, #8
 8003f14:	d003      	beq.n	8003f1e <HAL_RCC_GetSysClockFreq+0x36>
 8003f16:	e02c      	b.n	8003f72 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f18:	4b1b      	ldr	r3, [pc, #108]	; (8003f88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f1a:	613b      	str	r3, [r7, #16]
      break;
 8003f1c:	e02c      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	0c9b      	lsrs	r3, r3, #18
 8003f22:	220f      	movs	r2, #15
 8003f24:	4013      	ands	r3, r2
 8003f26:	4a19      	ldr	r2, [pc, #100]	; (8003f8c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f28:	5cd3      	ldrb	r3, [r2, r3]
 8003f2a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003f2c:	4b15      	ldr	r3, [pc, #84]	; (8003f84 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f30:	220f      	movs	r2, #15
 8003f32:	4013      	ands	r3, r2
 8003f34:	4a16      	ldr	r2, [pc, #88]	; (8003f90 <HAL_RCC_GetSysClockFreq+0xa8>)
 8003f36:	5cd3      	ldrb	r3, [r2, r3]
 8003f38:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	2380      	movs	r3, #128	; 0x80
 8003f3e:	025b      	lsls	r3, r3, #9
 8003f40:	4013      	ands	r3, r2
 8003f42:	d009      	beq.n	8003f58 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f44:	68b9      	ldr	r1, [r7, #8]
 8003f46:	4810      	ldr	r0, [pc, #64]	; (8003f88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f48:	f7fc f8fa 	bl	8000140 <__udivsi3>
 8003f4c:	0003      	movs	r3, r0
 8003f4e:	001a      	movs	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4353      	muls	r3, r2
 8003f54:	617b      	str	r3, [r7, #20]
 8003f56:	e009      	b.n	8003f6c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003f58:	6879      	ldr	r1, [r7, #4]
 8003f5a:	000a      	movs	r2, r1
 8003f5c:	0152      	lsls	r2, r2, #5
 8003f5e:	1a52      	subs	r2, r2, r1
 8003f60:	0193      	lsls	r3, r2, #6
 8003f62:	1a9b      	subs	r3, r3, r2
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	185b      	adds	r3, r3, r1
 8003f68:	021b      	lsls	r3, r3, #8
 8003f6a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	613b      	str	r3, [r7, #16]
      break;
 8003f70:	e002      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f72:	4b05      	ldr	r3, [pc, #20]	; (8003f88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f74:	613b      	str	r3, [r7, #16]
      break;
 8003f76:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003f78:	693b      	ldr	r3, [r7, #16]
}
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	b006      	add	sp, #24
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	46c0      	nop			; (mov r8, r8)
 8003f84:	40021000 	.word	0x40021000
 8003f88:	007a1200 	.word	0x007a1200
 8003f8c:	08007738 	.word	0x08007738
 8003f90:	08007748 	.word	0x08007748

08003f94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f98:	4b02      	ldr	r3, [pc, #8]	; (8003fa4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
}
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	46c0      	nop			; (mov r8, r8)
 8003fa4:	20000000 	.word	0x20000000

08003fa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003fac:	f7ff fff2 	bl	8003f94 <HAL_RCC_GetHCLKFreq>
 8003fb0:	0001      	movs	r1, r0
 8003fb2:	4b06      	ldr	r3, [pc, #24]	; (8003fcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	0a1b      	lsrs	r3, r3, #8
 8003fb8:	2207      	movs	r2, #7
 8003fba:	4013      	ands	r3, r2
 8003fbc:	4a04      	ldr	r2, [pc, #16]	; (8003fd0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003fbe:	5cd3      	ldrb	r3, [r2, r3]
 8003fc0:	40d9      	lsrs	r1, r3
 8003fc2:	000b      	movs	r3, r1
}    
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	46c0      	nop			; (mov r8, r8)
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	08007730 	.word	0x08007730

08003fd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b086      	sub	sp, #24
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	2380      	movs	r3, #128	; 0x80
 8003fea:	025b      	lsls	r3, r3, #9
 8003fec:	4013      	ands	r3, r2
 8003fee:	d100      	bne.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003ff0:	e08e      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003ff2:	2017      	movs	r0, #23
 8003ff4:	183b      	adds	r3, r7, r0
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ffa:	4b57      	ldr	r3, [pc, #348]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003ffc:	69da      	ldr	r2, [r3, #28]
 8003ffe:	2380      	movs	r3, #128	; 0x80
 8004000:	055b      	lsls	r3, r3, #21
 8004002:	4013      	ands	r3, r2
 8004004:	d110      	bne.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004006:	4b54      	ldr	r3, [pc, #336]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004008:	69da      	ldr	r2, [r3, #28]
 800400a:	4b53      	ldr	r3, [pc, #332]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800400c:	2180      	movs	r1, #128	; 0x80
 800400e:	0549      	lsls	r1, r1, #21
 8004010:	430a      	orrs	r2, r1
 8004012:	61da      	str	r2, [r3, #28]
 8004014:	4b50      	ldr	r3, [pc, #320]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004016:	69da      	ldr	r2, [r3, #28]
 8004018:	2380      	movs	r3, #128	; 0x80
 800401a:	055b      	lsls	r3, r3, #21
 800401c:	4013      	ands	r3, r2
 800401e:	60bb      	str	r3, [r7, #8]
 8004020:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004022:	183b      	adds	r3, r7, r0
 8004024:	2201      	movs	r2, #1
 8004026:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004028:	4b4c      	ldr	r3, [pc, #304]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	2380      	movs	r3, #128	; 0x80
 800402e:	005b      	lsls	r3, r3, #1
 8004030:	4013      	ands	r3, r2
 8004032:	d11a      	bne.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004034:	4b49      	ldr	r3, [pc, #292]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	4b48      	ldr	r3, [pc, #288]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800403a:	2180      	movs	r1, #128	; 0x80
 800403c:	0049      	lsls	r1, r1, #1
 800403e:	430a      	orrs	r2, r1
 8004040:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004042:	f7ff f8df 	bl	8003204 <HAL_GetTick>
 8004046:	0003      	movs	r3, r0
 8004048:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800404a:	e008      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800404c:	f7ff f8da 	bl	8003204 <HAL_GetTick>
 8004050:	0002      	movs	r2, r0
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	2b64      	cmp	r3, #100	; 0x64
 8004058:	d901      	bls.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e077      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800405e:	4b3f      	ldr	r3, [pc, #252]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	2380      	movs	r3, #128	; 0x80
 8004064:	005b      	lsls	r3, r3, #1
 8004066:	4013      	ands	r3, r2
 8004068:	d0f0      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800406a:	4b3b      	ldr	r3, [pc, #236]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800406c:	6a1a      	ldr	r2, [r3, #32]
 800406e:	23c0      	movs	r3, #192	; 0xc0
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	4013      	ands	r3, r2
 8004074:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d034      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	23c0      	movs	r3, #192	; 0xc0
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	4013      	ands	r3, r2
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	429a      	cmp	r2, r3
 800408a:	d02c      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800408c:	4b32      	ldr	r3, [pc, #200]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	4a33      	ldr	r2, [pc, #204]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004092:	4013      	ands	r3, r2
 8004094:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004096:	4b30      	ldr	r3, [pc, #192]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004098:	6a1a      	ldr	r2, [r3, #32]
 800409a:	4b2f      	ldr	r3, [pc, #188]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800409c:	2180      	movs	r1, #128	; 0x80
 800409e:	0249      	lsls	r1, r1, #9
 80040a0:	430a      	orrs	r2, r1
 80040a2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040a4:	4b2c      	ldr	r3, [pc, #176]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80040a6:	6a1a      	ldr	r2, [r3, #32]
 80040a8:	4b2b      	ldr	r3, [pc, #172]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80040aa:	492e      	ldr	r1, [pc, #184]	; (8004164 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80040ac:	400a      	ands	r2, r1
 80040ae:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80040b0:	4b29      	ldr	r3, [pc, #164]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2201      	movs	r2, #1
 80040ba:	4013      	ands	r3, r2
 80040bc:	d013      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040be:	f7ff f8a1 	bl	8003204 <HAL_GetTick>
 80040c2:	0003      	movs	r3, r0
 80040c4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040c6:	e009      	b.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c8:	f7ff f89c 	bl	8003204 <HAL_GetTick>
 80040cc:	0002      	movs	r2, r0
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	4a25      	ldr	r2, [pc, #148]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d901      	bls.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e038      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040dc:	4b1e      	ldr	r3, [pc, #120]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	2202      	movs	r2, #2
 80040e2:	4013      	ands	r3, r2
 80040e4:	d0f0      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040e6:	4b1c      	ldr	r3, [pc, #112]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	4a1d      	ldr	r2, [pc, #116]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80040ec:	4013      	ands	r3, r2
 80040ee:	0019      	movs	r1, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685a      	ldr	r2, [r3, #4]
 80040f4:	4b18      	ldr	r3, [pc, #96]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80040f6:	430a      	orrs	r2, r1
 80040f8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040fa:	2317      	movs	r3, #23
 80040fc:	18fb      	adds	r3, r7, r3
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d105      	bne.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004104:	4b14      	ldr	r3, [pc, #80]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004106:	69da      	ldr	r2, [r3, #28]
 8004108:	4b13      	ldr	r3, [pc, #76]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800410a:	4918      	ldr	r1, [pc, #96]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800410c:	400a      	ands	r2, r1
 800410e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2201      	movs	r2, #1
 8004116:	4013      	ands	r3, r2
 8004118:	d009      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800411a:	4b0f      	ldr	r3, [pc, #60]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800411c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800411e:	2203      	movs	r2, #3
 8004120:	4393      	bics	r3, r2
 8004122:	0019      	movs	r1, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689a      	ldr	r2, [r3, #8]
 8004128:	4b0b      	ldr	r3, [pc, #44]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800412a:	430a      	orrs	r2, r1
 800412c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2220      	movs	r2, #32
 8004134:	4013      	ands	r3, r2
 8004136:	d009      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004138:	4b07      	ldr	r3, [pc, #28]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800413a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800413c:	2210      	movs	r2, #16
 800413e:	4393      	bics	r3, r2
 8004140:	0019      	movs	r1, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	68da      	ldr	r2, [r3, #12]
 8004146:	4b04      	ldr	r3, [pc, #16]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004148:	430a      	orrs	r2, r1
 800414a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	0018      	movs	r0, r3
 8004150:	46bd      	mov	sp, r7
 8004152:	b006      	add	sp, #24
 8004154:	bd80      	pop	{r7, pc}
 8004156:	46c0      	nop			; (mov r8, r8)
 8004158:	40021000 	.word	0x40021000
 800415c:	40007000 	.word	0x40007000
 8004160:	fffffcff 	.word	0xfffffcff
 8004164:	fffeffff 	.word	0xfffeffff
 8004168:	00001388 	.word	0x00001388
 800416c:	efffffff 	.word	0xefffffff

08004170 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e0a8      	b.n	80042d4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004186:	2b00      	cmp	r3, #0
 8004188:	d109      	bne.n	800419e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685a      	ldr	r2, [r3, #4]
 800418e:	2382      	movs	r3, #130	; 0x82
 8004190:	005b      	lsls	r3, r3, #1
 8004192:	429a      	cmp	r2, r3
 8004194:	d009      	beq.n	80041aa <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	61da      	str	r2, [r3, #28]
 800419c:	e005      	b.n	80041aa <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	225d      	movs	r2, #93	; 0x5d
 80041b4:	5c9b      	ldrb	r3, [r3, r2]
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d107      	bne.n	80041cc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	225c      	movs	r2, #92	; 0x5c
 80041c0:	2100      	movs	r1, #0
 80041c2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	0018      	movs	r0, r3
 80041c8:	f7fe fdfe 	bl	8002dc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	225d      	movs	r2, #93	; 0x5d
 80041d0:	2102      	movs	r1, #2
 80041d2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2140      	movs	r1, #64	; 0x40
 80041e0:	438a      	bics	r2, r1
 80041e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68da      	ldr	r2, [r3, #12]
 80041e8:	23e0      	movs	r3, #224	; 0xe0
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d902      	bls.n	80041f6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80041f0:	2300      	movs	r3, #0
 80041f2:	60fb      	str	r3, [r7, #12]
 80041f4:	e002      	b.n	80041fc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80041f6:	2380      	movs	r3, #128	; 0x80
 80041f8:	015b      	lsls	r3, r3, #5
 80041fa:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	68da      	ldr	r2, [r3, #12]
 8004200:	23f0      	movs	r3, #240	; 0xf0
 8004202:	011b      	lsls	r3, r3, #4
 8004204:	429a      	cmp	r2, r3
 8004206:	d008      	beq.n	800421a <HAL_SPI_Init+0xaa>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	68da      	ldr	r2, [r3, #12]
 800420c:	23e0      	movs	r3, #224	; 0xe0
 800420e:	00db      	lsls	r3, r3, #3
 8004210:	429a      	cmp	r2, r3
 8004212:	d002      	beq.n	800421a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685a      	ldr	r2, [r3, #4]
 800421e:	2382      	movs	r3, #130	; 0x82
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	401a      	ands	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6899      	ldr	r1, [r3, #8]
 8004228:	2384      	movs	r3, #132	; 0x84
 800422a:	021b      	lsls	r3, r3, #8
 800422c:	400b      	ands	r3, r1
 800422e:	431a      	orrs	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	691b      	ldr	r3, [r3, #16]
 8004234:	2102      	movs	r1, #2
 8004236:	400b      	ands	r3, r1
 8004238:	431a      	orrs	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	2101      	movs	r1, #1
 8004240:	400b      	ands	r3, r1
 8004242:	431a      	orrs	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6999      	ldr	r1, [r3, #24]
 8004248:	2380      	movs	r3, #128	; 0x80
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	400b      	ands	r3, r1
 800424e:	431a      	orrs	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	69db      	ldr	r3, [r3, #28]
 8004254:	2138      	movs	r1, #56	; 0x38
 8004256:	400b      	ands	r3, r1
 8004258:	431a      	orrs	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a1b      	ldr	r3, [r3, #32]
 800425e:	2180      	movs	r1, #128	; 0x80
 8004260:	400b      	ands	r3, r1
 8004262:	431a      	orrs	r2, r3
 8004264:	0011      	movs	r1, r2
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800426a:	2380      	movs	r3, #128	; 0x80
 800426c:	019b      	lsls	r3, r3, #6
 800426e:	401a      	ands	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	0c1b      	lsrs	r3, r3, #16
 800427e:	2204      	movs	r2, #4
 8004280:	401a      	ands	r2, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004286:	2110      	movs	r1, #16
 8004288:	400b      	ands	r3, r1
 800428a:	431a      	orrs	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004290:	2108      	movs	r1, #8
 8004292:	400b      	ands	r3, r1
 8004294:	431a      	orrs	r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68d9      	ldr	r1, [r3, #12]
 800429a:	23f0      	movs	r3, #240	; 0xf0
 800429c:	011b      	lsls	r3, r3, #4
 800429e:	400b      	ands	r3, r1
 80042a0:	431a      	orrs	r2, r3
 80042a2:	0011      	movs	r1, r2
 80042a4:	68fa      	ldr	r2, [r7, #12]
 80042a6:	2380      	movs	r3, #128	; 0x80
 80042a8:	015b      	lsls	r3, r3, #5
 80042aa:	401a      	ands	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	69da      	ldr	r2, [r3, #28]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4907      	ldr	r1, [pc, #28]	; (80042dc <HAL_SPI_Init+0x16c>)
 80042c0:	400a      	ands	r2, r1
 80042c2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	225d      	movs	r2, #93	; 0x5d
 80042ce:	2101      	movs	r1, #1
 80042d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	0018      	movs	r0, r3
 80042d6:	46bd      	mov	sp, r7
 80042d8:	b004      	add	sp, #16
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	fffff7ff 	.word	0xfffff7ff

080042e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d101      	bne.n	80042f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e044      	b.n	800437c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d107      	bne.n	800430a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2278      	movs	r2, #120	; 0x78
 80042fe:	2100      	movs	r1, #0
 8004300:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	0018      	movs	r0, r3
 8004306:	f7fe fdd1 	bl	8002eac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2224      	movs	r2, #36	; 0x24
 800430e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2101      	movs	r1, #1
 800431c:	438a      	bics	r2, r1
 800431e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	0018      	movs	r0, r3
 8004324:	f000 f8d0 	bl	80044c8 <UART_SetConfig>
 8004328:	0003      	movs	r3, r0
 800432a:	2b01      	cmp	r3, #1
 800432c:	d101      	bne.n	8004332 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e024      	b.n	800437c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004336:	2b00      	cmp	r3, #0
 8004338:	d003      	beq.n	8004342 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	0018      	movs	r0, r3
 800433e:	f000 fa03 	bl	8004748 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	490d      	ldr	r1, [pc, #52]	; (8004384 <HAL_UART_Init+0xa4>)
 800434e:	400a      	ands	r2, r1
 8004350:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2108      	movs	r1, #8
 800435e:	438a      	bics	r2, r1
 8004360:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2101      	movs	r1, #1
 800436e:	430a      	orrs	r2, r1
 8004370:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	0018      	movs	r0, r3
 8004376:	f000 fa9b 	bl	80048b0 <UART_CheckIdleState>
 800437a:	0003      	movs	r3, r0
}
 800437c:	0018      	movs	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	b002      	add	sp, #8
 8004382:	bd80      	pop	{r7, pc}
 8004384:	fffff7ff 	.word	0xfffff7ff

08004388 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b08a      	sub	sp, #40	; 0x28
 800438c:	af02      	add	r7, sp, #8
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	603b      	str	r3, [r7, #0]
 8004394:	1dbb      	adds	r3, r7, #6
 8004396:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800439c:	2b20      	cmp	r3, #32
 800439e:	d000      	beq.n	80043a2 <HAL_UART_Transmit+0x1a>
 80043a0:	e08d      	b.n	80044be <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_UART_Transmit+0x28>
 80043a8:	1dbb      	adds	r3, r7, #6
 80043aa:	881b      	ldrh	r3, [r3, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d101      	bne.n	80043b4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e085      	b.n	80044c0 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	689a      	ldr	r2, [r3, #8]
 80043b8:	2380      	movs	r3, #128	; 0x80
 80043ba:	015b      	lsls	r3, r3, #5
 80043bc:	429a      	cmp	r2, r3
 80043be:	d109      	bne.n	80043d4 <HAL_UART_Transmit+0x4c>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d105      	bne.n	80043d4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	2201      	movs	r2, #1
 80043cc:	4013      	ands	r3, r2
 80043ce:	d001      	beq.n	80043d4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e075      	b.n	80044c0 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2284      	movs	r2, #132	; 0x84
 80043d8:	2100      	movs	r1, #0
 80043da:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2221      	movs	r2, #33	; 0x21
 80043e0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043e2:	f7fe ff0f 	bl	8003204 <HAL_GetTick>
 80043e6:	0003      	movs	r3, r0
 80043e8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	1dba      	adds	r2, r7, #6
 80043ee:	2150      	movs	r1, #80	; 0x50
 80043f0:	8812      	ldrh	r2, [r2, #0]
 80043f2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	1dba      	adds	r2, r7, #6
 80043f8:	2152      	movs	r1, #82	; 0x52
 80043fa:	8812      	ldrh	r2, [r2, #0]
 80043fc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	689a      	ldr	r2, [r3, #8]
 8004402:	2380      	movs	r3, #128	; 0x80
 8004404:	015b      	lsls	r3, r3, #5
 8004406:	429a      	cmp	r2, r3
 8004408:	d108      	bne.n	800441c <HAL_UART_Transmit+0x94>
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d104      	bne.n	800441c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8004412:	2300      	movs	r3, #0
 8004414:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	61bb      	str	r3, [r7, #24]
 800441a:	e003      	b.n	8004424 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004420:	2300      	movs	r3, #0
 8004422:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004424:	e030      	b.n	8004488 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	9300      	str	r3, [sp, #0]
 800442e:	0013      	movs	r3, r2
 8004430:	2200      	movs	r2, #0
 8004432:	2180      	movs	r1, #128	; 0x80
 8004434:	f000 fae4 	bl	8004a00 <UART_WaitOnFlagUntilTimeout>
 8004438:	1e03      	subs	r3, r0, #0
 800443a:	d004      	beq.n	8004446 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2220      	movs	r2, #32
 8004440:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e03c      	b.n	80044c0 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10b      	bne.n	8004464 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800444c:	69bb      	ldr	r3, [r7, #24]
 800444e:	881a      	ldrh	r2, [r3, #0]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	05d2      	lsls	r2, r2, #23
 8004456:	0dd2      	lsrs	r2, r2, #23
 8004458:	b292      	uxth	r2, r2
 800445a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	3302      	adds	r3, #2
 8004460:	61bb      	str	r3, [r7, #24]
 8004462:	e008      	b.n	8004476 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	781a      	ldrb	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	b292      	uxth	r2, r2
 800446e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	3301      	adds	r3, #1
 8004474:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2252      	movs	r2, #82	; 0x52
 800447a:	5a9b      	ldrh	r3, [r3, r2]
 800447c:	b29b      	uxth	r3, r3
 800447e:	3b01      	subs	r3, #1
 8004480:	b299      	uxth	r1, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2252      	movs	r2, #82	; 0x52
 8004486:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2252      	movs	r2, #82	; 0x52
 800448c:	5a9b      	ldrh	r3, [r3, r2]
 800448e:	b29b      	uxth	r3, r3
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1c8      	bne.n	8004426 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	68f8      	ldr	r0, [r7, #12]
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	9300      	str	r3, [sp, #0]
 800449c:	0013      	movs	r3, r2
 800449e:	2200      	movs	r2, #0
 80044a0:	2140      	movs	r1, #64	; 0x40
 80044a2:	f000 faad 	bl	8004a00 <UART_WaitOnFlagUntilTimeout>
 80044a6:	1e03      	subs	r3, r0, #0
 80044a8:	d004      	beq.n	80044b4 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2220      	movs	r2, #32
 80044ae:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	e005      	b.n	80044c0 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2220      	movs	r2, #32
 80044b8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80044ba:	2300      	movs	r3, #0
 80044bc:	e000      	b.n	80044c0 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80044be:	2302      	movs	r3, #2
  }
}
 80044c0:	0018      	movs	r0, r3
 80044c2:	46bd      	mov	sp, r7
 80044c4:	b008      	add	sp, #32
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b088      	sub	sp, #32
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044d0:	231e      	movs	r3, #30
 80044d2:	18fb      	adds	r3, r7, r3
 80044d4:	2200      	movs	r2, #0
 80044d6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	691b      	ldr	r3, [r3, #16]
 80044e0:	431a      	orrs	r2, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	431a      	orrs	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	69db      	ldr	r3, [r3, #28]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a8d      	ldr	r2, [pc, #564]	; (800472c <UART_SetConfig+0x264>)
 80044f8:	4013      	ands	r3, r2
 80044fa:	0019      	movs	r1, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	430a      	orrs	r2, r1
 8004504:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	4a88      	ldr	r2, [pc, #544]	; (8004730 <UART_SetConfig+0x268>)
 800450e:	4013      	ands	r3, r2
 8004510:	0019      	movs	r1, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	68da      	ldr	r2, [r3, #12]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	430a      	orrs	r2, r1
 800451c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a1b      	ldr	r3, [r3, #32]
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	4a7f      	ldr	r2, [pc, #508]	; (8004734 <UART_SetConfig+0x26c>)
 8004536:	4013      	ands	r3, r2
 8004538:	0019      	movs	r1, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	697a      	ldr	r2, [r7, #20]
 8004540:	430a      	orrs	r2, r1
 8004542:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a7b      	ldr	r2, [pc, #492]	; (8004738 <UART_SetConfig+0x270>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d127      	bne.n	800459e <UART_SetConfig+0xd6>
 800454e:	4b7b      	ldr	r3, [pc, #492]	; (800473c <UART_SetConfig+0x274>)
 8004550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004552:	2203      	movs	r2, #3
 8004554:	4013      	ands	r3, r2
 8004556:	2b03      	cmp	r3, #3
 8004558:	d00d      	beq.n	8004576 <UART_SetConfig+0xae>
 800455a:	d81b      	bhi.n	8004594 <UART_SetConfig+0xcc>
 800455c:	2b02      	cmp	r3, #2
 800455e:	d014      	beq.n	800458a <UART_SetConfig+0xc2>
 8004560:	d818      	bhi.n	8004594 <UART_SetConfig+0xcc>
 8004562:	2b00      	cmp	r3, #0
 8004564:	d002      	beq.n	800456c <UART_SetConfig+0xa4>
 8004566:	2b01      	cmp	r3, #1
 8004568:	d00a      	beq.n	8004580 <UART_SetConfig+0xb8>
 800456a:	e013      	b.n	8004594 <UART_SetConfig+0xcc>
 800456c:	231f      	movs	r3, #31
 800456e:	18fb      	adds	r3, r7, r3
 8004570:	2200      	movs	r2, #0
 8004572:	701a      	strb	r2, [r3, #0]
 8004574:	e021      	b.n	80045ba <UART_SetConfig+0xf2>
 8004576:	231f      	movs	r3, #31
 8004578:	18fb      	adds	r3, r7, r3
 800457a:	2202      	movs	r2, #2
 800457c:	701a      	strb	r2, [r3, #0]
 800457e:	e01c      	b.n	80045ba <UART_SetConfig+0xf2>
 8004580:	231f      	movs	r3, #31
 8004582:	18fb      	adds	r3, r7, r3
 8004584:	2204      	movs	r2, #4
 8004586:	701a      	strb	r2, [r3, #0]
 8004588:	e017      	b.n	80045ba <UART_SetConfig+0xf2>
 800458a:	231f      	movs	r3, #31
 800458c:	18fb      	adds	r3, r7, r3
 800458e:	2208      	movs	r2, #8
 8004590:	701a      	strb	r2, [r3, #0]
 8004592:	e012      	b.n	80045ba <UART_SetConfig+0xf2>
 8004594:	231f      	movs	r3, #31
 8004596:	18fb      	adds	r3, r7, r3
 8004598:	2210      	movs	r2, #16
 800459a:	701a      	strb	r2, [r3, #0]
 800459c:	e00d      	b.n	80045ba <UART_SetConfig+0xf2>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a67      	ldr	r2, [pc, #412]	; (8004740 <UART_SetConfig+0x278>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d104      	bne.n	80045b2 <UART_SetConfig+0xea>
 80045a8:	231f      	movs	r3, #31
 80045aa:	18fb      	adds	r3, r7, r3
 80045ac:	2200      	movs	r2, #0
 80045ae:	701a      	strb	r2, [r3, #0]
 80045b0:	e003      	b.n	80045ba <UART_SetConfig+0xf2>
 80045b2:	231f      	movs	r3, #31
 80045b4:	18fb      	adds	r3, r7, r3
 80045b6:	2210      	movs	r2, #16
 80045b8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	69da      	ldr	r2, [r3, #28]
 80045be:	2380      	movs	r3, #128	; 0x80
 80045c0:	021b      	lsls	r3, r3, #8
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d15c      	bne.n	8004680 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80045c6:	231f      	movs	r3, #31
 80045c8:	18fb      	adds	r3, r7, r3
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	2b08      	cmp	r3, #8
 80045ce:	d015      	beq.n	80045fc <UART_SetConfig+0x134>
 80045d0:	dc18      	bgt.n	8004604 <UART_SetConfig+0x13c>
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d00d      	beq.n	80045f2 <UART_SetConfig+0x12a>
 80045d6:	dc15      	bgt.n	8004604 <UART_SetConfig+0x13c>
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d002      	beq.n	80045e2 <UART_SetConfig+0x11a>
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d005      	beq.n	80045ec <UART_SetConfig+0x124>
 80045e0:	e010      	b.n	8004604 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045e2:	f7ff fce1 	bl	8003fa8 <HAL_RCC_GetPCLK1Freq>
 80045e6:	0003      	movs	r3, r0
 80045e8:	61bb      	str	r3, [r7, #24]
        break;
 80045ea:	e012      	b.n	8004612 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045ec:	4b55      	ldr	r3, [pc, #340]	; (8004744 <UART_SetConfig+0x27c>)
 80045ee:	61bb      	str	r3, [r7, #24]
        break;
 80045f0:	e00f      	b.n	8004612 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045f2:	f7ff fc79 	bl	8003ee8 <HAL_RCC_GetSysClockFreq>
 80045f6:	0003      	movs	r3, r0
 80045f8:	61bb      	str	r3, [r7, #24]
        break;
 80045fa:	e00a      	b.n	8004612 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045fc:	2380      	movs	r3, #128	; 0x80
 80045fe:	021b      	lsls	r3, r3, #8
 8004600:	61bb      	str	r3, [r7, #24]
        break;
 8004602:	e006      	b.n	8004612 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004604:	2300      	movs	r3, #0
 8004606:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004608:	231e      	movs	r3, #30
 800460a:	18fb      	adds	r3, r7, r3
 800460c:	2201      	movs	r2, #1
 800460e:	701a      	strb	r2, [r3, #0]
        break;
 8004610:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d100      	bne.n	800461a <UART_SetConfig+0x152>
 8004618:	e07a      	b.n	8004710 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	005a      	lsls	r2, r3, #1
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	085b      	lsrs	r3, r3, #1
 8004624:	18d2      	adds	r2, r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	0019      	movs	r1, r3
 800462c:	0010      	movs	r0, r2
 800462e:	f7fb fd87 	bl	8000140 <__udivsi3>
 8004632:	0003      	movs	r3, r0
 8004634:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	2b0f      	cmp	r3, #15
 800463a:	d91c      	bls.n	8004676 <UART_SetConfig+0x1ae>
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	2380      	movs	r3, #128	; 0x80
 8004640:	025b      	lsls	r3, r3, #9
 8004642:	429a      	cmp	r2, r3
 8004644:	d217      	bcs.n	8004676 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	b29a      	uxth	r2, r3
 800464a:	200e      	movs	r0, #14
 800464c:	183b      	adds	r3, r7, r0
 800464e:	210f      	movs	r1, #15
 8004650:	438a      	bics	r2, r1
 8004652:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	085b      	lsrs	r3, r3, #1
 8004658:	b29b      	uxth	r3, r3
 800465a:	2207      	movs	r2, #7
 800465c:	4013      	ands	r3, r2
 800465e:	b299      	uxth	r1, r3
 8004660:	183b      	adds	r3, r7, r0
 8004662:	183a      	adds	r2, r7, r0
 8004664:	8812      	ldrh	r2, [r2, #0]
 8004666:	430a      	orrs	r2, r1
 8004668:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	183a      	adds	r2, r7, r0
 8004670:	8812      	ldrh	r2, [r2, #0]
 8004672:	60da      	str	r2, [r3, #12]
 8004674:	e04c      	b.n	8004710 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004676:	231e      	movs	r3, #30
 8004678:	18fb      	adds	r3, r7, r3
 800467a:	2201      	movs	r2, #1
 800467c:	701a      	strb	r2, [r3, #0]
 800467e:	e047      	b.n	8004710 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004680:	231f      	movs	r3, #31
 8004682:	18fb      	adds	r3, r7, r3
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	2b08      	cmp	r3, #8
 8004688:	d015      	beq.n	80046b6 <UART_SetConfig+0x1ee>
 800468a:	dc18      	bgt.n	80046be <UART_SetConfig+0x1f6>
 800468c:	2b04      	cmp	r3, #4
 800468e:	d00d      	beq.n	80046ac <UART_SetConfig+0x1e4>
 8004690:	dc15      	bgt.n	80046be <UART_SetConfig+0x1f6>
 8004692:	2b00      	cmp	r3, #0
 8004694:	d002      	beq.n	800469c <UART_SetConfig+0x1d4>
 8004696:	2b02      	cmp	r3, #2
 8004698:	d005      	beq.n	80046a6 <UART_SetConfig+0x1de>
 800469a:	e010      	b.n	80046be <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800469c:	f7ff fc84 	bl	8003fa8 <HAL_RCC_GetPCLK1Freq>
 80046a0:	0003      	movs	r3, r0
 80046a2:	61bb      	str	r3, [r7, #24]
        break;
 80046a4:	e012      	b.n	80046cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046a6:	4b27      	ldr	r3, [pc, #156]	; (8004744 <UART_SetConfig+0x27c>)
 80046a8:	61bb      	str	r3, [r7, #24]
        break;
 80046aa:	e00f      	b.n	80046cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046ac:	f7ff fc1c 	bl	8003ee8 <HAL_RCC_GetSysClockFreq>
 80046b0:	0003      	movs	r3, r0
 80046b2:	61bb      	str	r3, [r7, #24]
        break;
 80046b4:	e00a      	b.n	80046cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046b6:	2380      	movs	r3, #128	; 0x80
 80046b8:	021b      	lsls	r3, r3, #8
 80046ba:	61bb      	str	r3, [r7, #24]
        break;
 80046bc:	e006      	b.n	80046cc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80046be:	2300      	movs	r3, #0
 80046c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80046c2:	231e      	movs	r3, #30
 80046c4:	18fb      	adds	r3, r7, r3
 80046c6:	2201      	movs	r2, #1
 80046c8:	701a      	strb	r2, [r3, #0]
        break;
 80046ca:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d01e      	beq.n	8004710 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	085a      	lsrs	r2, r3, #1
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	18d2      	adds	r2, r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	0019      	movs	r1, r3
 80046e2:	0010      	movs	r0, r2
 80046e4:	f7fb fd2c 	bl	8000140 <__udivsi3>
 80046e8:	0003      	movs	r3, r0
 80046ea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	2b0f      	cmp	r3, #15
 80046f0:	d90a      	bls.n	8004708 <UART_SetConfig+0x240>
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	2380      	movs	r3, #128	; 0x80
 80046f6:	025b      	lsls	r3, r3, #9
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d205      	bcs.n	8004708 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	b29a      	uxth	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	60da      	str	r2, [r3, #12]
 8004706:	e003      	b.n	8004710 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004708:	231e      	movs	r3, #30
 800470a:	18fb      	adds	r3, r7, r3
 800470c:	2201      	movs	r2, #1
 800470e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800471c:	231e      	movs	r3, #30
 800471e:	18fb      	adds	r3, r7, r3
 8004720:	781b      	ldrb	r3, [r3, #0]
}
 8004722:	0018      	movs	r0, r3
 8004724:	46bd      	mov	sp, r7
 8004726:	b008      	add	sp, #32
 8004728:	bd80      	pop	{r7, pc}
 800472a:	46c0      	nop			; (mov r8, r8)
 800472c:	ffff69f3 	.word	0xffff69f3
 8004730:	ffffcfff 	.word	0xffffcfff
 8004734:	fffff4ff 	.word	0xfffff4ff
 8004738:	40013800 	.word	0x40013800
 800473c:	40021000 	.word	0x40021000
 8004740:	40004400 	.word	0x40004400
 8004744:	007a1200 	.word	0x007a1200

08004748 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004754:	2201      	movs	r2, #1
 8004756:	4013      	ands	r3, r2
 8004758:	d00b      	beq.n	8004772 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	4a4a      	ldr	r2, [pc, #296]	; (800488c <UART_AdvFeatureConfig+0x144>)
 8004762:	4013      	ands	r3, r2
 8004764:	0019      	movs	r1, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	430a      	orrs	r2, r1
 8004770:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004776:	2202      	movs	r2, #2
 8004778:	4013      	ands	r3, r2
 800477a:	d00b      	beq.n	8004794 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	4a43      	ldr	r2, [pc, #268]	; (8004890 <UART_AdvFeatureConfig+0x148>)
 8004784:	4013      	ands	r3, r2
 8004786:	0019      	movs	r1, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	430a      	orrs	r2, r1
 8004792:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004798:	2204      	movs	r2, #4
 800479a:	4013      	ands	r3, r2
 800479c:	d00b      	beq.n	80047b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	4a3b      	ldr	r2, [pc, #236]	; (8004894 <UART_AdvFeatureConfig+0x14c>)
 80047a6:	4013      	ands	r3, r2
 80047a8:	0019      	movs	r1, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	430a      	orrs	r2, r1
 80047b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ba:	2208      	movs	r2, #8
 80047bc:	4013      	ands	r3, r2
 80047be:	d00b      	beq.n	80047d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	4a34      	ldr	r2, [pc, #208]	; (8004898 <UART_AdvFeatureConfig+0x150>)
 80047c8:	4013      	ands	r3, r2
 80047ca:	0019      	movs	r1, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	430a      	orrs	r2, r1
 80047d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047dc:	2210      	movs	r2, #16
 80047de:	4013      	ands	r3, r2
 80047e0:	d00b      	beq.n	80047fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	4a2c      	ldr	r2, [pc, #176]	; (800489c <UART_AdvFeatureConfig+0x154>)
 80047ea:	4013      	ands	r3, r2
 80047ec:	0019      	movs	r1, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	430a      	orrs	r2, r1
 80047f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fe:	2220      	movs	r2, #32
 8004800:	4013      	ands	r3, r2
 8004802:	d00b      	beq.n	800481c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	4a25      	ldr	r2, [pc, #148]	; (80048a0 <UART_AdvFeatureConfig+0x158>)
 800480c:	4013      	ands	r3, r2
 800480e:	0019      	movs	r1, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004820:	2240      	movs	r2, #64	; 0x40
 8004822:	4013      	ands	r3, r2
 8004824:	d01d      	beq.n	8004862 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	4a1d      	ldr	r2, [pc, #116]	; (80048a4 <UART_AdvFeatureConfig+0x15c>)
 800482e:	4013      	ands	r3, r2
 8004830:	0019      	movs	r1, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	430a      	orrs	r2, r1
 800483c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004842:	2380      	movs	r3, #128	; 0x80
 8004844:	035b      	lsls	r3, r3, #13
 8004846:	429a      	cmp	r2, r3
 8004848:	d10b      	bne.n	8004862 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	4a15      	ldr	r2, [pc, #84]	; (80048a8 <UART_AdvFeatureConfig+0x160>)
 8004852:	4013      	ands	r3, r2
 8004854:	0019      	movs	r1, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004866:	2280      	movs	r2, #128	; 0x80
 8004868:	4013      	ands	r3, r2
 800486a:	d00b      	beq.n	8004884 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	4a0e      	ldr	r2, [pc, #56]	; (80048ac <UART_AdvFeatureConfig+0x164>)
 8004874:	4013      	ands	r3, r2
 8004876:	0019      	movs	r1, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	430a      	orrs	r2, r1
 8004882:	605a      	str	r2, [r3, #4]
  }
}
 8004884:	46c0      	nop			; (mov r8, r8)
 8004886:	46bd      	mov	sp, r7
 8004888:	b002      	add	sp, #8
 800488a:	bd80      	pop	{r7, pc}
 800488c:	fffdffff 	.word	0xfffdffff
 8004890:	fffeffff 	.word	0xfffeffff
 8004894:	fffbffff 	.word	0xfffbffff
 8004898:	ffff7fff 	.word	0xffff7fff
 800489c:	ffffefff 	.word	0xffffefff
 80048a0:	ffffdfff 	.word	0xffffdfff
 80048a4:	ffefffff 	.word	0xffefffff
 80048a8:	ff9fffff 	.word	0xff9fffff
 80048ac:	fff7ffff 	.word	0xfff7ffff

080048b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b092      	sub	sp, #72	; 0x48
 80048b4:	af02      	add	r7, sp, #8
 80048b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2284      	movs	r2, #132	; 0x84
 80048bc:	2100      	movs	r1, #0
 80048be:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048c0:	f7fe fca0 	bl	8003204 <HAL_GetTick>
 80048c4:	0003      	movs	r3, r0
 80048c6:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2208      	movs	r2, #8
 80048d0:	4013      	ands	r3, r2
 80048d2:	2b08      	cmp	r3, #8
 80048d4:	d12c      	bne.n	8004930 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048d8:	2280      	movs	r2, #128	; 0x80
 80048da:	0391      	lsls	r1, r2, #14
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	4a46      	ldr	r2, [pc, #280]	; (80049f8 <UART_CheckIdleState+0x148>)
 80048e0:	9200      	str	r2, [sp, #0]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f000 f88c 	bl	8004a00 <UART_WaitOnFlagUntilTimeout>
 80048e8:	1e03      	subs	r3, r0, #0
 80048ea:	d021      	beq.n	8004930 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048ec:	f3ef 8310 	mrs	r3, PRIMASK
 80048f0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80048f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80048f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80048f6:	2301      	movs	r3, #1
 80048f8:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fc:	f383 8810 	msr	PRIMASK, r3
}
 8004900:	46c0      	nop			; (mov r8, r8)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2180      	movs	r1, #128	; 0x80
 800490e:	438a      	bics	r2, r1
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004914:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004918:	f383 8810 	msr	PRIMASK, r3
}
 800491c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2220      	movs	r2, #32
 8004922:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2278      	movs	r2, #120	; 0x78
 8004928:	2100      	movs	r1, #0
 800492a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e05f      	b.n	80049f0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2204      	movs	r2, #4
 8004938:	4013      	ands	r3, r2
 800493a:	2b04      	cmp	r3, #4
 800493c:	d146      	bne.n	80049cc <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800493e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004940:	2280      	movs	r2, #128	; 0x80
 8004942:	03d1      	lsls	r1, r2, #15
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	4a2c      	ldr	r2, [pc, #176]	; (80049f8 <UART_CheckIdleState+0x148>)
 8004948:	9200      	str	r2, [sp, #0]
 800494a:	2200      	movs	r2, #0
 800494c:	f000 f858 	bl	8004a00 <UART_WaitOnFlagUntilTimeout>
 8004950:	1e03      	subs	r3, r0, #0
 8004952:	d03b      	beq.n	80049cc <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004954:	f3ef 8310 	mrs	r3, PRIMASK
 8004958:	60fb      	str	r3, [r7, #12]
  return(result);
 800495a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800495c:	637b      	str	r3, [r7, #52]	; 0x34
 800495e:	2301      	movs	r3, #1
 8004960:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	f383 8810 	msr	PRIMASK, r3
}
 8004968:	46c0      	nop			; (mov r8, r8)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4921      	ldr	r1, [pc, #132]	; (80049fc <UART_CheckIdleState+0x14c>)
 8004976:	400a      	ands	r2, r1
 8004978:	601a      	str	r2, [r3, #0]
 800497a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800497c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	f383 8810 	msr	PRIMASK, r3
}
 8004984:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004986:	f3ef 8310 	mrs	r3, PRIMASK
 800498a:	61bb      	str	r3, [r7, #24]
  return(result);
 800498c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800498e:	633b      	str	r3, [r7, #48]	; 0x30
 8004990:	2301      	movs	r3, #1
 8004992:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	f383 8810 	msr	PRIMASK, r3
}
 800499a:	46c0      	nop			; (mov r8, r8)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	689a      	ldr	r2, [r3, #8]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2101      	movs	r1, #1
 80049a8:	438a      	bics	r2, r1
 80049aa:	609a      	str	r2, [r3, #8]
 80049ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049b0:	6a3b      	ldr	r3, [r7, #32]
 80049b2:	f383 8810 	msr	PRIMASK, r3
}
 80049b6:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2280      	movs	r2, #128	; 0x80
 80049bc:	2120      	movs	r1, #32
 80049be:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2278      	movs	r2, #120	; 0x78
 80049c4:	2100      	movs	r1, #0
 80049c6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e011      	b.n	80049f0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2220      	movs	r2, #32
 80049d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2280      	movs	r2, #128	; 0x80
 80049d6:	2120      	movs	r1, #32
 80049d8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2278      	movs	r2, #120	; 0x78
 80049ea:	2100      	movs	r1, #0
 80049ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	0018      	movs	r0, r3
 80049f2:	46bd      	mov	sp, r7
 80049f4:	b010      	add	sp, #64	; 0x40
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	01ffffff 	.word	0x01ffffff
 80049fc:	fffffedf 	.word	0xfffffedf

08004a00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	603b      	str	r3, [r7, #0]
 8004a0c:	1dfb      	adds	r3, r7, #7
 8004a0e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a10:	e04b      	b.n	8004aaa <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	3301      	adds	r3, #1
 8004a16:	d048      	beq.n	8004aaa <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a18:	f7fe fbf4 	bl	8003204 <HAL_GetTick>
 8004a1c:	0002      	movs	r2, r0
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	69ba      	ldr	r2, [r7, #24]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d302      	bcc.n	8004a2e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e04b      	b.n	8004aca <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2204      	movs	r2, #4
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	d035      	beq.n	8004aaa <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	69db      	ldr	r3, [r3, #28]
 8004a44:	2208      	movs	r2, #8
 8004a46:	4013      	ands	r3, r2
 8004a48:	2b08      	cmp	r3, #8
 8004a4a:	d111      	bne.n	8004a70 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2208      	movs	r2, #8
 8004a52:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	0018      	movs	r0, r3
 8004a58:	f000 f83c 	bl	8004ad4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2284      	movs	r2, #132	; 0x84
 8004a60:	2108      	movs	r1, #8
 8004a62:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2278      	movs	r2, #120	; 0x78
 8004a68:	2100      	movs	r1, #0
 8004a6a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e02c      	b.n	8004aca <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	69da      	ldr	r2, [r3, #28]
 8004a76:	2380      	movs	r3, #128	; 0x80
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	401a      	ands	r2, r3
 8004a7c:	2380      	movs	r3, #128	; 0x80
 8004a7e:	011b      	lsls	r3, r3, #4
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d112      	bne.n	8004aaa <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2280      	movs	r2, #128	; 0x80
 8004a8a:	0112      	lsls	r2, r2, #4
 8004a8c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	0018      	movs	r0, r3
 8004a92:	f000 f81f 	bl	8004ad4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2284      	movs	r2, #132	; 0x84
 8004a9a:	2120      	movs	r1, #32
 8004a9c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2278      	movs	r2, #120	; 0x78
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e00f      	b.n	8004aca <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	69db      	ldr	r3, [r3, #28]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	425a      	negs	r2, r3
 8004aba:	4153      	adcs	r3, r2
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	001a      	movs	r2, r3
 8004ac0:	1dfb      	adds	r3, r7, #7
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d0a4      	beq.n	8004a12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	0018      	movs	r0, r3
 8004acc:	46bd      	mov	sp, r7
 8004ace:	b004      	add	sp, #16
 8004ad0:	bd80      	pop	{r7, pc}
	...

08004ad4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b08e      	sub	sp, #56	; 0x38
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004adc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ae0:	617b      	str	r3, [r7, #20]
  return(result);
 8004ae2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ae4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f383 8810 	msr	PRIMASK, r3
}
 8004af0:	46c0      	nop			; (mov r8, r8)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4926      	ldr	r1, [pc, #152]	; (8004b98 <UART_EndRxTransfer+0xc4>)
 8004afe:	400a      	ands	r2, r1
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b04:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	f383 8810 	msr	PRIMASK, r3
}
 8004b0c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b0e:	f3ef 8310 	mrs	r3, PRIMASK
 8004b12:	623b      	str	r3, [r7, #32]
  return(result);
 8004b14:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b16:	633b      	str	r3, [r7, #48]	; 0x30
 8004b18:	2301      	movs	r3, #1
 8004b1a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1e:	f383 8810 	msr	PRIMASK, r3
}
 8004b22:	46c0      	nop			; (mov r8, r8)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	689a      	ldr	r2, [r3, #8]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2101      	movs	r1, #1
 8004b30:	438a      	bics	r2, r1
 8004b32:	609a      	str	r2, [r3, #8]
 8004b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b36:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b3a:	f383 8810 	msr	PRIMASK, r3
}
 8004b3e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d118      	bne.n	8004b7a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b48:	f3ef 8310 	mrs	r3, PRIMASK
 8004b4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b4e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b52:	2301      	movs	r3, #1
 8004b54:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f383 8810 	msr	PRIMASK, r3
}
 8004b5c:	46c0      	nop			; (mov r8, r8)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2110      	movs	r1, #16
 8004b6a:	438a      	bics	r2, r1
 8004b6c:	601a      	str	r2, [r3, #0]
 8004b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	f383 8810 	msr	PRIMASK, r3
}
 8004b78:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2280      	movs	r2, #128	; 0x80
 8004b7e:	2120      	movs	r1, #32
 8004b80:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004b8e:	46c0      	nop			; (mov r8, r8)
 8004b90:	46bd      	mov	sp, r7
 8004b92:	b00e      	add	sp, #56	; 0x38
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	46c0      	nop			; (mov r8, r8)
 8004b98:	fffffedf 	.word	0xfffffedf

08004b9c <__cvt>:
 8004b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b9e:	001e      	movs	r6, r3
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	0014      	movs	r4, r2
 8004ba4:	b08b      	sub	sp, #44	; 0x2c
 8004ba6:	429e      	cmp	r6, r3
 8004ba8:	da04      	bge.n	8004bb4 <__cvt+0x18>
 8004baa:	2180      	movs	r1, #128	; 0x80
 8004bac:	0609      	lsls	r1, r1, #24
 8004bae:	1873      	adds	r3, r6, r1
 8004bb0:	001e      	movs	r6, r3
 8004bb2:	232d      	movs	r3, #45	; 0x2d
 8004bb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004bb6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004bb8:	7013      	strb	r3, [r2, #0]
 8004bba:	2320      	movs	r3, #32
 8004bbc:	2203      	movs	r2, #3
 8004bbe:	439f      	bics	r7, r3
 8004bc0:	2f46      	cmp	r7, #70	; 0x46
 8004bc2:	d007      	beq.n	8004bd4 <__cvt+0x38>
 8004bc4:	003b      	movs	r3, r7
 8004bc6:	3b45      	subs	r3, #69	; 0x45
 8004bc8:	4259      	negs	r1, r3
 8004bca:	414b      	adcs	r3, r1
 8004bcc:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004bce:	3a01      	subs	r2, #1
 8004bd0:	18cb      	adds	r3, r1, r3
 8004bd2:	9310      	str	r3, [sp, #64]	; 0x40
 8004bd4:	ab09      	add	r3, sp, #36	; 0x24
 8004bd6:	9304      	str	r3, [sp, #16]
 8004bd8:	ab08      	add	r3, sp, #32
 8004bda:	9303      	str	r3, [sp, #12]
 8004bdc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004bde:	9200      	str	r2, [sp, #0]
 8004be0:	9302      	str	r3, [sp, #8]
 8004be2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004be4:	0022      	movs	r2, r4
 8004be6:	9301      	str	r3, [sp, #4]
 8004be8:	0033      	movs	r3, r6
 8004bea:	f000 fe97 	bl	800591c <_dtoa_r>
 8004bee:	0005      	movs	r5, r0
 8004bf0:	2f47      	cmp	r7, #71	; 0x47
 8004bf2:	d102      	bne.n	8004bfa <__cvt+0x5e>
 8004bf4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004bf6:	07db      	lsls	r3, r3, #31
 8004bf8:	d528      	bpl.n	8004c4c <__cvt+0xb0>
 8004bfa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004bfc:	18eb      	adds	r3, r5, r3
 8004bfe:	9307      	str	r3, [sp, #28]
 8004c00:	2f46      	cmp	r7, #70	; 0x46
 8004c02:	d114      	bne.n	8004c2e <__cvt+0x92>
 8004c04:	782b      	ldrb	r3, [r5, #0]
 8004c06:	2b30      	cmp	r3, #48	; 0x30
 8004c08:	d10c      	bne.n	8004c24 <__cvt+0x88>
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	0020      	movs	r0, r4
 8004c10:	0031      	movs	r1, r6
 8004c12:	f7fb fc1b 	bl	800044c <__aeabi_dcmpeq>
 8004c16:	2800      	cmp	r0, #0
 8004c18:	d104      	bne.n	8004c24 <__cvt+0x88>
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004c1e:	1a9b      	subs	r3, r3, r2
 8004c20:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004c22:	6013      	str	r3, [r2, #0]
 8004c24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004c26:	9a07      	ldr	r2, [sp, #28]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	18d3      	adds	r3, r2, r3
 8004c2c:	9307      	str	r3, [sp, #28]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	2300      	movs	r3, #0
 8004c32:	0020      	movs	r0, r4
 8004c34:	0031      	movs	r1, r6
 8004c36:	f7fb fc09 	bl	800044c <__aeabi_dcmpeq>
 8004c3a:	2800      	cmp	r0, #0
 8004c3c:	d001      	beq.n	8004c42 <__cvt+0xa6>
 8004c3e:	9b07      	ldr	r3, [sp, #28]
 8004c40:	9309      	str	r3, [sp, #36]	; 0x24
 8004c42:	2230      	movs	r2, #48	; 0x30
 8004c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c46:	9907      	ldr	r1, [sp, #28]
 8004c48:	428b      	cmp	r3, r1
 8004c4a:	d306      	bcc.n	8004c5a <__cvt+0xbe>
 8004c4c:	0028      	movs	r0, r5
 8004c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c50:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004c52:	1b5b      	subs	r3, r3, r5
 8004c54:	6013      	str	r3, [r2, #0]
 8004c56:	b00b      	add	sp, #44	; 0x2c
 8004c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c5a:	1c59      	adds	r1, r3, #1
 8004c5c:	9109      	str	r1, [sp, #36]	; 0x24
 8004c5e:	701a      	strb	r2, [r3, #0]
 8004c60:	e7f0      	b.n	8004c44 <__cvt+0xa8>

08004c62 <__exponent>:
 8004c62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c64:	1c83      	adds	r3, r0, #2
 8004c66:	b087      	sub	sp, #28
 8004c68:	9303      	str	r3, [sp, #12]
 8004c6a:	0005      	movs	r5, r0
 8004c6c:	000c      	movs	r4, r1
 8004c6e:	232b      	movs	r3, #43	; 0x2b
 8004c70:	7002      	strb	r2, [r0, #0]
 8004c72:	2900      	cmp	r1, #0
 8004c74:	da01      	bge.n	8004c7a <__exponent+0x18>
 8004c76:	424c      	negs	r4, r1
 8004c78:	3302      	adds	r3, #2
 8004c7a:	706b      	strb	r3, [r5, #1]
 8004c7c:	2c09      	cmp	r4, #9
 8004c7e:	dd2f      	ble.n	8004ce0 <__exponent+0x7e>
 8004c80:	270a      	movs	r7, #10
 8004c82:	ab04      	add	r3, sp, #16
 8004c84:	1dde      	adds	r6, r3, #7
 8004c86:	0020      	movs	r0, r4
 8004c88:	0039      	movs	r1, r7
 8004c8a:	9601      	str	r6, [sp, #4]
 8004c8c:	f7fb fbc8 	bl	8000420 <__aeabi_idivmod>
 8004c90:	3e01      	subs	r6, #1
 8004c92:	3130      	adds	r1, #48	; 0x30
 8004c94:	0020      	movs	r0, r4
 8004c96:	7031      	strb	r1, [r6, #0]
 8004c98:	0039      	movs	r1, r7
 8004c9a:	9402      	str	r4, [sp, #8]
 8004c9c:	f7fb fada 	bl	8000254 <__divsi3>
 8004ca0:	9b02      	ldr	r3, [sp, #8]
 8004ca2:	0004      	movs	r4, r0
 8004ca4:	2b63      	cmp	r3, #99	; 0x63
 8004ca6:	dcee      	bgt.n	8004c86 <__exponent+0x24>
 8004ca8:	9b01      	ldr	r3, [sp, #4]
 8004caa:	3430      	adds	r4, #48	; 0x30
 8004cac:	1e9a      	subs	r2, r3, #2
 8004cae:	0013      	movs	r3, r2
 8004cb0:	9903      	ldr	r1, [sp, #12]
 8004cb2:	7014      	strb	r4, [r2, #0]
 8004cb4:	a804      	add	r0, sp, #16
 8004cb6:	3007      	adds	r0, #7
 8004cb8:	4298      	cmp	r0, r3
 8004cba:	d80c      	bhi.n	8004cd6 <__exponent+0x74>
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	4282      	cmp	r2, r0
 8004cc0:	d804      	bhi.n	8004ccc <__exponent+0x6a>
 8004cc2:	aa04      	add	r2, sp, #16
 8004cc4:	3309      	adds	r3, #9
 8004cc6:	189b      	adds	r3, r3, r2
 8004cc8:	9a01      	ldr	r2, [sp, #4]
 8004cca:	1a9b      	subs	r3, r3, r2
 8004ccc:	9a03      	ldr	r2, [sp, #12]
 8004cce:	18d3      	adds	r3, r2, r3
 8004cd0:	1b58      	subs	r0, r3, r5
 8004cd2:	b007      	add	sp, #28
 8004cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cd6:	7818      	ldrb	r0, [r3, #0]
 8004cd8:	3301      	adds	r3, #1
 8004cda:	7008      	strb	r0, [r1, #0]
 8004cdc:	3101      	adds	r1, #1
 8004cde:	e7e9      	b.n	8004cb4 <__exponent+0x52>
 8004ce0:	2330      	movs	r3, #48	; 0x30
 8004ce2:	3430      	adds	r4, #48	; 0x30
 8004ce4:	70ab      	strb	r3, [r5, #2]
 8004ce6:	70ec      	strb	r4, [r5, #3]
 8004ce8:	1d2b      	adds	r3, r5, #4
 8004cea:	e7f1      	b.n	8004cd0 <__exponent+0x6e>

08004cec <_printf_float>:
 8004cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cee:	b095      	sub	sp, #84	; 0x54
 8004cf0:	000c      	movs	r4, r1
 8004cf2:	9208      	str	r2, [sp, #32]
 8004cf4:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8004cf8:	0007      	movs	r7, r0
 8004cfa:	f000 fcf5 	bl	80056e8 <_localeconv_r>
 8004cfe:	6803      	ldr	r3, [r0, #0]
 8004d00:	0018      	movs	r0, r3
 8004d02:	930c      	str	r3, [sp, #48]	; 0x30
 8004d04:	f7fb fa00 	bl	8000108 <strlen>
 8004d08:	2300      	movs	r3, #0
 8004d0a:	9312      	str	r3, [sp, #72]	; 0x48
 8004d0c:	7e23      	ldrb	r3, [r4, #24]
 8004d0e:	2207      	movs	r2, #7
 8004d10:	930a      	str	r3, [sp, #40]	; 0x28
 8004d12:	6823      	ldr	r3, [r4, #0]
 8004d14:	900d      	str	r0, [sp, #52]	; 0x34
 8004d16:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d1a:	682b      	ldr	r3, [r5, #0]
 8004d1c:	05c9      	lsls	r1, r1, #23
 8004d1e:	d547      	bpl.n	8004db0 <_printf_float+0xc4>
 8004d20:	189b      	adds	r3, r3, r2
 8004d22:	4393      	bics	r3, r2
 8004d24:	001a      	movs	r2, r3
 8004d26:	3208      	adds	r2, #8
 8004d28:	602a      	str	r2, [r5, #0]
 8004d2a:	681e      	ldr	r6, [r3, #0]
 8004d2c:	685d      	ldr	r5, [r3, #4]
 8004d2e:	0032      	movs	r2, r6
 8004d30:	002b      	movs	r3, r5
 8004d32:	64a2      	str	r2, [r4, #72]	; 0x48
 8004d34:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004d36:	2201      	movs	r2, #1
 8004d38:	006b      	lsls	r3, r5, #1
 8004d3a:	085b      	lsrs	r3, r3, #1
 8004d3c:	930e      	str	r3, [sp, #56]	; 0x38
 8004d3e:	0030      	movs	r0, r6
 8004d40:	4bab      	ldr	r3, [pc, #684]	; (8004ff0 <_printf_float+0x304>)
 8004d42:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004d44:	4252      	negs	r2, r2
 8004d46:	f7fd f94d 	bl	8001fe4 <__aeabi_dcmpun>
 8004d4a:	2800      	cmp	r0, #0
 8004d4c:	d132      	bne.n	8004db4 <_printf_float+0xc8>
 8004d4e:	2201      	movs	r2, #1
 8004d50:	0030      	movs	r0, r6
 8004d52:	4ba7      	ldr	r3, [pc, #668]	; (8004ff0 <_printf_float+0x304>)
 8004d54:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004d56:	4252      	negs	r2, r2
 8004d58:	f7fb fb88 	bl	800046c <__aeabi_dcmple>
 8004d5c:	2800      	cmp	r0, #0
 8004d5e:	d129      	bne.n	8004db4 <_printf_float+0xc8>
 8004d60:	2200      	movs	r2, #0
 8004d62:	2300      	movs	r3, #0
 8004d64:	0030      	movs	r0, r6
 8004d66:	0029      	movs	r1, r5
 8004d68:	f7fb fb76 	bl	8000458 <__aeabi_dcmplt>
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	d003      	beq.n	8004d78 <_printf_float+0x8c>
 8004d70:	0023      	movs	r3, r4
 8004d72:	222d      	movs	r2, #45	; 0x2d
 8004d74:	3343      	adds	r3, #67	; 0x43
 8004d76:	701a      	strb	r2, [r3, #0]
 8004d78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d7a:	4d9e      	ldr	r5, [pc, #632]	; (8004ff4 <_printf_float+0x308>)
 8004d7c:	2b47      	cmp	r3, #71	; 0x47
 8004d7e:	d900      	bls.n	8004d82 <_printf_float+0x96>
 8004d80:	4d9d      	ldr	r5, [pc, #628]	; (8004ff8 <_printf_float+0x30c>)
 8004d82:	2303      	movs	r3, #3
 8004d84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d86:	6123      	str	r3, [r4, #16]
 8004d88:	3301      	adds	r3, #1
 8004d8a:	439a      	bics	r2, r3
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	6022      	str	r2, [r4, #0]
 8004d90:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d94:	0021      	movs	r1, r4
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	0038      	movs	r0, r7
 8004d9a:	9b08      	ldr	r3, [sp, #32]
 8004d9c:	aa13      	add	r2, sp, #76	; 0x4c
 8004d9e:	f000 f9fb 	bl	8005198 <_printf_common>
 8004da2:	3001      	adds	r0, #1
 8004da4:	d000      	beq.n	8004da8 <_printf_float+0xbc>
 8004da6:	e0a3      	b.n	8004ef0 <_printf_float+0x204>
 8004da8:	2001      	movs	r0, #1
 8004daa:	4240      	negs	r0, r0
 8004dac:	b015      	add	sp, #84	; 0x54
 8004dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004db0:	3307      	adds	r3, #7
 8004db2:	e7b6      	b.n	8004d22 <_printf_float+0x36>
 8004db4:	0032      	movs	r2, r6
 8004db6:	002b      	movs	r3, r5
 8004db8:	0030      	movs	r0, r6
 8004dba:	0029      	movs	r1, r5
 8004dbc:	f7fd f912 	bl	8001fe4 <__aeabi_dcmpun>
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	d00b      	beq.n	8004ddc <_printf_float+0xf0>
 8004dc4:	2d00      	cmp	r5, #0
 8004dc6:	da03      	bge.n	8004dd0 <_printf_float+0xe4>
 8004dc8:	0023      	movs	r3, r4
 8004dca:	222d      	movs	r2, #45	; 0x2d
 8004dcc:	3343      	adds	r3, #67	; 0x43
 8004dce:	701a      	strb	r2, [r3, #0]
 8004dd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dd2:	4d8a      	ldr	r5, [pc, #552]	; (8004ffc <_printf_float+0x310>)
 8004dd4:	2b47      	cmp	r3, #71	; 0x47
 8004dd6:	d9d4      	bls.n	8004d82 <_printf_float+0x96>
 8004dd8:	4d89      	ldr	r5, [pc, #548]	; (8005000 <_printf_float+0x314>)
 8004dda:	e7d2      	b.n	8004d82 <_printf_float+0x96>
 8004ddc:	2220      	movs	r2, #32
 8004dde:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004de0:	6863      	ldr	r3, [r4, #4]
 8004de2:	4391      	bics	r1, r2
 8004de4:	910e      	str	r1, [sp, #56]	; 0x38
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	d14a      	bne.n	8004e80 <_printf_float+0x194>
 8004dea:	3307      	adds	r3, #7
 8004dec:	6063      	str	r3, [r4, #4]
 8004dee:	2380      	movs	r3, #128	; 0x80
 8004df0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004df2:	00db      	lsls	r3, r3, #3
 8004df4:	4313      	orrs	r3, r2
 8004df6:	2200      	movs	r2, #0
 8004df8:	9206      	str	r2, [sp, #24]
 8004dfa:	aa12      	add	r2, sp, #72	; 0x48
 8004dfc:	9205      	str	r2, [sp, #20]
 8004dfe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e00:	6023      	str	r3, [r4, #0]
 8004e02:	9204      	str	r2, [sp, #16]
 8004e04:	aa11      	add	r2, sp, #68	; 0x44
 8004e06:	9203      	str	r2, [sp, #12]
 8004e08:	2223      	movs	r2, #35	; 0x23
 8004e0a:	a908      	add	r1, sp, #32
 8004e0c:	9301      	str	r3, [sp, #4]
 8004e0e:	6863      	ldr	r3, [r4, #4]
 8004e10:	1852      	adds	r2, r2, r1
 8004e12:	9202      	str	r2, [sp, #8]
 8004e14:	9300      	str	r3, [sp, #0]
 8004e16:	0032      	movs	r2, r6
 8004e18:	002b      	movs	r3, r5
 8004e1a:	0038      	movs	r0, r7
 8004e1c:	f7ff febe 	bl	8004b9c <__cvt>
 8004e20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e22:	0005      	movs	r5, r0
 8004e24:	2b47      	cmp	r3, #71	; 0x47
 8004e26:	d109      	bne.n	8004e3c <_printf_float+0x150>
 8004e28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004e2a:	1cda      	adds	r2, r3, #3
 8004e2c:	db02      	blt.n	8004e34 <_printf_float+0x148>
 8004e2e:	6862      	ldr	r2, [r4, #4]
 8004e30:	4293      	cmp	r3, r2
 8004e32:	dd49      	ble.n	8004ec8 <_printf_float+0x1dc>
 8004e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e36:	3b02      	subs	r3, #2
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	930a      	str	r3, [sp, #40]	; 0x28
 8004e3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e3e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004e40:	2b65      	cmp	r3, #101	; 0x65
 8004e42:	d824      	bhi.n	8004e8e <_printf_float+0x1a2>
 8004e44:	0020      	movs	r0, r4
 8004e46:	001a      	movs	r2, r3
 8004e48:	3901      	subs	r1, #1
 8004e4a:	3050      	adds	r0, #80	; 0x50
 8004e4c:	9111      	str	r1, [sp, #68]	; 0x44
 8004e4e:	f7ff ff08 	bl	8004c62 <__exponent>
 8004e52:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004e54:	900b      	str	r0, [sp, #44]	; 0x2c
 8004e56:	1813      	adds	r3, r2, r0
 8004e58:	6123      	str	r3, [r4, #16]
 8004e5a:	2a01      	cmp	r2, #1
 8004e5c:	dc02      	bgt.n	8004e64 <_printf_float+0x178>
 8004e5e:	6822      	ldr	r2, [r4, #0]
 8004e60:	07d2      	lsls	r2, r2, #31
 8004e62:	d501      	bpl.n	8004e68 <_printf_float+0x17c>
 8004e64:	3301      	adds	r3, #1
 8004e66:	6123      	str	r3, [r4, #16]
 8004e68:	2323      	movs	r3, #35	; 0x23
 8004e6a:	aa08      	add	r2, sp, #32
 8004e6c:	189b      	adds	r3, r3, r2
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d100      	bne.n	8004e76 <_printf_float+0x18a>
 8004e74:	e78d      	b.n	8004d92 <_printf_float+0xa6>
 8004e76:	0023      	movs	r3, r4
 8004e78:	222d      	movs	r2, #45	; 0x2d
 8004e7a:	3343      	adds	r3, #67	; 0x43
 8004e7c:	701a      	strb	r2, [r3, #0]
 8004e7e:	e788      	b.n	8004d92 <_printf_float+0xa6>
 8004e80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e82:	2a47      	cmp	r2, #71	; 0x47
 8004e84:	d1b3      	bne.n	8004dee <_printf_float+0x102>
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1b1      	bne.n	8004dee <_printf_float+0x102>
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	e7ae      	b.n	8004dec <_printf_float+0x100>
 8004e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e90:	2b66      	cmp	r3, #102	; 0x66
 8004e92:	d11b      	bne.n	8004ecc <_printf_float+0x1e0>
 8004e94:	6863      	ldr	r3, [r4, #4]
 8004e96:	2900      	cmp	r1, #0
 8004e98:	dd09      	ble.n	8004eae <_printf_float+0x1c2>
 8004e9a:	6121      	str	r1, [r4, #16]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d102      	bne.n	8004ea6 <_printf_float+0x1ba>
 8004ea0:	6822      	ldr	r2, [r4, #0]
 8004ea2:	07d2      	lsls	r2, r2, #31
 8004ea4:	d50b      	bpl.n	8004ebe <_printf_float+0x1d2>
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	185b      	adds	r3, r3, r1
 8004eaa:	6123      	str	r3, [r4, #16]
 8004eac:	e007      	b.n	8004ebe <_printf_float+0x1d2>
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d103      	bne.n	8004eba <_printf_float+0x1ce>
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	6821      	ldr	r1, [r4, #0]
 8004eb6:	4211      	tst	r1, r2
 8004eb8:	d000      	beq.n	8004ebc <_printf_float+0x1d0>
 8004eba:	1c9a      	adds	r2, r3, #2
 8004ebc:	6122      	str	r2, [r4, #16]
 8004ebe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004ec0:	65a3      	str	r3, [r4, #88]	; 0x58
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ec6:	e7cf      	b.n	8004e68 <_printf_float+0x17c>
 8004ec8:	2367      	movs	r3, #103	; 0x67
 8004eca:	930a      	str	r3, [sp, #40]	; 0x28
 8004ecc:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004ece:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ed0:	4299      	cmp	r1, r3
 8004ed2:	db06      	blt.n	8004ee2 <_printf_float+0x1f6>
 8004ed4:	6823      	ldr	r3, [r4, #0]
 8004ed6:	6121      	str	r1, [r4, #16]
 8004ed8:	07db      	lsls	r3, r3, #31
 8004eda:	d5f0      	bpl.n	8004ebe <_printf_float+0x1d2>
 8004edc:	3101      	adds	r1, #1
 8004ede:	6121      	str	r1, [r4, #16]
 8004ee0:	e7ed      	b.n	8004ebe <_printf_float+0x1d2>
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	2900      	cmp	r1, #0
 8004ee6:	dc01      	bgt.n	8004eec <_printf_float+0x200>
 8004ee8:	1892      	adds	r2, r2, r2
 8004eea:	1a52      	subs	r2, r2, r1
 8004eec:	189b      	adds	r3, r3, r2
 8004eee:	e7dc      	b.n	8004eaa <_printf_float+0x1be>
 8004ef0:	6822      	ldr	r2, [r4, #0]
 8004ef2:	0553      	lsls	r3, r2, #21
 8004ef4:	d408      	bmi.n	8004f08 <_printf_float+0x21c>
 8004ef6:	6923      	ldr	r3, [r4, #16]
 8004ef8:	002a      	movs	r2, r5
 8004efa:	0038      	movs	r0, r7
 8004efc:	9908      	ldr	r1, [sp, #32]
 8004efe:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004f00:	47a8      	blx	r5
 8004f02:	3001      	adds	r0, #1
 8004f04:	d12a      	bne.n	8004f5c <_printf_float+0x270>
 8004f06:	e74f      	b.n	8004da8 <_printf_float+0xbc>
 8004f08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f0a:	2b65      	cmp	r3, #101	; 0x65
 8004f0c:	d800      	bhi.n	8004f10 <_printf_float+0x224>
 8004f0e:	e0ec      	b.n	80050ea <_printf_float+0x3fe>
 8004f10:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8004f12:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004f14:	2200      	movs	r2, #0
 8004f16:	2300      	movs	r3, #0
 8004f18:	f7fb fa98 	bl	800044c <__aeabi_dcmpeq>
 8004f1c:	2800      	cmp	r0, #0
 8004f1e:	d034      	beq.n	8004f8a <_printf_float+0x29e>
 8004f20:	2301      	movs	r3, #1
 8004f22:	0038      	movs	r0, r7
 8004f24:	4a37      	ldr	r2, [pc, #220]	; (8005004 <_printf_float+0x318>)
 8004f26:	9908      	ldr	r1, [sp, #32]
 8004f28:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004f2a:	47a8      	blx	r5
 8004f2c:	3001      	adds	r0, #1
 8004f2e:	d100      	bne.n	8004f32 <_printf_float+0x246>
 8004f30:	e73a      	b.n	8004da8 <_printf_float+0xbc>
 8004f32:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004f34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004f36:	429a      	cmp	r2, r3
 8004f38:	db02      	blt.n	8004f40 <_printf_float+0x254>
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	07db      	lsls	r3, r3, #31
 8004f3e:	d50d      	bpl.n	8004f5c <_printf_float+0x270>
 8004f40:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004f42:	0038      	movs	r0, r7
 8004f44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004f48:	9908      	ldr	r1, [sp, #32]
 8004f4a:	47a8      	blx	r5
 8004f4c:	2500      	movs	r5, #0
 8004f4e:	3001      	adds	r0, #1
 8004f50:	d100      	bne.n	8004f54 <_printf_float+0x268>
 8004f52:	e729      	b.n	8004da8 <_printf_float+0xbc>
 8004f54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004f56:	3b01      	subs	r3, #1
 8004f58:	42ab      	cmp	r3, r5
 8004f5a:	dc0a      	bgt.n	8004f72 <_printf_float+0x286>
 8004f5c:	6823      	ldr	r3, [r4, #0]
 8004f5e:	079b      	lsls	r3, r3, #30
 8004f60:	d500      	bpl.n	8004f64 <_printf_float+0x278>
 8004f62:	e116      	b.n	8005192 <_printf_float+0x4a6>
 8004f64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004f66:	68e0      	ldr	r0, [r4, #12]
 8004f68:	4298      	cmp	r0, r3
 8004f6a:	db00      	blt.n	8004f6e <_printf_float+0x282>
 8004f6c:	e71e      	b.n	8004dac <_printf_float+0xc0>
 8004f6e:	0018      	movs	r0, r3
 8004f70:	e71c      	b.n	8004dac <_printf_float+0xc0>
 8004f72:	0022      	movs	r2, r4
 8004f74:	2301      	movs	r3, #1
 8004f76:	0038      	movs	r0, r7
 8004f78:	9908      	ldr	r1, [sp, #32]
 8004f7a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004f7c:	321a      	adds	r2, #26
 8004f7e:	47b0      	blx	r6
 8004f80:	3001      	adds	r0, #1
 8004f82:	d100      	bne.n	8004f86 <_printf_float+0x29a>
 8004f84:	e710      	b.n	8004da8 <_printf_float+0xbc>
 8004f86:	3501      	adds	r5, #1
 8004f88:	e7e4      	b.n	8004f54 <_printf_float+0x268>
 8004f8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	dc3b      	bgt.n	8005008 <_printf_float+0x31c>
 8004f90:	2301      	movs	r3, #1
 8004f92:	0038      	movs	r0, r7
 8004f94:	4a1b      	ldr	r2, [pc, #108]	; (8005004 <_printf_float+0x318>)
 8004f96:	9908      	ldr	r1, [sp, #32]
 8004f98:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004f9a:	47b0      	blx	r6
 8004f9c:	3001      	adds	r0, #1
 8004f9e:	d100      	bne.n	8004fa2 <_printf_float+0x2b6>
 8004fa0:	e702      	b.n	8004da8 <_printf_float+0xbc>
 8004fa2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004fa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	d102      	bne.n	8004fb0 <_printf_float+0x2c4>
 8004faa:	6823      	ldr	r3, [r4, #0]
 8004fac:	07db      	lsls	r3, r3, #31
 8004fae:	d5d5      	bpl.n	8004f5c <_printf_float+0x270>
 8004fb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004fb2:	0038      	movs	r0, r7
 8004fb4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004fb6:	9908      	ldr	r1, [sp, #32]
 8004fb8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004fba:	47b0      	blx	r6
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	3001      	adds	r0, #1
 8004fc0:	d100      	bne.n	8004fc4 <_printf_float+0x2d8>
 8004fc2:	e6f1      	b.n	8004da8 <_printf_float+0xbc>
 8004fc4:	930a      	str	r3, [sp, #40]	; 0x28
 8004fc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004fc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fca:	425b      	negs	r3, r3
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	dc01      	bgt.n	8004fd4 <_printf_float+0x2e8>
 8004fd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004fd2:	e791      	b.n	8004ef8 <_printf_float+0x20c>
 8004fd4:	0022      	movs	r2, r4
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	0038      	movs	r0, r7
 8004fda:	9908      	ldr	r1, [sp, #32]
 8004fdc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004fde:	321a      	adds	r2, #26
 8004fe0:	47b0      	blx	r6
 8004fe2:	3001      	adds	r0, #1
 8004fe4:	d100      	bne.n	8004fe8 <_printf_float+0x2fc>
 8004fe6:	e6df      	b.n	8004da8 <_printf_float+0xbc>
 8004fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fea:	3301      	adds	r3, #1
 8004fec:	e7ea      	b.n	8004fc4 <_printf_float+0x2d8>
 8004fee:	46c0      	nop			; (mov r8, r8)
 8004ff0:	7fefffff 	.word	0x7fefffff
 8004ff4:	08007758 	.word	0x08007758
 8004ff8:	0800775c 	.word	0x0800775c
 8004ffc:	08007760 	.word	0x08007760
 8005000:	08007764 	.word	0x08007764
 8005004:	08007768 	.word	0x08007768
 8005008:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800500a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800500c:	920a      	str	r2, [sp, #40]	; 0x28
 800500e:	429a      	cmp	r2, r3
 8005010:	dd00      	ble.n	8005014 <_printf_float+0x328>
 8005012:	930a      	str	r3, [sp, #40]	; 0x28
 8005014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005016:	2b00      	cmp	r3, #0
 8005018:	dc3d      	bgt.n	8005096 <_printf_float+0x3aa>
 800501a:	2300      	movs	r3, #0
 800501c:	930e      	str	r3, [sp, #56]	; 0x38
 800501e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005020:	43db      	mvns	r3, r3
 8005022:	17db      	asrs	r3, r3, #31
 8005024:	930f      	str	r3, [sp, #60]	; 0x3c
 8005026:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005028:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800502a:	930b      	str	r3, [sp, #44]	; 0x2c
 800502c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800502e:	4013      	ands	r3, r2
 8005030:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005036:	4293      	cmp	r3, r2
 8005038:	dc36      	bgt.n	80050a8 <_printf_float+0x3bc>
 800503a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800503c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800503e:	429a      	cmp	r2, r3
 8005040:	db40      	blt.n	80050c4 <_printf_float+0x3d8>
 8005042:	6823      	ldr	r3, [r4, #0]
 8005044:	07db      	lsls	r3, r3, #31
 8005046:	d43d      	bmi.n	80050c4 <_printf_float+0x3d8>
 8005048:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800504a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800504c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800504e:	1af3      	subs	r3, r6, r3
 8005050:	1ab6      	subs	r6, r6, r2
 8005052:	429e      	cmp	r6, r3
 8005054:	dd00      	ble.n	8005058 <_printf_float+0x36c>
 8005056:	001e      	movs	r6, r3
 8005058:	2e00      	cmp	r6, #0
 800505a:	dc3c      	bgt.n	80050d6 <_printf_float+0x3ea>
 800505c:	2300      	movs	r3, #0
 800505e:	930a      	str	r3, [sp, #40]	; 0x28
 8005060:	43f3      	mvns	r3, r6
 8005062:	17db      	asrs	r3, r3, #31
 8005064:	930b      	str	r3, [sp, #44]	; 0x2c
 8005066:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005068:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800506a:	1a9b      	subs	r3, r3, r2
 800506c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800506e:	4032      	ands	r2, r6
 8005070:	1a9b      	subs	r3, r3, r2
 8005072:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005074:	4293      	cmp	r3, r2
 8005076:	dc00      	bgt.n	800507a <_printf_float+0x38e>
 8005078:	e770      	b.n	8004f5c <_printf_float+0x270>
 800507a:	0022      	movs	r2, r4
 800507c:	2301      	movs	r3, #1
 800507e:	0038      	movs	r0, r7
 8005080:	9908      	ldr	r1, [sp, #32]
 8005082:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005084:	321a      	adds	r2, #26
 8005086:	47a8      	blx	r5
 8005088:	3001      	adds	r0, #1
 800508a:	d100      	bne.n	800508e <_printf_float+0x3a2>
 800508c:	e68c      	b.n	8004da8 <_printf_float+0xbc>
 800508e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005090:	3301      	adds	r3, #1
 8005092:	930a      	str	r3, [sp, #40]	; 0x28
 8005094:	e7e7      	b.n	8005066 <_printf_float+0x37a>
 8005096:	002a      	movs	r2, r5
 8005098:	0038      	movs	r0, r7
 800509a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800509c:	9908      	ldr	r1, [sp, #32]
 800509e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80050a0:	47b0      	blx	r6
 80050a2:	3001      	adds	r0, #1
 80050a4:	d1b9      	bne.n	800501a <_printf_float+0x32e>
 80050a6:	e67f      	b.n	8004da8 <_printf_float+0xbc>
 80050a8:	0022      	movs	r2, r4
 80050aa:	2301      	movs	r3, #1
 80050ac:	0038      	movs	r0, r7
 80050ae:	9908      	ldr	r1, [sp, #32]
 80050b0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80050b2:	321a      	adds	r2, #26
 80050b4:	47b0      	blx	r6
 80050b6:	3001      	adds	r0, #1
 80050b8:	d100      	bne.n	80050bc <_printf_float+0x3d0>
 80050ba:	e675      	b.n	8004da8 <_printf_float+0xbc>
 80050bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80050be:	3301      	adds	r3, #1
 80050c0:	930e      	str	r3, [sp, #56]	; 0x38
 80050c2:	e7b0      	b.n	8005026 <_printf_float+0x33a>
 80050c4:	0038      	movs	r0, r7
 80050c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80050ca:	9908      	ldr	r1, [sp, #32]
 80050cc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80050ce:	47b0      	blx	r6
 80050d0:	3001      	adds	r0, #1
 80050d2:	d1b9      	bne.n	8005048 <_printf_float+0x35c>
 80050d4:	e668      	b.n	8004da8 <_printf_float+0xbc>
 80050d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050d8:	0038      	movs	r0, r7
 80050da:	18ea      	adds	r2, r5, r3
 80050dc:	9908      	ldr	r1, [sp, #32]
 80050de:	0033      	movs	r3, r6
 80050e0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80050e2:	47a8      	blx	r5
 80050e4:	3001      	adds	r0, #1
 80050e6:	d1b9      	bne.n	800505c <_printf_float+0x370>
 80050e8:	e65e      	b.n	8004da8 <_printf_float+0xbc>
 80050ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	dc02      	bgt.n	80050f6 <_printf_float+0x40a>
 80050f0:	2301      	movs	r3, #1
 80050f2:	421a      	tst	r2, r3
 80050f4:	d03a      	beq.n	800516c <_printf_float+0x480>
 80050f6:	2301      	movs	r3, #1
 80050f8:	002a      	movs	r2, r5
 80050fa:	0038      	movs	r0, r7
 80050fc:	9908      	ldr	r1, [sp, #32]
 80050fe:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005100:	47b0      	blx	r6
 8005102:	3001      	adds	r0, #1
 8005104:	d100      	bne.n	8005108 <_printf_float+0x41c>
 8005106:	e64f      	b.n	8004da8 <_printf_float+0xbc>
 8005108:	0038      	movs	r0, r7
 800510a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800510c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800510e:	9908      	ldr	r1, [sp, #32]
 8005110:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005112:	47b0      	blx	r6
 8005114:	3001      	adds	r0, #1
 8005116:	d100      	bne.n	800511a <_printf_float+0x42e>
 8005118:	e646      	b.n	8004da8 <_printf_float+0xbc>
 800511a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800511c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800511e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005120:	2200      	movs	r2, #0
 8005122:	001e      	movs	r6, r3
 8005124:	2300      	movs	r3, #0
 8005126:	f7fb f991 	bl	800044c <__aeabi_dcmpeq>
 800512a:	2800      	cmp	r0, #0
 800512c:	d11c      	bne.n	8005168 <_printf_float+0x47c>
 800512e:	0033      	movs	r3, r6
 8005130:	1c6a      	adds	r2, r5, #1
 8005132:	3b01      	subs	r3, #1
 8005134:	0038      	movs	r0, r7
 8005136:	9908      	ldr	r1, [sp, #32]
 8005138:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800513a:	47a8      	blx	r5
 800513c:	3001      	adds	r0, #1
 800513e:	d10f      	bne.n	8005160 <_printf_float+0x474>
 8005140:	e632      	b.n	8004da8 <_printf_float+0xbc>
 8005142:	0022      	movs	r2, r4
 8005144:	2301      	movs	r3, #1
 8005146:	0038      	movs	r0, r7
 8005148:	9908      	ldr	r1, [sp, #32]
 800514a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800514c:	321a      	adds	r2, #26
 800514e:	47b0      	blx	r6
 8005150:	3001      	adds	r0, #1
 8005152:	d100      	bne.n	8005156 <_printf_float+0x46a>
 8005154:	e628      	b.n	8004da8 <_printf_float+0xbc>
 8005156:	3501      	adds	r5, #1
 8005158:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800515a:	3b01      	subs	r3, #1
 800515c:	42ab      	cmp	r3, r5
 800515e:	dcf0      	bgt.n	8005142 <_printf_float+0x456>
 8005160:	0022      	movs	r2, r4
 8005162:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005164:	3250      	adds	r2, #80	; 0x50
 8005166:	e6c8      	b.n	8004efa <_printf_float+0x20e>
 8005168:	2500      	movs	r5, #0
 800516a:	e7f5      	b.n	8005158 <_printf_float+0x46c>
 800516c:	002a      	movs	r2, r5
 800516e:	e7e1      	b.n	8005134 <_printf_float+0x448>
 8005170:	0022      	movs	r2, r4
 8005172:	2301      	movs	r3, #1
 8005174:	0038      	movs	r0, r7
 8005176:	9908      	ldr	r1, [sp, #32]
 8005178:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800517a:	3219      	adds	r2, #25
 800517c:	47b0      	blx	r6
 800517e:	3001      	adds	r0, #1
 8005180:	d100      	bne.n	8005184 <_printf_float+0x498>
 8005182:	e611      	b.n	8004da8 <_printf_float+0xbc>
 8005184:	3501      	adds	r5, #1
 8005186:	68e3      	ldr	r3, [r4, #12]
 8005188:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800518a:	1a9b      	subs	r3, r3, r2
 800518c:	42ab      	cmp	r3, r5
 800518e:	dcef      	bgt.n	8005170 <_printf_float+0x484>
 8005190:	e6e8      	b.n	8004f64 <_printf_float+0x278>
 8005192:	2500      	movs	r5, #0
 8005194:	e7f7      	b.n	8005186 <_printf_float+0x49a>
 8005196:	46c0      	nop			; (mov r8, r8)

08005198 <_printf_common>:
 8005198:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800519a:	0016      	movs	r6, r2
 800519c:	9301      	str	r3, [sp, #4]
 800519e:	688a      	ldr	r2, [r1, #8]
 80051a0:	690b      	ldr	r3, [r1, #16]
 80051a2:	000c      	movs	r4, r1
 80051a4:	9000      	str	r0, [sp, #0]
 80051a6:	4293      	cmp	r3, r2
 80051a8:	da00      	bge.n	80051ac <_printf_common+0x14>
 80051aa:	0013      	movs	r3, r2
 80051ac:	0022      	movs	r2, r4
 80051ae:	6033      	str	r3, [r6, #0]
 80051b0:	3243      	adds	r2, #67	; 0x43
 80051b2:	7812      	ldrb	r2, [r2, #0]
 80051b4:	2a00      	cmp	r2, #0
 80051b6:	d001      	beq.n	80051bc <_printf_common+0x24>
 80051b8:	3301      	adds	r3, #1
 80051ba:	6033      	str	r3, [r6, #0]
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	069b      	lsls	r3, r3, #26
 80051c0:	d502      	bpl.n	80051c8 <_printf_common+0x30>
 80051c2:	6833      	ldr	r3, [r6, #0]
 80051c4:	3302      	adds	r3, #2
 80051c6:	6033      	str	r3, [r6, #0]
 80051c8:	6822      	ldr	r2, [r4, #0]
 80051ca:	2306      	movs	r3, #6
 80051cc:	0015      	movs	r5, r2
 80051ce:	401d      	ands	r5, r3
 80051d0:	421a      	tst	r2, r3
 80051d2:	d027      	beq.n	8005224 <_printf_common+0x8c>
 80051d4:	0023      	movs	r3, r4
 80051d6:	3343      	adds	r3, #67	; 0x43
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	1e5a      	subs	r2, r3, #1
 80051dc:	4193      	sbcs	r3, r2
 80051de:	6822      	ldr	r2, [r4, #0]
 80051e0:	0692      	lsls	r2, r2, #26
 80051e2:	d430      	bmi.n	8005246 <_printf_common+0xae>
 80051e4:	0022      	movs	r2, r4
 80051e6:	9901      	ldr	r1, [sp, #4]
 80051e8:	9800      	ldr	r0, [sp, #0]
 80051ea:	9d08      	ldr	r5, [sp, #32]
 80051ec:	3243      	adds	r2, #67	; 0x43
 80051ee:	47a8      	blx	r5
 80051f0:	3001      	adds	r0, #1
 80051f2:	d025      	beq.n	8005240 <_printf_common+0xa8>
 80051f4:	2206      	movs	r2, #6
 80051f6:	6823      	ldr	r3, [r4, #0]
 80051f8:	2500      	movs	r5, #0
 80051fa:	4013      	ands	r3, r2
 80051fc:	2b04      	cmp	r3, #4
 80051fe:	d105      	bne.n	800520c <_printf_common+0x74>
 8005200:	6833      	ldr	r3, [r6, #0]
 8005202:	68e5      	ldr	r5, [r4, #12]
 8005204:	1aed      	subs	r5, r5, r3
 8005206:	43eb      	mvns	r3, r5
 8005208:	17db      	asrs	r3, r3, #31
 800520a:	401d      	ands	r5, r3
 800520c:	68a3      	ldr	r3, [r4, #8]
 800520e:	6922      	ldr	r2, [r4, #16]
 8005210:	4293      	cmp	r3, r2
 8005212:	dd01      	ble.n	8005218 <_printf_common+0x80>
 8005214:	1a9b      	subs	r3, r3, r2
 8005216:	18ed      	adds	r5, r5, r3
 8005218:	2600      	movs	r6, #0
 800521a:	42b5      	cmp	r5, r6
 800521c:	d120      	bne.n	8005260 <_printf_common+0xc8>
 800521e:	2000      	movs	r0, #0
 8005220:	e010      	b.n	8005244 <_printf_common+0xac>
 8005222:	3501      	adds	r5, #1
 8005224:	68e3      	ldr	r3, [r4, #12]
 8005226:	6832      	ldr	r2, [r6, #0]
 8005228:	1a9b      	subs	r3, r3, r2
 800522a:	42ab      	cmp	r3, r5
 800522c:	ddd2      	ble.n	80051d4 <_printf_common+0x3c>
 800522e:	0022      	movs	r2, r4
 8005230:	2301      	movs	r3, #1
 8005232:	9901      	ldr	r1, [sp, #4]
 8005234:	9800      	ldr	r0, [sp, #0]
 8005236:	9f08      	ldr	r7, [sp, #32]
 8005238:	3219      	adds	r2, #25
 800523a:	47b8      	blx	r7
 800523c:	3001      	adds	r0, #1
 800523e:	d1f0      	bne.n	8005222 <_printf_common+0x8a>
 8005240:	2001      	movs	r0, #1
 8005242:	4240      	negs	r0, r0
 8005244:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005246:	2030      	movs	r0, #48	; 0x30
 8005248:	18e1      	adds	r1, r4, r3
 800524a:	3143      	adds	r1, #67	; 0x43
 800524c:	7008      	strb	r0, [r1, #0]
 800524e:	0021      	movs	r1, r4
 8005250:	1c5a      	adds	r2, r3, #1
 8005252:	3145      	adds	r1, #69	; 0x45
 8005254:	7809      	ldrb	r1, [r1, #0]
 8005256:	18a2      	adds	r2, r4, r2
 8005258:	3243      	adds	r2, #67	; 0x43
 800525a:	3302      	adds	r3, #2
 800525c:	7011      	strb	r1, [r2, #0]
 800525e:	e7c1      	b.n	80051e4 <_printf_common+0x4c>
 8005260:	0022      	movs	r2, r4
 8005262:	2301      	movs	r3, #1
 8005264:	9901      	ldr	r1, [sp, #4]
 8005266:	9800      	ldr	r0, [sp, #0]
 8005268:	9f08      	ldr	r7, [sp, #32]
 800526a:	321a      	adds	r2, #26
 800526c:	47b8      	blx	r7
 800526e:	3001      	adds	r0, #1
 8005270:	d0e6      	beq.n	8005240 <_printf_common+0xa8>
 8005272:	3601      	adds	r6, #1
 8005274:	e7d1      	b.n	800521a <_printf_common+0x82>
	...

08005278 <_printf_i>:
 8005278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800527a:	b08b      	sub	sp, #44	; 0x2c
 800527c:	9206      	str	r2, [sp, #24]
 800527e:	000a      	movs	r2, r1
 8005280:	3243      	adds	r2, #67	; 0x43
 8005282:	9307      	str	r3, [sp, #28]
 8005284:	9005      	str	r0, [sp, #20]
 8005286:	9204      	str	r2, [sp, #16]
 8005288:	7e0a      	ldrb	r2, [r1, #24]
 800528a:	000c      	movs	r4, r1
 800528c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800528e:	2a78      	cmp	r2, #120	; 0x78
 8005290:	d809      	bhi.n	80052a6 <_printf_i+0x2e>
 8005292:	2a62      	cmp	r2, #98	; 0x62
 8005294:	d80b      	bhi.n	80052ae <_printf_i+0x36>
 8005296:	2a00      	cmp	r2, #0
 8005298:	d100      	bne.n	800529c <_printf_i+0x24>
 800529a:	e0be      	b.n	800541a <_printf_i+0x1a2>
 800529c:	497c      	ldr	r1, [pc, #496]	; (8005490 <_printf_i+0x218>)
 800529e:	9103      	str	r1, [sp, #12]
 80052a0:	2a58      	cmp	r2, #88	; 0x58
 80052a2:	d100      	bne.n	80052a6 <_printf_i+0x2e>
 80052a4:	e093      	b.n	80053ce <_printf_i+0x156>
 80052a6:	0026      	movs	r6, r4
 80052a8:	3642      	adds	r6, #66	; 0x42
 80052aa:	7032      	strb	r2, [r6, #0]
 80052ac:	e022      	b.n	80052f4 <_printf_i+0x7c>
 80052ae:	0010      	movs	r0, r2
 80052b0:	3863      	subs	r0, #99	; 0x63
 80052b2:	2815      	cmp	r0, #21
 80052b4:	d8f7      	bhi.n	80052a6 <_printf_i+0x2e>
 80052b6:	f7fa ff39 	bl	800012c <__gnu_thumb1_case_shi>
 80052ba:	0016      	.short	0x0016
 80052bc:	fff6001f 	.word	0xfff6001f
 80052c0:	fff6fff6 	.word	0xfff6fff6
 80052c4:	001ffff6 	.word	0x001ffff6
 80052c8:	fff6fff6 	.word	0xfff6fff6
 80052cc:	fff6fff6 	.word	0xfff6fff6
 80052d0:	003600a3 	.word	0x003600a3
 80052d4:	fff60083 	.word	0xfff60083
 80052d8:	00b4fff6 	.word	0x00b4fff6
 80052dc:	0036fff6 	.word	0x0036fff6
 80052e0:	fff6fff6 	.word	0xfff6fff6
 80052e4:	0087      	.short	0x0087
 80052e6:	0026      	movs	r6, r4
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	3642      	adds	r6, #66	; 0x42
 80052ec:	1d11      	adds	r1, r2, #4
 80052ee:	6019      	str	r1, [r3, #0]
 80052f0:	6813      	ldr	r3, [r2, #0]
 80052f2:	7033      	strb	r3, [r6, #0]
 80052f4:	2301      	movs	r3, #1
 80052f6:	e0a2      	b.n	800543e <_printf_i+0x1c6>
 80052f8:	6818      	ldr	r0, [r3, #0]
 80052fa:	6809      	ldr	r1, [r1, #0]
 80052fc:	1d02      	adds	r2, r0, #4
 80052fe:	060d      	lsls	r5, r1, #24
 8005300:	d50b      	bpl.n	800531a <_printf_i+0xa2>
 8005302:	6805      	ldr	r5, [r0, #0]
 8005304:	601a      	str	r2, [r3, #0]
 8005306:	2d00      	cmp	r5, #0
 8005308:	da03      	bge.n	8005312 <_printf_i+0x9a>
 800530a:	232d      	movs	r3, #45	; 0x2d
 800530c:	9a04      	ldr	r2, [sp, #16]
 800530e:	426d      	negs	r5, r5
 8005310:	7013      	strb	r3, [r2, #0]
 8005312:	4b5f      	ldr	r3, [pc, #380]	; (8005490 <_printf_i+0x218>)
 8005314:	270a      	movs	r7, #10
 8005316:	9303      	str	r3, [sp, #12]
 8005318:	e01b      	b.n	8005352 <_printf_i+0xda>
 800531a:	6805      	ldr	r5, [r0, #0]
 800531c:	601a      	str	r2, [r3, #0]
 800531e:	0649      	lsls	r1, r1, #25
 8005320:	d5f1      	bpl.n	8005306 <_printf_i+0x8e>
 8005322:	b22d      	sxth	r5, r5
 8005324:	e7ef      	b.n	8005306 <_printf_i+0x8e>
 8005326:	680d      	ldr	r5, [r1, #0]
 8005328:	6819      	ldr	r1, [r3, #0]
 800532a:	1d08      	adds	r0, r1, #4
 800532c:	6018      	str	r0, [r3, #0]
 800532e:	062e      	lsls	r6, r5, #24
 8005330:	d501      	bpl.n	8005336 <_printf_i+0xbe>
 8005332:	680d      	ldr	r5, [r1, #0]
 8005334:	e003      	b.n	800533e <_printf_i+0xc6>
 8005336:	066d      	lsls	r5, r5, #25
 8005338:	d5fb      	bpl.n	8005332 <_printf_i+0xba>
 800533a:	680d      	ldr	r5, [r1, #0]
 800533c:	b2ad      	uxth	r5, r5
 800533e:	4b54      	ldr	r3, [pc, #336]	; (8005490 <_printf_i+0x218>)
 8005340:	2708      	movs	r7, #8
 8005342:	9303      	str	r3, [sp, #12]
 8005344:	2a6f      	cmp	r2, #111	; 0x6f
 8005346:	d000      	beq.n	800534a <_printf_i+0xd2>
 8005348:	3702      	adds	r7, #2
 800534a:	0023      	movs	r3, r4
 800534c:	2200      	movs	r2, #0
 800534e:	3343      	adds	r3, #67	; 0x43
 8005350:	701a      	strb	r2, [r3, #0]
 8005352:	6863      	ldr	r3, [r4, #4]
 8005354:	60a3      	str	r3, [r4, #8]
 8005356:	2b00      	cmp	r3, #0
 8005358:	db03      	blt.n	8005362 <_printf_i+0xea>
 800535a:	2104      	movs	r1, #4
 800535c:	6822      	ldr	r2, [r4, #0]
 800535e:	438a      	bics	r2, r1
 8005360:	6022      	str	r2, [r4, #0]
 8005362:	2d00      	cmp	r5, #0
 8005364:	d102      	bne.n	800536c <_printf_i+0xf4>
 8005366:	9e04      	ldr	r6, [sp, #16]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d00c      	beq.n	8005386 <_printf_i+0x10e>
 800536c:	9e04      	ldr	r6, [sp, #16]
 800536e:	0028      	movs	r0, r5
 8005370:	0039      	movs	r1, r7
 8005372:	f7fa ff6b 	bl	800024c <__aeabi_uidivmod>
 8005376:	9b03      	ldr	r3, [sp, #12]
 8005378:	3e01      	subs	r6, #1
 800537a:	5c5b      	ldrb	r3, [r3, r1]
 800537c:	7033      	strb	r3, [r6, #0]
 800537e:	002b      	movs	r3, r5
 8005380:	0005      	movs	r5, r0
 8005382:	429f      	cmp	r7, r3
 8005384:	d9f3      	bls.n	800536e <_printf_i+0xf6>
 8005386:	2f08      	cmp	r7, #8
 8005388:	d109      	bne.n	800539e <_printf_i+0x126>
 800538a:	6823      	ldr	r3, [r4, #0]
 800538c:	07db      	lsls	r3, r3, #31
 800538e:	d506      	bpl.n	800539e <_printf_i+0x126>
 8005390:	6862      	ldr	r2, [r4, #4]
 8005392:	6923      	ldr	r3, [r4, #16]
 8005394:	429a      	cmp	r2, r3
 8005396:	dc02      	bgt.n	800539e <_printf_i+0x126>
 8005398:	2330      	movs	r3, #48	; 0x30
 800539a:	3e01      	subs	r6, #1
 800539c:	7033      	strb	r3, [r6, #0]
 800539e:	9b04      	ldr	r3, [sp, #16]
 80053a0:	1b9b      	subs	r3, r3, r6
 80053a2:	6123      	str	r3, [r4, #16]
 80053a4:	9b07      	ldr	r3, [sp, #28]
 80053a6:	0021      	movs	r1, r4
 80053a8:	9300      	str	r3, [sp, #0]
 80053aa:	9805      	ldr	r0, [sp, #20]
 80053ac:	9b06      	ldr	r3, [sp, #24]
 80053ae:	aa09      	add	r2, sp, #36	; 0x24
 80053b0:	f7ff fef2 	bl	8005198 <_printf_common>
 80053b4:	3001      	adds	r0, #1
 80053b6:	d147      	bne.n	8005448 <_printf_i+0x1d0>
 80053b8:	2001      	movs	r0, #1
 80053ba:	4240      	negs	r0, r0
 80053bc:	b00b      	add	sp, #44	; 0x2c
 80053be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053c0:	2220      	movs	r2, #32
 80053c2:	6809      	ldr	r1, [r1, #0]
 80053c4:	430a      	orrs	r2, r1
 80053c6:	6022      	str	r2, [r4, #0]
 80053c8:	2278      	movs	r2, #120	; 0x78
 80053ca:	4932      	ldr	r1, [pc, #200]	; (8005494 <_printf_i+0x21c>)
 80053cc:	9103      	str	r1, [sp, #12]
 80053ce:	0021      	movs	r1, r4
 80053d0:	3145      	adds	r1, #69	; 0x45
 80053d2:	700a      	strb	r2, [r1, #0]
 80053d4:	6819      	ldr	r1, [r3, #0]
 80053d6:	6822      	ldr	r2, [r4, #0]
 80053d8:	c920      	ldmia	r1!, {r5}
 80053da:	0610      	lsls	r0, r2, #24
 80053dc:	d402      	bmi.n	80053e4 <_printf_i+0x16c>
 80053de:	0650      	lsls	r0, r2, #25
 80053e0:	d500      	bpl.n	80053e4 <_printf_i+0x16c>
 80053e2:	b2ad      	uxth	r5, r5
 80053e4:	6019      	str	r1, [r3, #0]
 80053e6:	07d3      	lsls	r3, r2, #31
 80053e8:	d502      	bpl.n	80053f0 <_printf_i+0x178>
 80053ea:	2320      	movs	r3, #32
 80053ec:	4313      	orrs	r3, r2
 80053ee:	6023      	str	r3, [r4, #0]
 80053f0:	2710      	movs	r7, #16
 80053f2:	2d00      	cmp	r5, #0
 80053f4:	d1a9      	bne.n	800534a <_printf_i+0xd2>
 80053f6:	2220      	movs	r2, #32
 80053f8:	6823      	ldr	r3, [r4, #0]
 80053fa:	4393      	bics	r3, r2
 80053fc:	6023      	str	r3, [r4, #0]
 80053fe:	e7a4      	b.n	800534a <_printf_i+0xd2>
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	680d      	ldr	r5, [r1, #0]
 8005404:	1d10      	adds	r0, r2, #4
 8005406:	6949      	ldr	r1, [r1, #20]
 8005408:	6018      	str	r0, [r3, #0]
 800540a:	6813      	ldr	r3, [r2, #0]
 800540c:	062e      	lsls	r6, r5, #24
 800540e:	d501      	bpl.n	8005414 <_printf_i+0x19c>
 8005410:	6019      	str	r1, [r3, #0]
 8005412:	e002      	b.n	800541a <_printf_i+0x1a2>
 8005414:	066d      	lsls	r5, r5, #25
 8005416:	d5fb      	bpl.n	8005410 <_printf_i+0x198>
 8005418:	8019      	strh	r1, [r3, #0]
 800541a:	2300      	movs	r3, #0
 800541c:	9e04      	ldr	r6, [sp, #16]
 800541e:	6123      	str	r3, [r4, #16]
 8005420:	e7c0      	b.n	80053a4 <_printf_i+0x12c>
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	1d11      	adds	r1, r2, #4
 8005426:	6019      	str	r1, [r3, #0]
 8005428:	6816      	ldr	r6, [r2, #0]
 800542a:	2100      	movs	r1, #0
 800542c:	0030      	movs	r0, r6
 800542e:	6862      	ldr	r2, [r4, #4]
 8005430:	f000 f9d9 	bl	80057e6 <memchr>
 8005434:	2800      	cmp	r0, #0
 8005436:	d001      	beq.n	800543c <_printf_i+0x1c4>
 8005438:	1b80      	subs	r0, r0, r6
 800543a:	6060      	str	r0, [r4, #4]
 800543c:	6863      	ldr	r3, [r4, #4]
 800543e:	6123      	str	r3, [r4, #16]
 8005440:	2300      	movs	r3, #0
 8005442:	9a04      	ldr	r2, [sp, #16]
 8005444:	7013      	strb	r3, [r2, #0]
 8005446:	e7ad      	b.n	80053a4 <_printf_i+0x12c>
 8005448:	0032      	movs	r2, r6
 800544a:	6923      	ldr	r3, [r4, #16]
 800544c:	9906      	ldr	r1, [sp, #24]
 800544e:	9805      	ldr	r0, [sp, #20]
 8005450:	9d07      	ldr	r5, [sp, #28]
 8005452:	47a8      	blx	r5
 8005454:	3001      	adds	r0, #1
 8005456:	d0af      	beq.n	80053b8 <_printf_i+0x140>
 8005458:	6823      	ldr	r3, [r4, #0]
 800545a:	079b      	lsls	r3, r3, #30
 800545c:	d415      	bmi.n	800548a <_printf_i+0x212>
 800545e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005460:	68e0      	ldr	r0, [r4, #12]
 8005462:	4298      	cmp	r0, r3
 8005464:	daaa      	bge.n	80053bc <_printf_i+0x144>
 8005466:	0018      	movs	r0, r3
 8005468:	e7a8      	b.n	80053bc <_printf_i+0x144>
 800546a:	0022      	movs	r2, r4
 800546c:	2301      	movs	r3, #1
 800546e:	9906      	ldr	r1, [sp, #24]
 8005470:	9805      	ldr	r0, [sp, #20]
 8005472:	9e07      	ldr	r6, [sp, #28]
 8005474:	3219      	adds	r2, #25
 8005476:	47b0      	blx	r6
 8005478:	3001      	adds	r0, #1
 800547a:	d09d      	beq.n	80053b8 <_printf_i+0x140>
 800547c:	3501      	adds	r5, #1
 800547e:	68e3      	ldr	r3, [r4, #12]
 8005480:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005482:	1a9b      	subs	r3, r3, r2
 8005484:	42ab      	cmp	r3, r5
 8005486:	dcf0      	bgt.n	800546a <_printf_i+0x1f2>
 8005488:	e7e9      	b.n	800545e <_printf_i+0x1e6>
 800548a:	2500      	movs	r5, #0
 800548c:	e7f7      	b.n	800547e <_printf_i+0x206>
 800548e:	46c0      	nop			; (mov r8, r8)
 8005490:	0800776a 	.word	0x0800776a
 8005494:	0800777b 	.word	0x0800777b

08005498 <std>:
 8005498:	2300      	movs	r3, #0
 800549a:	b510      	push	{r4, lr}
 800549c:	0004      	movs	r4, r0
 800549e:	6003      	str	r3, [r0, #0]
 80054a0:	6043      	str	r3, [r0, #4]
 80054a2:	6083      	str	r3, [r0, #8]
 80054a4:	8181      	strh	r1, [r0, #12]
 80054a6:	6643      	str	r3, [r0, #100]	; 0x64
 80054a8:	81c2      	strh	r2, [r0, #14]
 80054aa:	6103      	str	r3, [r0, #16]
 80054ac:	6143      	str	r3, [r0, #20]
 80054ae:	6183      	str	r3, [r0, #24]
 80054b0:	0019      	movs	r1, r3
 80054b2:	2208      	movs	r2, #8
 80054b4:	305c      	adds	r0, #92	; 0x5c
 80054b6:	f000 f90f 	bl	80056d8 <memset>
 80054ba:	4b0b      	ldr	r3, [pc, #44]	; (80054e8 <std+0x50>)
 80054bc:	6224      	str	r4, [r4, #32]
 80054be:	6263      	str	r3, [r4, #36]	; 0x24
 80054c0:	4b0a      	ldr	r3, [pc, #40]	; (80054ec <std+0x54>)
 80054c2:	62a3      	str	r3, [r4, #40]	; 0x28
 80054c4:	4b0a      	ldr	r3, [pc, #40]	; (80054f0 <std+0x58>)
 80054c6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80054c8:	4b0a      	ldr	r3, [pc, #40]	; (80054f4 <std+0x5c>)
 80054ca:	6323      	str	r3, [r4, #48]	; 0x30
 80054cc:	4b0a      	ldr	r3, [pc, #40]	; (80054f8 <std+0x60>)
 80054ce:	429c      	cmp	r4, r3
 80054d0:	d005      	beq.n	80054de <std+0x46>
 80054d2:	4b0a      	ldr	r3, [pc, #40]	; (80054fc <std+0x64>)
 80054d4:	429c      	cmp	r4, r3
 80054d6:	d002      	beq.n	80054de <std+0x46>
 80054d8:	4b09      	ldr	r3, [pc, #36]	; (8005500 <std+0x68>)
 80054da:	429c      	cmp	r4, r3
 80054dc:	d103      	bne.n	80054e6 <std+0x4e>
 80054de:	0020      	movs	r0, r4
 80054e0:	3058      	adds	r0, #88	; 0x58
 80054e2:	f000 f97d 	bl	80057e0 <__retarget_lock_init_recursive>
 80054e6:	bd10      	pop	{r4, pc}
 80054e8:	08005641 	.word	0x08005641
 80054ec:	08005669 	.word	0x08005669
 80054f0:	080056a1 	.word	0x080056a1
 80054f4:	080056cd 	.word	0x080056cd
 80054f8:	200002e8 	.word	0x200002e8
 80054fc:	20000350 	.word	0x20000350
 8005500:	200003b8 	.word	0x200003b8

08005504 <stdio_exit_handler>:
 8005504:	b510      	push	{r4, lr}
 8005506:	4a03      	ldr	r2, [pc, #12]	; (8005514 <stdio_exit_handler+0x10>)
 8005508:	4903      	ldr	r1, [pc, #12]	; (8005518 <stdio_exit_handler+0x14>)
 800550a:	4804      	ldr	r0, [pc, #16]	; (800551c <stdio_exit_handler+0x18>)
 800550c:	f000 f86c 	bl	80055e8 <_fwalk_sglue>
 8005510:	bd10      	pop	{r4, pc}
 8005512:	46c0      	nop			; (mov r8, r8)
 8005514:	2000000c 	.word	0x2000000c
 8005518:	08007219 	.word	0x08007219
 800551c:	20000018 	.word	0x20000018

08005520 <cleanup_stdio>:
 8005520:	6841      	ldr	r1, [r0, #4]
 8005522:	4b0b      	ldr	r3, [pc, #44]	; (8005550 <cleanup_stdio+0x30>)
 8005524:	b510      	push	{r4, lr}
 8005526:	0004      	movs	r4, r0
 8005528:	4299      	cmp	r1, r3
 800552a:	d001      	beq.n	8005530 <cleanup_stdio+0x10>
 800552c:	f001 fe74 	bl	8007218 <_fflush_r>
 8005530:	68a1      	ldr	r1, [r4, #8]
 8005532:	4b08      	ldr	r3, [pc, #32]	; (8005554 <cleanup_stdio+0x34>)
 8005534:	4299      	cmp	r1, r3
 8005536:	d002      	beq.n	800553e <cleanup_stdio+0x1e>
 8005538:	0020      	movs	r0, r4
 800553a:	f001 fe6d 	bl	8007218 <_fflush_r>
 800553e:	68e1      	ldr	r1, [r4, #12]
 8005540:	4b05      	ldr	r3, [pc, #20]	; (8005558 <cleanup_stdio+0x38>)
 8005542:	4299      	cmp	r1, r3
 8005544:	d002      	beq.n	800554c <cleanup_stdio+0x2c>
 8005546:	0020      	movs	r0, r4
 8005548:	f001 fe66 	bl	8007218 <_fflush_r>
 800554c:	bd10      	pop	{r4, pc}
 800554e:	46c0      	nop			; (mov r8, r8)
 8005550:	200002e8 	.word	0x200002e8
 8005554:	20000350 	.word	0x20000350
 8005558:	200003b8 	.word	0x200003b8

0800555c <global_stdio_init.part.0>:
 800555c:	b510      	push	{r4, lr}
 800555e:	4b09      	ldr	r3, [pc, #36]	; (8005584 <global_stdio_init.part.0+0x28>)
 8005560:	4a09      	ldr	r2, [pc, #36]	; (8005588 <global_stdio_init.part.0+0x2c>)
 8005562:	2104      	movs	r1, #4
 8005564:	601a      	str	r2, [r3, #0]
 8005566:	4809      	ldr	r0, [pc, #36]	; (800558c <global_stdio_init.part.0+0x30>)
 8005568:	2200      	movs	r2, #0
 800556a:	f7ff ff95 	bl	8005498 <std>
 800556e:	2201      	movs	r2, #1
 8005570:	2109      	movs	r1, #9
 8005572:	4807      	ldr	r0, [pc, #28]	; (8005590 <global_stdio_init.part.0+0x34>)
 8005574:	f7ff ff90 	bl	8005498 <std>
 8005578:	2202      	movs	r2, #2
 800557a:	2112      	movs	r1, #18
 800557c:	4805      	ldr	r0, [pc, #20]	; (8005594 <global_stdio_init.part.0+0x38>)
 800557e:	f7ff ff8b 	bl	8005498 <std>
 8005582:	bd10      	pop	{r4, pc}
 8005584:	20000420 	.word	0x20000420
 8005588:	08005505 	.word	0x08005505
 800558c:	200002e8 	.word	0x200002e8
 8005590:	20000350 	.word	0x20000350
 8005594:	200003b8 	.word	0x200003b8

08005598 <__sfp_lock_acquire>:
 8005598:	b510      	push	{r4, lr}
 800559a:	4802      	ldr	r0, [pc, #8]	; (80055a4 <__sfp_lock_acquire+0xc>)
 800559c:	f000 f921 	bl	80057e2 <__retarget_lock_acquire_recursive>
 80055a0:	bd10      	pop	{r4, pc}
 80055a2:	46c0      	nop			; (mov r8, r8)
 80055a4:	20000429 	.word	0x20000429

080055a8 <__sfp_lock_release>:
 80055a8:	b510      	push	{r4, lr}
 80055aa:	4802      	ldr	r0, [pc, #8]	; (80055b4 <__sfp_lock_release+0xc>)
 80055ac:	f000 f91a 	bl	80057e4 <__retarget_lock_release_recursive>
 80055b0:	bd10      	pop	{r4, pc}
 80055b2:	46c0      	nop			; (mov r8, r8)
 80055b4:	20000429 	.word	0x20000429

080055b8 <__sinit>:
 80055b8:	b510      	push	{r4, lr}
 80055ba:	0004      	movs	r4, r0
 80055bc:	f7ff ffec 	bl	8005598 <__sfp_lock_acquire>
 80055c0:	6a23      	ldr	r3, [r4, #32]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d002      	beq.n	80055cc <__sinit+0x14>
 80055c6:	f7ff ffef 	bl	80055a8 <__sfp_lock_release>
 80055ca:	bd10      	pop	{r4, pc}
 80055cc:	4b04      	ldr	r3, [pc, #16]	; (80055e0 <__sinit+0x28>)
 80055ce:	6223      	str	r3, [r4, #32]
 80055d0:	4b04      	ldr	r3, [pc, #16]	; (80055e4 <__sinit+0x2c>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1f6      	bne.n	80055c6 <__sinit+0xe>
 80055d8:	f7ff ffc0 	bl	800555c <global_stdio_init.part.0>
 80055dc:	e7f3      	b.n	80055c6 <__sinit+0xe>
 80055de:	46c0      	nop			; (mov r8, r8)
 80055e0:	08005521 	.word	0x08005521
 80055e4:	20000420 	.word	0x20000420

080055e8 <_fwalk_sglue>:
 80055e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055ea:	0014      	movs	r4, r2
 80055ec:	2600      	movs	r6, #0
 80055ee:	9000      	str	r0, [sp, #0]
 80055f0:	9101      	str	r1, [sp, #4]
 80055f2:	68a5      	ldr	r5, [r4, #8]
 80055f4:	6867      	ldr	r7, [r4, #4]
 80055f6:	3f01      	subs	r7, #1
 80055f8:	d504      	bpl.n	8005604 <_fwalk_sglue+0x1c>
 80055fa:	6824      	ldr	r4, [r4, #0]
 80055fc:	2c00      	cmp	r4, #0
 80055fe:	d1f8      	bne.n	80055f2 <_fwalk_sglue+0xa>
 8005600:	0030      	movs	r0, r6
 8005602:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005604:	89ab      	ldrh	r3, [r5, #12]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d908      	bls.n	800561c <_fwalk_sglue+0x34>
 800560a:	220e      	movs	r2, #14
 800560c:	5eab      	ldrsh	r3, [r5, r2]
 800560e:	3301      	adds	r3, #1
 8005610:	d004      	beq.n	800561c <_fwalk_sglue+0x34>
 8005612:	0029      	movs	r1, r5
 8005614:	9800      	ldr	r0, [sp, #0]
 8005616:	9b01      	ldr	r3, [sp, #4]
 8005618:	4798      	blx	r3
 800561a:	4306      	orrs	r6, r0
 800561c:	3568      	adds	r5, #104	; 0x68
 800561e:	e7ea      	b.n	80055f6 <_fwalk_sglue+0xe>

08005620 <iprintf>:
 8005620:	b40f      	push	{r0, r1, r2, r3}
 8005622:	b507      	push	{r0, r1, r2, lr}
 8005624:	4905      	ldr	r1, [pc, #20]	; (800563c <iprintf+0x1c>)
 8005626:	ab04      	add	r3, sp, #16
 8005628:	6808      	ldr	r0, [r1, #0]
 800562a:	cb04      	ldmia	r3!, {r2}
 800562c:	6881      	ldr	r1, [r0, #8]
 800562e:	9301      	str	r3, [sp, #4]
 8005630:	f001 fc4c 	bl	8006ecc <_vfiprintf_r>
 8005634:	b003      	add	sp, #12
 8005636:	bc08      	pop	{r3}
 8005638:	b004      	add	sp, #16
 800563a:	4718      	bx	r3
 800563c:	20000064 	.word	0x20000064

08005640 <__sread>:
 8005640:	b570      	push	{r4, r5, r6, lr}
 8005642:	000c      	movs	r4, r1
 8005644:	250e      	movs	r5, #14
 8005646:	5f49      	ldrsh	r1, [r1, r5]
 8005648:	f000 f878 	bl	800573c <_read_r>
 800564c:	2800      	cmp	r0, #0
 800564e:	db03      	blt.n	8005658 <__sread+0x18>
 8005650:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005652:	181b      	adds	r3, r3, r0
 8005654:	6563      	str	r3, [r4, #84]	; 0x54
 8005656:	bd70      	pop	{r4, r5, r6, pc}
 8005658:	89a3      	ldrh	r3, [r4, #12]
 800565a:	4a02      	ldr	r2, [pc, #8]	; (8005664 <__sread+0x24>)
 800565c:	4013      	ands	r3, r2
 800565e:	81a3      	strh	r3, [r4, #12]
 8005660:	e7f9      	b.n	8005656 <__sread+0x16>
 8005662:	46c0      	nop			; (mov r8, r8)
 8005664:	ffffefff 	.word	0xffffefff

08005668 <__swrite>:
 8005668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800566a:	001f      	movs	r7, r3
 800566c:	898b      	ldrh	r3, [r1, #12]
 800566e:	0005      	movs	r5, r0
 8005670:	000c      	movs	r4, r1
 8005672:	0016      	movs	r6, r2
 8005674:	05db      	lsls	r3, r3, #23
 8005676:	d505      	bpl.n	8005684 <__swrite+0x1c>
 8005678:	230e      	movs	r3, #14
 800567a:	5ec9      	ldrsh	r1, [r1, r3]
 800567c:	2200      	movs	r2, #0
 800567e:	2302      	movs	r3, #2
 8005680:	f000 f848 	bl	8005714 <_lseek_r>
 8005684:	89a3      	ldrh	r3, [r4, #12]
 8005686:	4a05      	ldr	r2, [pc, #20]	; (800569c <__swrite+0x34>)
 8005688:	0028      	movs	r0, r5
 800568a:	4013      	ands	r3, r2
 800568c:	81a3      	strh	r3, [r4, #12]
 800568e:	0032      	movs	r2, r6
 8005690:	230e      	movs	r3, #14
 8005692:	5ee1      	ldrsh	r1, [r4, r3]
 8005694:	003b      	movs	r3, r7
 8005696:	f000 f865 	bl	8005764 <_write_r>
 800569a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800569c:	ffffefff 	.word	0xffffefff

080056a0 <__sseek>:
 80056a0:	b570      	push	{r4, r5, r6, lr}
 80056a2:	000c      	movs	r4, r1
 80056a4:	250e      	movs	r5, #14
 80056a6:	5f49      	ldrsh	r1, [r1, r5]
 80056a8:	f000 f834 	bl	8005714 <_lseek_r>
 80056ac:	89a3      	ldrh	r3, [r4, #12]
 80056ae:	1c42      	adds	r2, r0, #1
 80056b0:	d103      	bne.n	80056ba <__sseek+0x1a>
 80056b2:	4a05      	ldr	r2, [pc, #20]	; (80056c8 <__sseek+0x28>)
 80056b4:	4013      	ands	r3, r2
 80056b6:	81a3      	strh	r3, [r4, #12]
 80056b8:	bd70      	pop	{r4, r5, r6, pc}
 80056ba:	2280      	movs	r2, #128	; 0x80
 80056bc:	0152      	lsls	r2, r2, #5
 80056be:	4313      	orrs	r3, r2
 80056c0:	81a3      	strh	r3, [r4, #12]
 80056c2:	6560      	str	r0, [r4, #84]	; 0x54
 80056c4:	e7f8      	b.n	80056b8 <__sseek+0x18>
 80056c6:	46c0      	nop			; (mov r8, r8)
 80056c8:	ffffefff 	.word	0xffffefff

080056cc <__sclose>:
 80056cc:	b510      	push	{r4, lr}
 80056ce:	230e      	movs	r3, #14
 80056d0:	5ec9      	ldrsh	r1, [r1, r3]
 80056d2:	f000 f80d 	bl	80056f0 <_close_r>
 80056d6:	bd10      	pop	{r4, pc}

080056d8 <memset>:
 80056d8:	0003      	movs	r3, r0
 80056da:	1882      	adds	r2, r0, r2
 80056dc:	4293      	cmp	r3, r2
 80056de:	d100      	bne.n	80056e2 <memset+0xa>
 80056e0:	4770      	bx	lr
 80056e2:	7019      	strb	r1, [r3, #0]
 80056e4:	3301      	adds	r3, #1
 80056e6:	e7f9      	b.n	80056dc <memset+0x4>

080056e8 <_localeconv_r>:
 80056e8:	4800      	ldr	r0, [pc, #0]	; (80056ec <_localeconv_r+0x4>)
 80056ea:	4770      	bx	lr
 80056ec:	20000158 	.word	0x20000158

080056f0 <_close_r>:
 80056f0:	2300      	movs	r3, #0
 80056f2:	b570      	push	{r4, r5, r6, lr}
 80056f4:	4d06      	ldr	r5, [pc, #24]	; (8005710 <_close_r+0x20>)
 80056f6:	0004      	movs	r4, r0
 80056f8:	0008      	movs	r0, r1
 80056fa:	602b      	str	r3, [r5, #0]
 80056fc:	f7fd fc96 	bl	800302c <_close>
 8005700:	1c43      	adds	r3, r0, #1
 8005702:	d103      	bne.n	800570c <_close_r+0x1c>
 8005704:	682b      	ldr	r3, [r5, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d000      	beq.n	800570c <_close_r+0x1c>
 800570a:	6023      	str	r3, [r4, #0]
 800570c:	bd70      	pop	{r4, r5, r6, pc}
 800570e:	46c0      	nop			; (mov r8, r8)
 8005710:	20000424 	.word	0x20000424

08005714 <_lseek_r>:
 8005714:	b570      	push	{r4, r5, r6, lr}
 8005716:	0004      	movs	r4, r0
 8005718:	0008      	movs	r0, r1
 800571a:	0011      	movs	r1, r2
 800571c:	001a      	movs	r2, r3
 800571e:	2300      	movs	r3, #0
 8005720:	4d05      	ldr	r5, [pc, #20]	; (8005738 <_lseek_r+0x24>)
 8005722:	602b      	str	r3, [r5, #0]
 8005724:	f7fd fca3 	bl	800306e <_lseek>
 8005728:	1c43      	adds	r3, r0, #1
 800572a:	d103      	bne.n	8005734 <_lseek_r+0x20>
 800572c:	682b      	ldr	r3, [r5, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d000      	beq.n	8005734 <_lseek_r+0x20>
 8005732:	6023      	str	r3, [r4, #0]
 8005734:	bd70      	pop	{r4, r5, r6, pc}
 8005736:	46c0      	nop			; (mov r8, r8)
 8005738:	20000424 	.word	0x20000424

0800573c <_read_r>:
 800573c:	b570      	push	{r4, r5, r6, lr}
 800573e:	0004      	movs	r4, r0
 8005740:	0008      	movs	r0, r1
 8005742:	0011      	movs	r1, r2
 8005744:	001a      	movs	r2, r3
 8005746:	2300      	movs	r3, #0
 8005748:	4d05      	ldr	r5, [pc, #20]	; (8005760 <_read_r+0x24>)
 800574a:	602b      	str	r3, [r5, #0]
 800574c:	f7fd fc35 	bl	8002fba <_read>
 8005750:	1c43      	adds	r3, r0, #1
 8005752:	d103      	bne.n	800575c <_read_r+0x20>
 8005754:	682b      	ldr	r3, [r5, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d000      	beq.n	800575c <_read_r+0x20>
 800575a:	6023      	str	r3, [r4, #0]
 800575c:	bd70      	pop	{r4, r5, r6, pc}
 800575e:	46c0      	nop			; (mov r8, r8)
 8005760:	20000424 	.word	0x20000424

08005764 <_write_r>:
 8005764:	b570      	push	{r4, r5, r6, lr}
 8005766:	0004      	movs	r4, r0
 8005768:	0008      	movs	r0, r1
 800576a:	0011      	movs	r1, r2
 800576c:	001a      	movs	r2, r3
 800576e:	2300      	movs	r3, #0
 8005770:	4d05      	ldr	r5, [pc, #20]	; (8005788 <_write_r+0x24>)
 8005772:	602b      	str	r3, [r5, #0]
 8005774:	f7fd fc3e 	bl	8002ff4 <_write>
 8005778:	1c43      	adds	r3, r0, #1
 800577a:	d103      	bne.n	8005784 <_write_r+0x20>
 800577c:	682b      	ldr	r3, [r5, #0]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d000      	beq.n	8005784 <_write_r+0x20>
 8005782:	6023      	str	r3, [r4, #0]
 8005784:	bd70      	pop	{r4, r5, r6, pc}
 8005786:	46c0      	nop			; (mov r8, r8)
 8005788:	20000424 	.word	0x20000424

0800578c <__errno>:
 800578c:	4b01      	ldr	r3, [pc, #4]	; (8005794 <__errno+0x8>)
 800578e:	6818      	ldr	r0, [r3, #0]
 8005790:	4770      	bx	lr
 8005792:	46c0      	nop			; (mov r8, r8)
 8005794:	20000064 	.word	0x20000064

08005798 <__libc_init_array>:
 8005798:	b570      	push	{r4, r5, r6, lr}
 800579a:	2600      	movs	r6, #0
 800579c:	4c0c      	ldr	r4, [pc, #48]	; (80057d0 <__libc_init_array+0x38>)
 800579e:	4d0d      	ldr	r5, [pc, #52]	; (80057d4 <__libc_init_array+0x3c>)
 80057a0:	1b64      	subs	r4, r4, r5
 80057a2:	10a4      	asrs	r4, r4, #2
 80057a4:	42a6      	cmp	r6, r4
 80057a6:	d109      	bne.n	80057bc <__libc_init_array+0x24>
 80057a8:	2600      	movs	r6, #0
 80057aa:	f001 ff79 	bl	80076a0 <_init>
 80057ae:	4c0a      	ldr	r4, [pc, #40]	; (80057d8 <__libc_init_array+0x40>)
 80057b0:	4d0a      	ldr	r5, [pc, #40]	; (80057dc <__libc_init_array+0x44>)
 80057b2:	1b64      	subs	r4, r4, r5
 80057b4:	10a4      	asrs	r4, r4, #2
 80057b6:	42a6      	cmp	r6, r4
 80057b8:	d105      	bne.n	80057c6 <__libc_init_array+0x2e>
 80057ba:	bd70      	pop	{r4, r5, r6, pc}
 80057bc:	00b3      	lsls	r3, r6, #2
 80057be:	58eb      	ldr	r3, [r5, r3]
 80057c0:	4798      	blx	r3
 80057c2:	3601      	adds	r6, #1
 80057c4:	e7ee      	b.n	80057a4 <__libc_init_array+0xc>
 80057c6:	00b3      	lsls	r3, r6, #2
 80057c8:	58eb      	ldr	r3, [r5, r3]
 80057ca:	4798      	blx	r3
 80057cc:	3601      	adds	r6, #1
 80057ce:	e7f2      	b.n	80057b6 <__libc_init_array+0x1e>
 80057d0:	08007acc 	.word	0x08007acc
 80057d4:	08007acc 	.word	0x08007acc
 80057d8:	08007ad0 	.word	0x08007ad0
 80057dc:	08007acc 	.word	0x08007acc

080057e0 <__retarget_lock_init_recursive>:
 80057e0:	4770      	bx	lr

080057e2 <__retarget_lock_acquire_recursive>:
 80057e2:	4770      	bx	lr

080057e4 <__retarget_lock_release_recursive>:
 80057e4:	4770      	bx	lr

080057e6 <memchr>:
 80057e6:	b2c9      	uxtb	r1, r1
 80057e8:	1882      	adds	r2, r0, r2
 80057ea:	4290      	cmp	r0, r2
 80057ec:	d101      	bne.n	80057f2 <memchr+0xc>
 80057ee:	2000      	movs	r0, #0
 80057f0:	4770      	bx	lr
 80057f2:	7803      	ldrb	r3, [r0, #0]
 80057f4:	428b      	cmp	r3, r1
 80057f6:	d0fb      	beq.n	80057f0 <memchr+0xa>
 80057f8:	3001      	adds	r0, #1
 80057fa:	e7f6      	b.n	80057ea <memchr+0x4>

080057fc <quorem>:
 80057fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057fe:	6902      	ldr	r2, [r0, #16]
 8005800:	690b      	ldr	r3, [r1, #16]
 8005802:	b089      	sub	sp, #36	; 0x24
 8005804:	0007      	movs	r7, r0
 8005806:	9104      	str	r1, [sp, #16]
 8005808:	2000      	movs	r0, #0
 800580a:	429a      	cmp	r2, r3
 800580c:	db69      	blt.n	80058e2 <quorem+0xe6>
 800580e:	3b01      	subs	r3, #1
 8005810:	009c      	lsls	r4, r3, #2
 8005812:	9301      	str	r3, [sp, #4]
 8005814:	000b      	movs	r3, r1
 8005816:	3314      	adds	r3, #20
 8005818:	9306      	str	r3, [sp, #24]
 800581a:	191b      	adds	r3, r3, r4
 800581c:	9305      	str	r3, [sp, #20]
 800581e:	003b      	movs	r3, r7
 8005820:	3314      	adds	r3, #20
 8005822:	9303      	str	r3, [sp, #12]
 8005824:	191c      	adds	r4, r3, r4
 8005826:	9b05      	ldr	r3, [sp, #20]
 8005828:	6826      	ldr	r6, [r4, #0]
 800582a:	681d      	ldr	r5, [r3, #0]
 800582c:	0030      	movs	r0, r6
 800582e:	3501      	adds	r5, #1
 8005830:	0029      	movs	r1, r5
 8005832:	f7fa fc85 	bl	8000140 <__udivsi3>
 8005836:	9002      	str	r0, [sp, #8]
 8005838:	42ae      	cmp	r6, r5
 800583a:	d329      	bcc.n	8005890 <quorem+0x94>
 800583c:	9b06      	ldr	r3, [sp, #24]
 800583e:	2600      	movs	r6, #0
 8005840:	469c      	mov	ip, r3
 8005842:	9d03      	ldr	r5, [sp, #12]
 8005844:	9606      	str	r6, [sp, #24]
 8005846:	4662      	mov	r2, ip
 8005848:	ca08      	ldmia	r2!, {r3}
 800584a:	6828      	ldr	r0, [r5, #0]
 800584c:	4694      	mov	ip, r2
 800584e:	9a02      	ldr	r2, [sp, #8]
 8005850:	b299      	uxth	r1, r3
 8005852:	4351      	muls	r1, r2
 8005854:	0c1b      	lsrs	r3, r3, #16
 8005856:	4353      	muls	r3, r2
 8005858:	1989      	adds	r1, r1, r6
 800585a:	0c0a      	lsrs	r2, r1, #16
 800585c:	189b      	adds	r3, r3, r2
 800585e:	9307      	str	r3, [sp, #28]
 8005860:	0c1e      	lsrs	r6, r3, #16
 8005862:	9b06      	ldr	r3, [sp, #24]
 8005864:	b282      	uxth	r2, r0
 8005866:	18d2      	adds	r2, r2, r3
 8005868:	466b      	mov	r3, sp
 800586a:	b289      	uxth	r1, r1
 800586c:	8b9b      	ldrh	r3, [r3, #28]
 800586e:	1a52      	subs	r2, r2, r1
 8005870:	0c01      	lsrs	r1, r0, #16
 8005872:	1ac9      	subs	r1, r1, r3
 8005874:	1413      	asrs	r3, r2, #16
 8005876:	18cb      	adds	r3, r1, r3
 8005878:	1419      	asrs	r1, r3, #16
 800587a:	b292      	uxth	r2, r2
 800587c:	041b      	lsls	r3, r3, #16
 800587e:	4313      	orrs	r3, r2
 8005880:	c508      	stmia	r5!, {r3}
 8005882:	9b05      	ldr	r3, [sp, #20]
 8005884:	9106      	str	r1, [sp, #24]
 8005886:	4563      	cmp	r3, ip
 8005888:	d2dd      	bcs.n	8005846 <quorem+0x4a>
 800588a:	6823      	ldr	r3, [r4, #0]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d030      	beq.n	80058f2 <quorem+0xf6>
 8005890:	0038      	movs	r0, r7
 8005892:	9904      	ldr	r1, [sp, #16]
 8005894:	f001 f9de 	bl	8006c54 <__mcmp>
 8005898:	2800      	cmp	r0, #0
 800589a:	db21      	blt.n	80058e0 <quorem+0xe4>
 800589c:	0038      	movs	r0, r7
 800589e:	2600      	movs	r6, #0
 80058a0:	9b02      	ldr	r3, [sp, #8]
 80058a2:	9c04      	ldr	r4, [sp, #16]
 80058a4:	3301      	adds	r3, #1
 80058a6:	9302      	str	r3, [sp, #8]
 80058a8:	3014      	adds	r0, #20
 80058aa:	3414      	adds	r4, #20
 80058ac:	6803      	ldr	r3, [r0, #0]
 80058ae:	cc02      	ldmia	r4!, {r1}
 80058b0:	b29d      	uxth	r5, r3
 80058b2:	19ad      	adds	r5, r5, r6
 80058b4:	b28a      	uxth	r2, r1
 80058b6:	1aaa      	subs	r2, r5, r2
 80058b8:	0c09      	lsrs	r1, r1, #16
 80058ba:	0c1b      	lsrs	r3, r3, #16
 80058bc:	1a5b      	subs	r3, r3, r1
 80058be:	1411      	asrs	r1, r2, #16
 80058c0:	185b      	adds	r3, r3, r1
 80058c2:	141e      	asrs	r6, r3, #16
 80058c4:	b292      	uxth	r2, r2
 80058c6:	041b      	lsls	r3, r3, #16
 80058c8:	4313      	orrs	r3, r2
 80058ca:	c008      	stmia	r0!, {r3}
 80058cc:	9b05      	ldr	r3, [sp, #20]
 80058ce:	42a3      	cmp	r3, r4
 80058d0:	d2ec      	bcs.n	80058ac <quorem+0xb0>
 80058d2:	9b01      	ldr	r3, [sp, #4]
 80058d4:	9a03      	ldr	r2, [sp, #12]
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	18d3      	adds	r3, r2, r3
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	2a00      	cmp	r2, #0
 80058de:	d015      	beq.n	800590c <quorem+0x110>
 80058e0:	9802      	ldr	r0, [sp, #8]
 80058e2:	b009      	add	sp, #36	; 0x24
 80058e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058e6:	6823      	ldr	r3, [r4, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d106      	bne.n	80058fa <quorem+0xfe>
 80058ec:	9b01      	ldr	r3, [sp, #4]
 80058ee:	3b01      	subs	r3, #1
 80058f0:	9301      	str	r3, [sp, #4]
 80058f2:	9b03      	ldr	r3, [sp, #12]
 80058f4:	3c04      	subs	r4, #4
 80058f6:	42a3      	cmp	r3, r4
 80058f8:	d3f5      	bcc.n	80058e6 <quorem+0xea>
 80058fa:	9b01      	ldr	r3, [sp, #4]
 80058fc:	613b      	str	r3, [r7, #16]
 80058fe:	e7c7      	b.n	8005890 <quorem+0x94>
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	2a00      	cmp	r2, #0
 8005904:	d106      	bne.n	8005914 <quorem+0x118>
 8005906:	9a01      	ldr	r2, [sp, #4]
 8005908:	3a01      	subs	r2, #1
 800590a:	9201      	str	r2, [sp, #4]
 800590c:	9a03      	ldr	r2, [sp, #12]
 800590e:	3b04      	subs	r3, #4
 8005910:	429a      	cmp	r2, r3
 8005912:	d3f5      	bcc.n	8005900 <quorem+0x104>
 8005914:	9b01      	ldr	r3, [sp, #4]
 8005916:	613b      	str	r3, [r7, #16]
 8005918:	e7e2      	b.n	80058e0 <quorem+0xe4>
	...

0800591c <_dtoa_r>:
 800591c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800591e:	0014      	movs	r4, r2
 8005920:	001d      	movs	r5, r3
 8005922:	69c6      	ldr	r6, [r0, #28]
 8005924:	b09d      	sub	sp, #116	; 0x74
 8005926:	9408      	str	r4, [sp, #32]
 8005928:	9509      	str	r5, [sp, #36]	; 0x24
 800592a:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800592c:	9004      	str	r0, [sp, #16]
 800592e:	2e00      	cmp	r6, #0
 8005930:	d10f      	bne.n	8005952 <_dtoa_r+0x36>
 8005932:	2010      	movs	r0, #16
 8005934:	f000 fe4a 	bl	80065cc <malloc>
 8005938:	9b04      	ldr	r3, [sp, #16]
 800593a:	1e02      	subs	r2, r0, #0
 800593c:	61d8      	str	r0, [r3, #28]
 800593e:	d104      	bne.n	800594a <_dtoa_r+0x2e>
 8005940:	21ef      	movs	r1, #239	; 0xef
 8005942:	4bc6      	ldr	r3, [pc, #792]	; (8005c5c <_dtoa_r+0x340>)
 8005944:	48c6      	ldr	r0, [pc, #792]	; (8005c60 <_dtoa_r+0x344>)
 8005946:	f001 fd55 	bl	80073f4 <__assert_func>
 800594a:	6046      	str	r6, [r0, #4]
 800594c:	6086      	str	r6, [r0, #8]
 800594e:	6006      	str	r6, [r0, #0]
 8005950:	60c6      	str	r6, [r0, #12]
 8005952:	9b04      	ldr	r3, [sp, #16]
 8005954:	69db      	ldr	r3, [r3, #28]
 8005956:	6819      	ldr	r1, [r3, #0]
 8005958:	2900      	cmp	r1, #0
 800595a:	d00b      	beq.n	8005974 <_dtoa_r+0x58>
 800595c:	685a      	ldr	r2, [r3, #4]
 800595e:	2301      	movs	r3, #1
 8005960:	4093      	lsls	r3, r2
 8005962:	604a      	str	r2, [r1, #4]
 8005964:	608b      	str	r3, [r1, #8]
 8005966:	9804      	ldr	r0, [sp, #16]
 8005968:	f000 ff32 	bl	80067d0 <_Bfree>
 800596c:	2200      	movs	r2, #0
 800596e:	9b04      	ldr	r3, [sp, #16]
 8005970:	69db      	ldr	r3, [r3, #28]
 8005972:	601a      	str	r2, [r3, #0]
 8005974:	2d00      	cmp	r5, #0
 8005976:	da1e      	bge.n	80059b6 <_dtoa_r+0x9a>
 8005978:	2301      	movs	r3, #1
 800597a:	603b      	str	r3, [r7, #0]
 800597c:	006b      	lsls	r3, r5, #1
 800597e:	085b      	lsrs	r3, r3, #1
 8005980:	9309      	str	r3, [sp, #36]	; 0x24
 8005982:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005984:	4bb7      	ldr	r3, [pc, #732]	; (8005c64 <_dtoa_r+0x348>)
 8005986:	4ab7      	ldr	r2, [pc, #732]	; (8005c64 <_dtoa_r+0x348>)
 8005988:	403b      	ands	r3, r7
 800598a:	4293      	cmp	r3, r2
 800598c:	d116      	bne.n	80059bc <_dtoa_r+0xa0>
 800598e:	4bb6      	ldr	r3, [pc, #728]	; (8005c68 <_dtoa_r+0x34c>)
 8005990:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005992:	6013      	str	r3, [r2, #0]
 8005994:	033b      	lsls	r3, r7, #12
 8005996:	0b1b      	lsrs	r3, r3, #12
 8005998:	4323      	orrs	r3, r4
 800599a:	d101      	bne.n	80059a0 <_dtoa_r+0x84>
 800599c:	f000 fdb5 	bl	800650a <_dtoa_r+0xbee>
 80059a0:	4bb2      	ldr	r3, [pc, #712]	; (8005c6c <_dtoa_r+0x350>)
 80059a2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80059a4:	9306      	str	r3, [sp, #24]
 80059a6:	2a00      	cmp	r2, #0
 80059a8:	d002      	beq.n	80059b0 <_dtoa_r+0x94>
 80059aa:	4bb1      	ldr	r3, [pc, #708]	; (8005c70 <_dtoa_r+0x354>)
 80059ac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80059ae:	6013      	str	r3, [r2, #0]
 80059b0:	9806      	ldr	r0, [sp, #24]
 80059b2:	b01d      	add	sp, #116	; 0x74
 80059b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059b6:	2300      	movs	r3, #0
 80059b8:	603b      	str	r3, [r7, #0]
 80059ba:	e7e2      	b.n	8005982 <_dtoa_r+0x66>
 80059bc:	9a08      	ldr	r2, [sp, #32]
 80059be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059c0:	9210      	str	r2, [sp, #64]	; 0x40
 80059c2:	9311      	str	r3, [sp, #68]	; 0x44
 80059c4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80059c6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80059c8:	2200      	movs	r2, #0
 80059ca:	2300      	movs	r3, #0
 80059cc:	f7fa fd3e 	bl	800044c <__aeabi_dcmpeq>
 80059d0:	1e06      	subs	r6, r0, #0
 80059d2:	d009      	beq.n	80059e8 <_dtoa_r+0xcc>
 80059d4:	2301      	movs	r3, #1
 80059d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80059d8:	6013      	str	r3, [r2, #0]
 80059da:	4ba6      	ldr	r3, [pc, #664]	; (8005c74 <_dtoa_r+0x358>)
 80059dc:	9306      	str	r3, [sp, #24]
 80059de:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d0e5      	beq.n	80059b0 <_dtoa_r+0x94>
 80059e4:	4ba4      	ldr	r3, [pc, #656]	; (8005c78 <_dtoa_r+0x35c>)
 80059e6:	e7e1      	b.n	80059ac <_dtoa_r+0x90>
 80059e8:	ab1a      	add	r3, sp, #104	; 0x68
 80059ea:	9301      	str	r3, [sp, #4]
 80059ec:	ab1b      	add	r3, sp, #108	; 0x6c
 80059ee:	9300      	str	r3, [sp, #0]
 80059f0:	9804      	ldr	r0, [sp, #16]
 80059f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80059f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80059f6:	f001 f9e1 	bl	8006dbc <__d2b>
 80059fa:	007a      	lsls	r2, r7, #1
 80059fc:	9005      	str	r0, [sp, #20]
 80059fe:	0d52      	lsrs	r2, r2, #21
 8005a00:	d100      	bne.n	8005a04 <_dtoa_r+0xe8>
 8005a02:	e07b      	b.n	8005afc <_dtoa_r+0x1e0>
 8005a04:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a06:	9617      	str	r6, [sp, #92]	; 0x5c
 8005a08:	0319      	lsls	r1, r3, #12
 8005a0a:	4b9c      	ldr	r3, [pc, #624]	; (8005c7c <_dtoa_r+0x360>)
 8005a0c:	0b09      	lsrs	r1, r1, #12
 8005a0e:	430b      	orrs	r3, r1
 8005a10:	499b      	ldr	r1, [pc, #620]	; (8005c80 <_dtoa_r+0x364>)
 8005a12:	1857      	adds	r7, r2, r1
 8005a14:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005a16:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005a18:	0019      	movs	r1, r3
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	4b99      	ldr	r3, [pc, #612]	; (8005c84 <_dtoa_r+0x368>)
 8005a1e:	f7fb ff5f 	bl	80018e0 <__aeabi_dsub>
 8005a22:	4a99      	ldr	r2, [pc, #612]	; (8005c88 <_dtoa_r+0x36c>)
 8005a24:	4b99      	ldr	r3, [pc, #612]	; (8005c8c <_dtoa_r+0x370>)
 8005a26:	f7fb fc99 	bl	800135c <__aeabi_dmul>
 8005a2a:	4a99      	ldr	r2, [pc, #612]	; (8005c90 <_dtoa_r+0x374>)
 8005a2c:	4b99      	ldr	r3, [pc, #612]	; (8005c94 <_dtoa_r+0x378>)
 8005a2e:	f7fa fd3b 	bl	80004a8 <__aeabi_dadd>
 8005a32:	0004      	movs	r4, r0
 8005a34:	0038      	movs	r0, r7
 8005a36:	000d      	movs	r5, r1
 8005a38:	f7fc fb28 	bl	800208c <__aeabi_i2d>
 8005a3c:	4a96      	ldr	r2, [pc, #600]	; (8005c98 <_dtoa_r+0x37c>)
 8005a3e:	4b97      	ldr	r3, [pc, #604]	; (8005c9c <_dtoa_r+0x380>)
 8005a40:	f7fb fc8c 	bl	800135c <__aeabi_dmul>
 8005a44:	0002      	movs	r2, r0
 8005a46:	000b      	movs	r3, r1
 8005a48:	0020      	movs	r0, r4
 8005a4a:	0029      	movs	r1, r5
 8005a4c:	f7fa fd2c 	bl	80004a8 <__aeabi_dadd>
 8005a50:	0004      	movs	r4, r0
 8005a52:	000d      	movs	r5, r1
 8005a54:	f7fc fae4 	bl	8002020 <__aeabi_d2iz>
 8005a58:	2200      	movs	r2, #0
 8005a5a:	9003      	str	r0, [sp, #12]
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	0020      	movs	r0, r4
 8005a60:	0029      	movs	r1, r5
 8005a62:	f7fa fcf9 	bl	8000458 <__aeabi_dcmplt>
 8005a66:	2800      	cmp	r0, #0
 8005a68:	d00b      	beq.n	8005a82 <_dtoa_r+0x166>
 8005a6a:	9803      	ldr	r0, [sp, #12]
 8005a6c:	f7fc fb0e 	bl	800208c <__aeabi_i2d>
 8005a70:	002b      	movs	r3, r5
 8005a72:	0022      	movs	r2, r4
 8005a74:	f7fa fcea 	bl	800044c <__aeabi_dcmpeq>
 8005a78:	4243      	negs	r3, r0
 8005a7a:	4158      	adcs	r0, r3
 8005a7c:	9b03      	ldr	r3, [sp, #12]
 8005a7e:	1a1b      	subs	r3, r3, r0
 8005a80:	9303      	str	r3, [sp, #12]
 8005a82:	2301      	movs	r3, #1
 8005a84:	9316      	str	r3, [sp, #88]	; 0x58
 8005a86:	9b03      	ldr	r3, [sp, #12]
 8005a88:	2b16      	cmp	r3, #22
 8005a8a:	d810      	bhi.n	8005aae <_dtoa_r+0x192>
 8005a8c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005a8e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005a90:	9a03      	ldr	r2, [sp, #12]
 8005a92:	4b83      	ldr	r3, [pc, #524]	; (8005ca0 <_dtoa_r+0x384>)
 8005a94:	00d2      	lsls	r2, r2, #3
 8005a96:	189b      	adds	r3, r3, r2
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f7fa fcdc 	bl	8000458 <__aeabi_dcmplt>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	d047      	beq.n	8005b34 <_dtoa_r+0x218>
 8005aa4:	9b03      	ldr	r3, [sp, #12]
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	9303      	str	r3, [sp, #12]
 8005aaa:	2300      	movs	r3, #0
 8005aac:	9316      	str	r3, [sp, #88]	; 0x58
 8005aae:	2200      	movs	r2, #0
 8005ab0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005ab2:	920a      	str	r2, [sp, #40]	; 0x28
 8005ab4:	1bdb      	subs	r3, r3, r7
 8005ab6:	1e5a      	subs	r2, r3, #1
 8005ab8:	d53e      	bpl.n	8005b38 <_dtoa_r+0x21c>
 8005aba:	2201      	movs	r2, #1
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	930a      	str	r3, [sp, #40]	; 0x28
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	930c      	str	r3, [sp, #48]	; 0x30
 8005ac4:	9b03      	ldr	r3, [sp, #12]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	db38      	blt.n	8005b3c <_dtoa_r+0x220>
 8005aca:	9a03      	ldr	r2, [sp, #12]
 8005acc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ace:	4694      	mov	ip, r2
 8005ad0:	4463      	add	r3, ip
 8005ad2:	930c      	str	r3, [sp, #48]	; 0x30
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	9213      	str	r2, [sp, #76]	; 0x4c
 8005ad8:	930d      	str	r3, [sp, #52]	; 0x34
 8005ada:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005adc:	2401      	movs	r4, #1
 8005ade:	2b09      	cmp	r3, #9
 8005ae0:	d867      	bhi.n	8005bb2 <_dtoa_r+0x296>
 8005ae2:	2b05      	cmp	r3, #5
 8005ae4:	dd02      	ble.n	8005aec <_dtoa_r+0x1d0>
 8005ae6:	2400      	movs	r4, #0
 8005ae8:	3b04      	subs	r3, #4
 8005aea:	9322      	str	r3, [sp, #136]	; 0x88
 8005aec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005aee:	1e98      	subs	r0, r3, #2
 8005af0:	2803      	cmp	r0, #3
 8005af2:	d867      	bhi.n	8005bc4 <_dtoa_r+0x2a8>
 8005af4:	f7fa fb10 	bl	8000118 <__gnu_thumb1_case_uqi>
 8005af8:	5b383a2b 	.word	0x5b383a2b
 8005afc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005afe:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8005b00:	18f6      	adds	r6, r6, r3
 8005b02:	4b68      	ldr	r3, [pc, #416]	; (8005ca4 <_dtoa_r+0x388>)
 8005b04:	18f2      	adds	r2, r6, r3
 8005b06:	2a20      	cmp	r2, #32
 8005b08:	dd0f      	ble.n	8005b2a <_dtoa_r+0x20e>
 8005b0a:	2340      	movs	r3, #64	; 0x40
 8005b0c:	1a9b      	subs	r3, r3, r2
 8005b0e:	409f      	lsls	r7, r3
 8005b10:	4b65      	ldr	r3, [pc, #404]	; (8005ca8 <_dtoa_r+0x38c>)
 8005b12:	0038      	movs	r0, r7
 8005b14:	18f3      	adds	r3, r6, r3
 8005b16:	40dc      	lsrs	r4, r3
 8005b18:	4320      	orrs	r0, r4
 8005b1a:	f7fc fae7 	bl	80020ec <__aeabi_ui2d>
 8005b1e:	2201      	movs	r2, #1
 8005b20:	4b62      	ldr	r3, [pc, #392]	; (8005cac <_dtoa_r+0x390>)
 8005b22:	1e77      	subs	r7, r6, #1
 8005b24:	18cb      	adds	r3, r1, r3
 8005b26:	9217      	str	r2, [sp, #92]	; 0x5c
 8005b28:	e776      	b.n	8005a18 <_dtoa_r+0xfc>
 8005b2a:	2320      	movs	r3, #32
 8005b2c:	0020      	movs	r0, r4
 8005b2e:	1a9b      	subs	r3, r3, r2
 8005b30:	4098      	lsls	r0, r3
 8005b32:	e7f2      	b.n	8005b1a <_dtoa_r+0x1fe>
 8005b34:	9016      	str	r0, [sp, #88]	; 0x58
 8005b36:	e7ba      	b.n	8005aae <_dtoa_r+0x192>
 8005b38:	920c      	str	r2, [sp, #48]	; 0x30
 8005b3a:	e7c3      	b.n	8005ac4 <_dtoa_r+0x1a8>
 8005b3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b3e:	9a03      	ldr	r2, [sp, #12]
 8005b40:	1a9b      	subs	r3, r3, r2
 8005b42:	930a      	str	r3, [sp, #40]	; 0x28
 8005b44:	4253      	negs	r3, r2
 8005b46:	930d      	str	r3, [sp, #52]	; 0x34
 8005b48:	2300      	movs	r3, #0
 8005b4a:	9313      	str	r3, [sp, #76]	; 0x4c
 8005b4c:	e7c5      	b.n	8005ada <_dtoa_r+0x1be>
 8005b4e:	2300      	movs	r3, #0
 8005b50:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005b54:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b56:	9307      	str	r3, [sp, #28]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	dc13      	bgt.n	8005b84 <_dtoa_r+0x268>
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	001a      	movs	r2, r3
 8005b60:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b62:	9307      	str	r3, [sp, #28]
 8005b64:	9223      	str	r2, [sp, #140]	; 0x8c
 8005b66:	e00d      	b.n	8005b84 <_dtoa_r+0x268>
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e7f1      	b.n	8005b50 <_dtoa_r+0x234>
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005b70:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b72:	4694      	mov	ip, r2
 8005b74:	9b03      	ldr	r3, [sp, #12]
 8005b76:	4463      	add	r3, ip
 8005b78:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b7a:	3301      	adds	r3, #1
 8005b7c:	9307      	str	r3, [sp, #28]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	dc00      	bgt.n	8005b84 <_dtoa_r+0x268>
 8005b82:	2301      	movs	r3, #1
 8005b84:	9a04      	ldr	r2, [sp, #16]
 8005b86:	2100      	movs	r1, #0
 8005b88:	69d0      	ldr	r0, [r2, #28]
 8005b8a:	2204      	movs	r2, #4
 8005b8c:	0015      	movs	r5, r2
 8005b8e:	3514      	adds	r5, #20
 8005b90:	429d      	cmp	r5, r3
 8005b92:	d91b      	bls.n	8005bcc <_dtoa_r+0x2b0>
 8005b94:	6041      	str	r1, [r0, #4]
 8005b96:	9804      	ldr	r0, [sp, #16]
 8005b98:	f000 fdd6 	bl	8006748 <_Balloc>
 8005b9c:	9006      	str	r0, [sp, #24]
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	d117      	bne.n	8005bd2 <_dtoa_r+0x2b6>
 8005ba2:	21b0      	movs	r1, #176	; 0xb0
 8005ba4:	4b42      	ldr	r3, [pc, #264]	; (8005cb0 <_dtoa_r+0x394>)
 8005ba6:	482e      	ldr	r0, [pc, #184]	; (8005c60 <_dtoa_r+0x344>)
 8005ba8:	9a06      	ldr	r2, [sp, #24]
 8005baa:	31ff      	adds	r1, #255	; 0xff
 8005bac:	e6cb      	b.n	8005946 <_dtoa_r+0x2a>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e7dd      	b.n	8005b6e <_dtoa_r+0x252>
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	940f      	str	r4, [sp, #60]	; 0x3c
 8005bb6:	9322      	str	r3, [sp, #136]	; 0x88
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bbc:	9307      	str	r3, [sp, #28]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	3313      	adds	r3, #19
 8005bc2:	e7cf      	b.n	8005b64 <_dtoa_r+0x248>
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005bc8:	3b02      	subs	r3, #2
 8005bca:	e7f6      	b.n	8005bba <_dtoa_r+0x29e>
 8005bcc:	3101      	adds	r1, #1
 8005bce:	0052      	lsls	r2, r2, #1
 8005bd0:	e7dc      	b.n	8005b8c <_dtoa_r+0x270>
 8005bd2:	9b04      	ldr	r3, [sp, #16]
 8005bd4:	9a06      	ldr	r2, [sp, #24]
 8005bd6:	69db      	ldr	r3, [r3, #28]
 8005bd8:	601a      	str	r2, [r3, #0]
 8005bda:	9b07      	ldr	r3, [sp, #28]
 8005bdc:	2b0e      	cmp	r3, #14
 8005bde:	d900      	bls.n	8005be2 <_dtoa_r+0x2c6>
 8005be0:	e0e5      	b.n	8005dae <_dtoa_r+0x492>
 8005be2:	2c00      	cmp	r4, #0
 8005be4:	d100      	bne.n	8005be8 <_dtoa_r+0x2cc>
 8005be6:	e0e2      	b.n	8005dae <_dtoa_r+0x492>
 8005be8:	9b03      	ldr	r3, [sp, #12]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	dd64      	ble.n	8005cb8 <_dtoa_r+0x39c>
 8005bee:	210f      	movs	r1, #15
 8005bf0:	9a03      	ldr	r2, [sp, #12]
 8005bf2:	4b2b      	ldr	r3, [pc, #172]	; (8005ca0 <_dtoa_r+0x384>)
 8005bf4:	400a      	ands	r2, r1
 8005bf6:	00d2      	lsls	r2, r2, #3
 8005bf8:	189b      	adds	r3, r3, r2
 8005bfa:	681e      	ldr	r6, [r3, #0]
 8005bfc:	685f      	ldr	r7, [r3, #4]
 8005bfe:	9b03      	ldr	r3, [sp, #12]
 8005c00:	2402      	movs	r4, #2
 8005c02:	111d      	asrs	r5, r3, #4
 8005c04:	05db      	lsls	r3, r3, #23
 8005c06:	d50a      	bpl.n	8005c1e <_dtoa_r+0x302>
 8005c08:	4b2a      	ldr	r3, [pc, #168]	; (8005cb4 <_dtoa_r+0x398>)
 8005c0a:	400d      	ands	r5, r1
 8005c0c:	6a1a      	ldr	r2, [r3, #32]
 8005c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c10:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005c12:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005c14:	f7fa ffa8 	bl	8000b68 <__aeabi_ddiv>
 8005c18:	9008      	str	r0, [sp, #32]
 8005c1a:	9109      	str	r1, [sp, #36]	; 0x24
 8005c1c:	3401      	adds	r4, #1
 8005c1e:	4b25      	ldr	r3, [pc, #148]	; (8005cb4 <_dtoa_r+0x398>)
 8005c20:	930e      	str	r3, [sp, #56]	; 0x38
 8005c22:	2d00      	cmp	r5, #0
 8005c24:	d108      	bne.n	8005c38 <_dtoa_r+0x31c>
 8005c26:	9808      	ldr	r0, [sp, #32]
 8005c28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c2a:	0032      	movs	r2, r6
 8005c2c:	003b      	movs	r3, r7
 8005c2e:	f7fa ff9b 	bl	8000b68 <__aeabi_ddiv>
 8005c32:	9008      	str	r0, [sp, #32]
 8005c34:	9109      	str	r1, [sp, #36]	; 0x24
 8005c36:	e05a      	b.n	8005cee <_dtoa_r+0x3d2>
 8005c38:	2301      	movs	r3, #1
 8005c3a:	421d      	tst	r5, r3
 8005c3c:	d009      	beq.n	8005c52 <_dtoa_r+0x336>
 8005c3e:	18e4      	adds	r4, r4, r3
 8005c40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c42:	0030      	movs	r0, r6
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	0039      	movs	r1, r7
 8005c4a:	f7fb fb87 	bl	800135c <__aeabi_dmul>
 8005c4e:	0006      	movs	r6, r0
 8005c50:	000f      	movs	r7, r1
 8005c52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c54:	106d      	asrs	r5, r5, #1
 8005c56:	3308      	adds	r3, #8
 8005c58:	e7e2      	b.n	8005c20 <_dtoa_r+0x304>
 8005c5a:	46c0      	nop			; (mov r8, r8)
 8005c5c:	08007799 	.word	0x08007799
 8005c60:	080077b0 	.word	0x080077b0
 8005c64:	7ff00000 	.word	0x7ff00000
 8005c68:	0000270f 	.word	0x0000270f
 8005c6c:	08007795 	.word	0x08007795
 8005c70:	08007798 	.word	0x08007798
 8005c74:	08007768 	.word	0x08007768
 8005c78:	08007769 	.word	0x08007769
 8005c7c:	3ff00000 	.word	0x3ff00000
 8005c80:	fffffc01 	.word	0xfffffc01
 8005c84:	3ff80000 	.word	0x3ff80000
 8005c88:	636f4361 	.word	0x636f4361
 8005c8c:	3fd287a7 	.word	0x3fd287a7
 8005c90:	8b60c8b3 	.word	0x8b60c8b3
 8005c94:	3fc68a28 	.word	0x3fc68a28
 8005c98:	509f79fb 	.word	0x509f79fb
 8005c9c:	3fd34413 	.word	0x3fd34413
 8005ca0:	080078a0 	.word	0x080078a0
 8005ca4:	00000432 	.word	0x00000432
 8005ca8:	00000412 	.word	0x00000412
 8005cac:	fe100000 	.word	0xfe100000
 8005cb0:	08007808 	.word	0x08007808
 8005cb4:	08007878 	.word	0x08007878
 8005cb8:	9b03      	ldr	r3, [sp, #12]
 8005cba:	2402      	movs	r4, #2
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d016      	beq.n	8005cee <_dtoa_r+0x3d2>
 8005cc0:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005cc2:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005cc4:	220f      	movs	r2, #15
 8005cc6:	425d      	negs	r5, r3
 8005cc8:	402a      	ands	r2, r5
 8005cca:	4bdd      	ldr	r3, [pc, #884]	; (8006040 <_dtoa_r+0x724>)
 8005ccc:	00d2      	lsls	r2, r2, #3
 8005cce:	189b      	adds	r3, r3, r2
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	f7fb fb42 	bl	800135c <__aeabi_dmul>
 8005cd8:	2701      	movs	r7, #1
 8005cda:	2300      	movs	r3, #0
 8005cdc:	9008      	str	r0, [sp, #32]
 8005cde:	9109      	str	r1, [sp, #36]	; 0x24
 8005ce0:	4ed8      	ldr	r6, [pc, #864]	; (8006044 <_dtoa_r+0x728>)
 8005ce2:	112d      	asrs	r5, r5, #4
 8005ce4:	2d00      	cmp	r5, #0
 8005ce6:	d000      	beq.n	8005cea <_dtoa_r+0x3ce>
 8005ce8:	e091      	b.n	8005e0e <_dtoa_r+0x4f2>
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d1a1      	bne.n	8005c32 <_dtoa_r+0x316>
 8005cee:	9e08      	ldr	r6, [sp, #32]
 8005cf0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005cf2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d100      	bne.n	8005cfa <_dtoa_r+0x3de>
 8005cf8:	e094      	b.n	8005e24 <_dtoa_r+0x508>
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	0030      	movs	r0, r6
 8005cfe:	0039      	movs	r1, r7
 8005d00:	4bd1      	ldr	r3, [pc, #836]	; (8006048 <_dtoa_r+0x72c>)
 8005d02:	f7fa fba9 	bl	8000458 <__aeabi_dcmplt>
 8005d06:	2800      	cmp	r0, #0
 8005d08:	d100      	bne.n	8005d0c <_dtoa_r+0x3f0>
 8005d0a:	e08b      	b.n	8005e24 <_dtoa_r+0x508>
 8005d0c:	9b07      	ldr	r3, [sp, #28]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d100      	bne.n	8005d14 <_dtoa_r+0x3f8>
 8005d12:	e087      	b.n	8005e24 <_dtoa_r+0x508>
 8005d14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	dd45      	ble.n	8005da6 <_dtoa_r+0x48a>
 8005d1a:	9b03      	ldr	r3, [sp, #12]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	930e      	str	r3, [sp, #56]	; 0x38
 8005d22:	0030      	movs	r0, r6
 8005d24:	4bc9      	ldr	r3, [pc, #804]	; (800604c <_dtoa_r+0x730>)
 8005d26:	0039      	movs	r1, r7
 8005d28:	f7fb fb18 	bl	800135c <__aeabi_dmul>
 8005d2c:	9008      	str	r0, [sp, #32]
 8005d2e:	9109      	str	r1, [sp, #36]	; 0x24
 8005d30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d32:	3401      	adds	r4, #1
 8005d34:	0020      	movs	r0, r4
 8005d36:	9e08      	ldr	r6, [sp, #32]
 8005d38:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005d3a:	9312      	str	r3, [sp, #72]	; 0x48
 8005d3c:	f7fc f9a6 	bl	800208c <__aeabi_i2d>
 8005d40:	0032      	movs	r2, r6
 8005d42:	003b      	movs	r3, r7
 8005d44:	f7fb fb0a 	bl	800135c <__aeabi_dmul>
 8005d48:	2200      	movs	r2, #0
 8005d4a:	4bc1      	ldr	r3, [pc, #772]	; (8006050 <_dtoa_r+0x734>)
 8005d4c:	f7fa fbac 	bl	80004a8 <__aeabi_dadd>
 8005d50:	4ac0      	ldr	r2, [pc, #768]	; (8006054 <_dtoa_r+0x738>)
 8005d52:	9014      	str	r0, [sp, #80]	; 0x50
 8005d54:	9115      	str	r1, [sp, #84]	; 0x54
 8005d56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005d58:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8005d5a:	4694      	mov	ip, r2
 8005d5c:	9308      	str	r3, [sp, #32]
 8005d5e:	9409      	str	r4, [sp, #36]	; 0x24
 8005d60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d62:	4463      	add	r3, ip
 8005d64:	9318      	str	r3, [sp, #96]	; 0x60
 8005d66:	9309      	str	r3, [sp, #36]	; 0x24
 8005d68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d15e      	bne.n	8005e2c <_dtoa_r+0x510>
 8005d6e:	2200      	movs	r2, #0
 8005d70:	4bb9      	ldr	r3, [pc, #740]	; (8006058 <_dtoa_r+0x73c>)
 8005d72:	0030      	movs	r0, r6
 8005d74:	0039      	movs	r1, r7
 8005d76:	f7fb fdb3 	bl	80018e0 <__aeabi_dsub>
 8005d7a:	9a08      	ldr	r2, [sp, #32]
 8005d7c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005d7e:	0004      	movs	r4, r0
 8005d80:	000d      	movs	r5, r1
 8005d82:	f7fa fb7d 	bl	8000480 <__aeabi_dcmpgt>
 8005d86:	2800      	cmp	r0, #0
 8005d88:	d000      	beq.n	8005d8c <_dtoa_r+0x470>
 8005d8a:	e2b3      	b.n	80062f4 <_dtoa_r+0x9d8>
 8005d8c:	48b3      	ldr	r0, [pc, #716]	; (800605c <_dtoa_r+0x740>)
 8005d8e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005d90:	4684      	mov	ip, r0
 8005d92:	4461      	add	r1, ip
 8005d94:	000b      	movs	r3, r1
 8005d96:	0020      	movs	r0, r4
 8005d98:	0029      	movs	r1, r5
 8005d9a:	9a08      	ldr	r2, [sp, #32]
 8005d9c:	f7fa fb5c 	bl	8000458 <__aeabi_dcmplt>
 8005da0:	2800      	cmp	r0, #0
 8005da2:	d000      	beq.n	8005da6 <_dtoa_r+0x48a>
 8005da4:	e2a3      	b.n	80062ee <_dtoa_r+0x9d2>
 8005da6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005da8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8005daa:	9308      	str	r3, [sp, #32]
 8005dac:	9409      	str	r4, [sp, #36]	; 0x24
 8005dae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	da00      	bge.n	8005db6 <_dtoa_r+0x49a>
 8005db4:	e179      	b.n	80060aa <_dtoa_r+0x78e>
 8005db6:	9a03      	ldr	r2, [sp, #12]
 8005db8:	2a0e      	cmp	r2, #14
 8005dba:	dd00      	ble.n	8005dbe <_dtoa_r+0x4a2>
 8005dbc:	e175      	b.n	80060aa <_dtoa_r+0x78e>
 8005dbe:	4ba0      	ldr	r3, [pc, #640]	; (8006040 <_dtoa_r+0x724>)
 8005dc0:	00d2      	lsls	r2, r2, #3
 8005dc2:	189b      	adds	r3, r3, r2
 8005dc4:	681e      	ldr	r6, [r3, #0]
 8005dc6:	685f      	ldr	r7, [r3, #4]
 8005dc8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	db00      	blt.n	8005dd0 <_dtoa_r+0x4b4>
 8005dce:	e0e5      	b.n	8005f9c <_dtoa_r+0x680>
 8005dd0:	9b07      	ldr	r3, [sp, #28]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	dd00      	ble.n	8005dd8 <_dtoa_r+0x4bc>
 8005dd6:	e0e1      	b.n	8005f9c <_dtoa_r+0x680>
 8005dd8:	d000      	beq.n	8005ddc <_dtoa_r+0x4c0>
 8005dda:	e288      	b.n	80062ee <_dtoa_r+0x9d2>
 8005ddc:	2200      	movs	r2, #0
 8005dde:	0030      	movs	r0, r6
 8005de0:	0039      	movs	r1, r7
 8005de2:	4b9d      	ldr	r3, [pc, #628]	; (8006058 <_dtoa_r+0x73c>)
 8005de4:	f7fb faba 	bl	800135c <__aeabi_dmul>
 8005de8:	9a08      	ldr	r2, [sp, #32]
 8005dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dec:	f7fa fb52 	bl	8000494 <__aeabi_dcmpge>
 8005df0:	9e07      	ldr	r6, [sp, #28]
 8005df2:	0037      	movs	r7, r6
 8005df4:	2800      	cmp	r0, #0
 8005df6:	d000      	beq.n	8005dfa <_dtoa_r+0x4de>
 8005df8:	e25f      	b.n	80062ba <_dtoa_r+0x99e>
 8005dfa:	9b06      	ldr	r3, [sp, #24]
 8005dfc:	9a06      	ldr	r2, [sp, #24]
 8005dfe:	3301      	adds	r3, #1
 8005e00:	9308      	str	r3, [sp, #32]
 8005e02:	2331      	movs	r3, #49	; 0x31
 8005e04:	7013      	strb	r3, [r2, #0]
 8005e06:	9b03      	ldr	r3, [sp, #12]
 8005e08:	3301      	adds	r3, #1
 8005e0a:	9303      	str	r3, [sp, #12]
 8005e0c:	e25a      	b.n	80062c4 <_dtoa_r+0x9a8>
 8005e0e:	423d      	tst	r5, r7
 8005e10:	d005      	beq.n	8005e1e <_dtoa_r+0x502>
 8005e12:	6832      	ldr	r2, [r6, #0]
 8005e14:	6873      	ldr	r3, [r6, #4]
 8005e16:	f7fb faa1 	bl	800135c <__aeabi_dmul>
 8005e1a:	003b      	movs	r3, r7
 8005e1c:	3401      	adds	r4, #1
 8005e1e:	106d      	asrs	r5, r5, #1
 8005e20:	3608      	adds	r6, #8
 8005e22:	e75f      	b.n	8005ce4 <_dtoa_r+0x3c8>
 8005e24:	9b03      	ldr	r3, [sp, #12]
 8005e26:	930e      	str	r3, [sp, #56]	; 0x38
 8005e28:	9b07      	ldr	r3, [sp, #28]
 8005e2a:	e783      	b.n	8005d34 <_dtoa_r+0x418>
 8005e2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e2e:	4b84      	ldr	r3, [pc, #528]	; (8006040 <_dtoa_r+0x724>)
 8005e30:	3a01      	subs	r2, #1
 8005e32:	00d2      	lsls	r2, r2, #3
 8005e34:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005e36:	189b      	adds	r3, r3, r2
 8005e38:	9c08      	ldr	r4, [sp, #32]
 8005e3a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	2900      	cmp	r1, #0
 8005e42:	d051      	beq.n	8005ee8 <_dtoa_r+0x5cc>
 8005e44:	2000      	movs	r0, #0
 8005e46:	4986      	ldr	r1, [pc, #536]	; (8006060 <_dtoa_r+0x744>)
 8005e48:	f7fa fe8e 	bl	8000b68 <__aeabi_ddiv>
 8005e4c:	0022      	movs	r2, r4
 8005e4e:	002b      	movs	r3, r5
 8005e50:	f7fb fd46 	bl	80018e0 <__aeabi_dsub>
 8005e54:	9a06      	ldr	r2, [sp, #24]
 8005e56:	0004      	movs	r4, r0
 8005e58:	4694      	mov	ip, r2
 8005e5a:	000d      	movs	r5, r1
 8005e5c:	9b06      	ldr	r3, [sp, #24]
 8005e5e:	9314      	str	r3, [sp, #80]	; 0x50
 8005e60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e62:	4463      	add	r3, ip
 8005e64:	9318      	str	r3, [sp, #96]	; 0x60
 8005e66:	0039      	movs	r1, r7
 8005e68:	0030      	movs	r0, r6
 8005e6a:	f7fc f8d9 	bl	8002020 <__aeabi_d2iz>
 8005e6e:	9012      	str	r0, [sp, #72]	; 0x48
 8005e70:	f7fc f90c 	bl	800208c <__aeabi_i2d>
 8005e74:	0002      	movs	r2, r0
 8005e76:	000b      	movs	r3, r1
 8005e78:	0030      	movs	r0, r6
 8005e7a:	0039      	movs	r1, r7
 8005e7c:	f7fb fd30 	bl	80018e0 <__aeabi_dsub>
 8005e80:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005e82:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005e84:	3301      	adds	r3, #1
 8005e86:	9308      	str	r3, [sp, #32]
 8005e88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e8a:	0006      	movs	r6, r0
 8005e8c:	3330      	adds	r3, #48	; 0x30
 8005e8e:	7013      	strb	r3, [r2, #0]
 8005e90:	0022      	movs	r2, r4
 8005e92:	002b      	movs	r3, r5
 8005e94:	000f      	movs	r7, r1
 8005e96:	f7fa fadf 	bl	8000458 <__aeabi_dcmplt>
 8005e9a:	2800      	cmp	r0, #0
 8005e9c:	d174      	bne.n	8005f88 <_dtoa_r+0x66c>
 8005e9e:	0032      	movs	r2, r6
 8005ea0:	003b      	movs	r3, r7
 8005ea2:	2000      	movs	r0, #0
 8005ea4:	4968      	ldr	r1, [pc, #416]	; (8006048 <_dtoa_r+0x72c>)
 8005ea6:	f7fb fd1b 	bl	80018e0 <__aeabi_dsub>
 8005eaa:	0022      	movs	r2, r4
 8005eac:	002b      	movs	r3, r5
 8005eae:	f7fa fad3 	bl	8000458 <__aeabi_dcmplt>
 8005eb2:	2800      	cmp	r0, #0
 8005eb4:	d000      	beq.n	8005eb8 <_dtoa_r+0x59c>
 8005eb6:	e0d7      	b.n	8006068 <_dtoa_r+0x74c>
 8005eb8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005eba:	9a08      	ldr	r2, [sp, #32]
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d100      	bne.n	8005ec2 <_dtoa_r+0x5a6>
 8005ec0:	e771      	b.n	8005da6 <_dtoa_r+0x48a>
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	0020      	movs	r0, r4
 8005ec6:	0029      	movs	r1, r5
 8005ec8:	4b60      	ldr	r3, [pc, #384]	; (800604c <_dtoa_r+0x730>)
 8005eca:	f7fb fa47 	bl	800135c <__aeabi_dmul>
 8005ece:	4b5f      	ldr	r3, [pc, #380]	; (800604c <_dtoa_r+0x730>)
 8005ed0:	0004      	movs	r4, r0
 8005ed2:	000d      	movs	r5, r1
 8005ed4:	0030      	movs	r0, r6
 8005ed6:	0039      	movs	r1, r7
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f7fb fa3f 	bl	800135c <__aeabi_dmul>
 8005ede:	9b08      	ldr	r3, [sp, #32]
 8005ee0:	0006      	movs	r6, r0
 8005ee2:	000f      	movs	r7, r1
 8005ee4:	9314      	str	r3, [sp, #80]	; 0x50
 8005ee6:	e7be      	b.n	8005e66 <_dtoa_r+0x54a>
 8005ee8:	0020      	movs	r0, r4
 8005eea:	0029      	movs	r1, r5
 8005eec:	f7fb fa36 	bl	800135c <__aeabi_dmul>
 8005ef0:	9a06      	ldr	r2, [sp, #24]
 8005ef2:	9b06      	ldr	r3, [sp, #24]
 8005ef4:	4694      	mov	ip, r2
 8005ef6:	9308      	str	r3, [sp, #32]
 8005ef8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005efa:	9014      	str	r0, [sp, #80]	; 0x50
 8005efc:	9115      	str	r1, [sp, #84]	; 0x54
 8005efe:	4463      	add	r3, ip
 8005f00:	9319      	str	r3, [sp, #100]	; 0x64
 8005f02:	0030      	movs	r0, r6
 8005f04:	0039      	movs	r1, r7
 8005f06:	f7fc f88b 	bl	8002020 <__aeabi_d2iz>
 8005f0a:	9018      	str	r0, [sp, #96]	; 0x60
 8005f0c:	f7fc f8be 	bl	800208c <__aeabi_i2d>
 8005f10:	0002      	movs	r2, r0
 8005f12:	000b      	movs	r3, r1
 8005f14:	0030      	movs	r0, r6
 8005f16:	0039      	movs	r1, r7
 8005f18:	f7fb fce2 	bl	80018e0 <__aeabi_dsub>
 8005f1c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8005f1e:	9b08      	ldr	r3, [sp, #32]
 8005f20:	3630      	adds	r6, #48	; 0x30
 8005f22:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005f24:	701e      	strb	r6, [r3, #0]
 8005f26:	3301      	adds	r3, #1
 8005f28:	0004      	movs	r4, r0
 8005f2a:	000d      	movs	r5, r1
 8005f2c:	9308      	str	r3, [sp, #32]
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d12d      	bne.n	8005f8e <_dtoa_r+0x672>
 8005f32:	9814      	ldr	r0, [sp, #80]	; 0x50
 8005f34:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005f36:	9a06      	ldr	r2, [sp, #24]
 8005f38:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f3a:	4694      	mov	ip, r2
 8005f3c:	4463      	add	r3, ip
 8005f3e:	2200      	movs	r2, #0
 8005f40:	9308      	str	r3, [sp, #32]
 8005f42:	4b47      	ldr	r3, [pc, #284]	; (8006060 <_dtoa_r+0x744>)
 8005f44:	f7fa fab0 	bl	80004a8 <__aeabi_dadd>
 8005f48:	0002      	movs	r2, r0
 8005f4a:	000b      	movs	r3, r1
 8005f4c:	0020      	movs	r0, r4
 8005f4e:	0029      	movs	r1, r5
 8005f50:	f7fa fa96 	bl	8000480 <__aeabi_dcmpgt>
 8005f54:	2800      	cmp	r0, #0
 8005f56:	d000      	beq.n	8005f5a <_dtoa_r+0x63e>
 8005f58:	e086      	b.n	8006068 <_dtoa_r+0x74c>
 8005f5a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005f5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005f5e:	2000      	movs	r0, #0
 8005f60:	493f      	ldr	r1, [pc, #252]	; (8006060 <_dtoa_r+0x744>)
 8005f62:	f7fb fcbd 	bl	80018e0 <__aeabi_dsub>
 8005f66:	0002      	movs	r2, r0
 8005f68:	000b      	movs	r3, r1
 8005f6a:	0020      	movs	r0, r4
 8005f6c:	0029      	movs	r1, r5
 8005f6e:	f7fa fa73 	bl	8000458 <__aeabi_dcmplt>
 8005f72:	2800      	cmp	r0, #0
 8005f74:	d100      	bne.n	8005f78 <_dtoa_r+0x65c>
 8005f76:	e716      	b.n	8005da6 <_dtoa_r+0x48a>
 8005f78:	9b08      	ldr	r3, [sp, #32]
 8005f7a:	001a      	movs	r2, r3
 8005f7c:	3a01      	subs	r2, #1
 8005f7e:	9208      	str	r2, [sp, #32]
 8005f80:	7812      	ldrb	r2, [r2, #0]
 8005f82:	2a30      	cmp	r2, #48	; 0x30
 8005f84:	d0f8      	beq.n	8005f78 <_dtoa_r+0x65c>
 8005f86:	9308      	str	r3, [sp, #32]
 8005f88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f8a:	9303      	str	r3, [sp, #12]
 8005f8c:	e046      	b.n	800601c <_dtoa_r+0x700>
 8005f8e:	2200      	movs	r2, #0
 8005f90:	4b2e      	ldr	r3, [pc, #184]	; (800604c <_dtoa_r+0x730>)
 8005f92:	f7fb f9e3 	bl	800135c <__aeabi_dmul>
 8005f96:	0006      	movs	r6, r0
 8005f98:	000f      	movs	r7, r1
 8005f9a:	e7b2      	b.n	8005f02 <_dtoa_r+0x5e6>
 8005f9c:	9b06      	ldr	r3, [sp, #24]
 8005f9e:	9a06      	ldr	r2, [sp, #24]
 8005fa0:	930a      	str	r3, [sp, #40]	; 0x28
 8005fa2:	9b07      	ldr	r3, [sp, #28]
 8005fa4:	9c08      	ldr	r4, [sp, #32]
 8005fa6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	189b      	adds	r3, r3, r2
 8005fac:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fae:	0032      	movs	r2, r6
 8005fb0:	003b      	movs	r3, r7
 8005fb2:	0020      	movs	r0, r4
 8005fb4:	0029      	movs	r1, r5
 8005fb6:	f7fa fdd7 	bl	8000b68 <__aeabi_ddiv>
 8005fba:	f7fc f831 	bl	8002020 <__aeabi_d2iz>
 8005fbe:	9007      	str	r0, [sp, #28]
 8005fc0:	f7fc f864 	bl	800208c <__aeabi_i2d>
 8005fc4:	0032      	movs	r2, r6
 8005fc6:	003b      	movs	r3, r7
 8005fc8:	f7fb f9c8 	bl	800135c <__aeabi_dmul>
 8005fcc:	0002      	movs	r2, r0
 8005fce:	000b      	movs	r3, r1
 8005fd0:	0020      	movs	r0, r4
 8005fd2:	0029      	movs	r1, r5
 8005fd4:	f7fb fc84 	bl	80018e0 <__aeabi_dsub>
 8005fd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fda:	001a      	movs	r2, r3
 8005fdc:	3201      	adds	r2, #1
 8005fde:	920a      	str	r2, [sp, #40]	; 0x28
 8005fe0:	9208      	str	r2, [sp, #32]
 8005fe2:	9a07      	ldr	r2, [sp, #28]
 8005fe4:	3230      	adds	r2, #48	; 0x30
 8005fe6:	701a      	strb	r2, [r3, #0]
 8005fe8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d14f      	bne.n	800608e <_dtoa_r+0x772>
 8005fee:	0002      	movs	r2, r0
 8005ff0:	000b      	movs	r3, r1
 8005ff2:	f7fa fa59 	bl	80004a8 <__aeabi_dadd>
 8005ff6:	0032      	movs	r2, r6
 8005ff8:	003b      	movs	r3, r7
 8005ffa:	0004      	movs	r4, r0
 8005ffc:	000d      	movs	r5, r1
 8005ffe:	f7fa fa3f 	bl	8000480 <__aeabi_dcmpgt>
 8006002:	2800      	cmp	r0, #0
 8006004:	d12e      	bne.n	8006064 <_dtoa_r+0x748>
 8006006:	0032      	movs	r2, r6
 8006008:	003b      	movs	r3, r7
 800600a:	0020      	movs	r0, r4
 800600c:	0029      	movs	r1, r5
 800600e:	f7fa fa1d 	bl	800044c <__aeabi_dcmpeq>
 8006012:	2800      	cmp	r0, #0
 8006014:	d002      	beq.n	800601c <_dtoa_r+0x700>
 8006016:	9b07      	ldr	r3, [sp, #28]
 8006018:	07de      	lsls	r6, r3, #31
 800601a:	d423      	bmi.n	8006064 <_dtoa_r+0x748>
 800601c:	9905      	ldr	r1, [sp, #20]
 800601e:	9804      	ldr	r0, [sp, #16]
 8006020:	f000 fbd6 	bl	80067d0 <_Bfree>
 8006024:	2300      	movs	r3, #0
 8006026:	9a08      	ldr	r2, [sp, #32]
 8006028:	7013      	strb	r3, [r2, #0]
 800602a:	9b03      	ldr	r3, [sp, #12]
 800602c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800602e:	3301      	adds	r3, #1
 8006030:	6013      	str	r3, [r2, #0]
 8006032:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006034:	2b00      	cmp	r3, #0
 8006036:	d100      	bne.n	800603a <_dtoa_r+0x71e>
 8006038:	e4ba      	b.n	80059b0 <_dtoa_r+0x94>
 800603a:	9a08      	ldr	r2, [sp, #32]
 800603c:	601a      	str	r2, [r3, #0]
 800603e:	e4b7      	b.n	80059b0 <_dtoa_r+0x94>
 8006040:	080078a0 	.word	0x080078a0
 8006044:	08007878 	.word	0x08007878
 8006048:	3ff00000 	.word	0x3ff00000
 800604c:	40240000 	.word	0x40240000
 8006050:	401c0000 	.word	0x401c0000
 8006054:	fcc00000 	.word	0xfcc00000
 8006058:	40140000 	.word	0x40140000
 800605c:	7cc00000 	.word	0x7cc00000
 8006060:	3fe00000 	.word	0x3fe00000
 8006064:	9b03      	ldr	r3, [sp, #12]
 8006066:	930e      	str	r3, [sp, #56]	; 0x38
 8006068:	9b08      	ldr	r3, [sp, #32]
 800606a:	9308      	str	r3, [sp, #32]
 800606c:	3b01      	subs	r3, #1
 800606e:	781a      	ldrb	r2, [r3, #0]
 8006070:	2a39      	cmp	r2, #57	; 0x39
 8006072:	d108      	bne.n	8006086 <_dtoa_r+0x76a>
 8006074:	9a06      	ldr	r2, [sp, #24]
 8006076:	429a      	cmp	r2, r3
 8006078:	d1f7      	bne.n	800606a <_dtoa_r+0x74e>
 800607a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800607c:	9906      	ldr	r1, [sp, #24]
 800607e:	3201      	adds	r2, #1
 8006080:	920e      	str	r2, [sp, #56]	; 0x38
 8006082:	2230      	movs	r2, #48	; 0x30
 8006084:	700a      	strb	r2, [r1, #0]
 8006086:	781a      	ldrb	r2, [r3, #0]
 8006088:	3201      	adds	r2, #1
 800608a:	701a      	strb	r2, [r3, #0]
 800608c:	e77c      	b.n	8005f88 <_dtoa_r+0x66c>
 800608e:	2200      	movs	r2, #0
 8006090:	4ba9      	ldr	r3, [pc, #676]	; (8006338 <_dtoa_r+0xa1c>)
 8006092:	f7fb f963 	bl	800135c <__aeabi_dmul>
 8006096:	2200      	movs	r2, #0
 8006098:	2300      	movs	r3, #0
 800609a:	0004      	movs	r4, r0
 800609c:	000d      	movs	r5, r1
 800609e:	f7fa f9d5 	bl	800044c <__aeabi_dcmpeq>
 80060a2:	2800      	cmp	r0, #0
 80060a4:	d100      	bne.n	80060a8 <_dtoa_r+0x78c>
 80060a6:	e782      	b.n	8005fae <_dtoa_r+0x692>
 80060a8:	e7b8      	b.n	800601c <_dtoa_r+0x700>
 80060aa:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 80060ac:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80060ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80060b0:	2f00      	cmp	r7, #0
 80060b2:	d012      	beq.n	80060da <_dtoa_r+0x7be>
 80060b4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80060b6:	2a01      	cmp	r2, #1
 80060b8:	dc6e      	bgt.n	8006198 <_dtoa_r+0x87c>
 80060ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80060bc:	2a00      	cmp	r2, #0
 80060be:	d065      	beq.n	800618c <_dtoa_r+0x870>
 80060c0:	4a9e      	ldr	r2, [pc, #632]	; (800633c <_dtoa_r+0xa20>)
 80060c2:	189b      	adds	r3, r3, r2
 80060c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060c6:	2101      	movs	r1, #1
 80060c8:	18d2      	adds	r2, r2, r3
 80060ca:	920a      	str	r2, [sp, #40]	; 0x28
 80060cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060ce:	9804      	ldr	r0, [sp, #16]
 80060d0:	18d3      	adds	r3, r2, r3
 80060d2:	930c      	str	r3, [sp, #48]	; 0x30
 80060d4:	f000 fc2c 	bl	8006930 <__i2b>
 80060d8:	0007      	movs	r7, r0
 80060da:	2c00      	cmp	r4, #0
 80060dc:	d00e      	beq.n	80060fc <_dtoa_r+0x7e0>
 80060de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	dd0b      	ble.n	80060fc <_dtoa_r+0x7e0>
 80060e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060e6:	0023      	movs	r3, r4
 80060e8:	4294      	cmp	r4, r2
 80060ea:	dd00      	ble.n	80060ee <_dtoa_r+0x7d2>
 80060ec:	0013      	movs	r3, r2
 80060ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060f0:	1ae4      	subs	r4, r4, r3
 80060f2:	1ad2      	subs	r2, r2, r3
 80060f4:	920a      	str	r2, [sp, #40]	; 0x28
 80060f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	930c      	str	r3, [sp, #48]	; 0x30
 80060fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d01e      	beq.n	8006140 <_dtoa_r+0x824>
 8006102:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006104:	2b00      	cmp	r3, #0
 8006106:	d05c      	beq.n	80061c2 <_dtoa_r+0x8a6>
 8006108:	2d00      	cmp	r5, #0
 800610a:	dd10      	ble.n	800612e <_dtoa_r+0x812>
 800610c:	0039      	movs	r1, r7
 800610e:	002a      	movs	r2, r5
 8006110:	9804      	ldr	r0, [sp, #16]
 8006112:	f000 fcd5 	bl	8006ac0 <__pow5mult>
 8006116:	9a05      	ldr	r2, [sp, #20]
 8006118:	0001      	movs	r1, r0
 800611a:	0007      	movs	r7, r0
 800611c:	9804      	ldr	r0, [sp, #16]
 800611e:	f000 fc1f 	bl	8006960 <__multiply>
 8006122:	0006      	movs	r6, r0
 8006124:	9905      	ldr	r1, [sp, #20]
 8006126:	9804      	ldr	r0, [sp, #16]
 8006128:	f000 fb52 	bl	80067d0 <_Bfree>
 800612c:	9605      	str	r6, [sp, #20]
 800612e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006130:	1b5a      	subs	r2, r3, r5
 8006132:	42ab      	cmp	r3, r5
 8006134:	d004      	beq.n	8006140 <_dtoa_r+0x824>
 8006136:	9905      	ldr	r1, [sp, #20]
 8006138:	9804      	ldr	r0, [sp, #16]
 800613a:	f000 fcc1 	bl	8006ac0 <__pow5mult>
 800613e:	9005      	str	r0, [sp, #20]
 8006140:	2101      	movs	r1, #1
 8006142:	9804      	ldr	r0, [sp, #16]
 8006144:	f000 fbf4 	bl	8006930 <__i2b>
 8006148:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800614a:	0006      	movs	r6, r0
 800614c:	2b00      	cmp	r3, #0
 800614e:	dd3a      	ble.n	80061c6 <_dtoa_r+0x8aa>
 8006150:	001a      	movs	r2, r3
 8006152:	0001      	movs	r1, r0
 8006154:	9804      	ldr	r0, [sp, #16]
 8006156:	f000 fcb3 	bl	8006ac0 <__pow5mult>
 800615a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800615c:	0006      	movs	r6, r0
 800615e:	2500      	movs	r5, #0
 8006160:	2b01      	cmp	r3, #1
 8006162:	dc38      	bgt.n	80061d6 <_dtoa_r+0x8ba>
 8006164:	2500      	movs	r5, #0
 8006166:	9b08      	ldr	r3, [sp, #32]
 8006168:	42ab      	cmp	r3, r5
 800616a:	d130      	bne.n	80061ce <_dtoa_r+0x8b2>
 800616c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800616e:	031b      	lsls	r3, r3, #12
 8006170:	42ab      	cmp	r3, r5
 8006172:	d12c      	bne.n	80061ce <_dtoa_r+0x8b2>
 8006174:	4b72      	ldr	r3, [pc, #456]	; (8006340 <_dtoa_r+0xa24>)
 8006176:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006178:	4213      	tst	r3, r2
 800617a:	d028      	beq.n	80061ce <_dtoa_r+0x8b2>
 800617c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800617e:	3501      	adds	r5, #1
 8006180:	3301      	adds	r3, #1
 8006182:	930a      	str	r3, [sp, #40]	; 0x28
 8006184:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006186:	3301      	adds	r3, #1
 8006188:	930c      	str	r3, [sp, #48]	; 0x30
 800618a:	e020      	b.n	80061ce <_dtoa_r+0x8b2>
 800618c:	2336      	movs	r3, #54	; 0x36
 800618e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006190:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006192:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006194:	1a9b      	subs	r3, r3, r2
 8006196:	e795      	b.n	80060c4 <_dtoa_r+0x7a8>
 8006198:	9b07      	ldr	r3, [sp, #28]
 800619a:	1e5d      	subs	r5, r3, #1
 800619c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800619e:	42ab      	cmp	r3, r5
 80061a0:	db07      	blt.n	80061b2 <_dtoa_r+0x896>
 80061a2:	1b5d      	subs	r5, r3, r5
 80061a4:	9b07      	ldr	r3, [sp, #28]
 80061a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	da8b      	bge.n	80060c4 <_dtoa_r+0x7a8>
 80061ac:	1ae4      	subs	r4, r4, r3
 80061ae:	2300      	movs	r3, #0
 80061b0:	e788      	b.n	80060c4 <_dtoa_r+0x7a8>
 80061b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80061b6:	1aeb      	subs	r3, r5, r3
 80061b8:	18d3      	adds	r3, r2, r3
 80061ba:	950d      	str	r5, [sp, #52]	; 0x34
 80061bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80061be:	2500      	movs	r5, #0
 80061c0:	e7f0      	b.n	80061a4 <_dtoa_r+0x888>
 80061c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80061c4:	e7b7      	b.n	8006136 <_dtoa_r+0x81a>
 80061c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80061c8:	2500      	movs	r5, #0
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	ddca      	ble.n	8006164 <_dtoa_r+0x848>
 80061ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80061d0:	2001      	movs	r0, #1
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d008      	beq.n	80061e8 <_dtoa_r+0x8cc>
 80061d6:	6933      	ldr	r3, [r6, #16]
 80061d8:	3303      	adds	r3, #3
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	18f3      	adds	r3, r6, r3
 80061de:	6858      	ldr	r0, [r3, #4]
 80061e0:	f000 fb5e 	bl	80068a0 <__hi0bits>
 80061e4:	2320      	movs	r3, #32
 80061e6:	1a18      	subs	r0, r3, r0
 80061e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061ea:	1818      	adds	r0, r3, r0
 80061ec:	0002      	movs	r2, r0
 80061ee:	231f      	movs	r3, #31
 80061f0:	401a      	ands	r2, r3
 80061f2:	4218      	tst	r0, r3
 80061f4:	d047      	beq.n	8006286 <_dtoa_r+0x96a>
 80061f6:	3301      	adds	r3, #1
 80061f8:	1a9b      	subs	r3, r3, r2
 80061fa:	2b04      	cmp	r3, #4
 80061fc:	dd3f      	ble.n	800627e <_dtoa_r+0x962>
 80061fe:	231c      	movs	r3, #28
 8006200:	1a9b      	subs	r3, r3, r2
 8006202:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006204:	18e4      	adds	r4, r4, r3
 8006206:	18d2      	adds	r2, r2, r3
 8006208:	920a      	str	r2, [sp, #40]	; 0x28
 800620a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800620c:	18d3      	adds	r3, r2, r3
 800620e:	930c      	str	r3, [sp, #48]	; 0x30
 8006210:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006212:	2b00      	cmp	r3, #0
 8006214:	dd05      	ble.n	8006222 <_dtoa_r+0x906>
 8006216:	001a      	movs	r2, r3
 8006218:	9905      	ldr	r1, [sp, #20]
 800621a:	9804      	ldr	r0, [sp, #16]
 800621c:	f000 fcac 	bl	8006b78 <__lshift>
 8006220:	9005      	str	r0, [sp, #20]
 8006222:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006224:	2b00      	cmp	r3, #0
 8006226:	dd05      	ble.n	8006234 <_dtoa_r+0x918>
 8006228:	0031      	movs	r1, r6
 800622a:	001a      	movs	r2, r3
 800622c:	9804      	ldr	r0, [sp, #16]
 800622e:	f000 fca3 	bl	8006b78 <__lshift>
 8006232:	0006      	movs	r6, r0
 8006234:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006236:	2b00      	cmp	r3, #0
 8006238:	d027      	beq.n	800628a <_dtoa_r+0x96e>
 800623a:	0031      	movs	r1, r6
 800623c:	9805      	ldr	r0, [sp, #20]
 800623e:	f000 fd09 	bl	8006c54 <__mcmp>
 8006242:	2800      	cmp	r0, #0
 8006244:	da21      	bge.n	800628a <_dtoa_r+0x96e>
 8006246:	9b03      	ldr	r3, [sp, #12]
 8006248:	220a      	movs	r2, #10
 800624a:	3b01      	subs	r3, #1
 800624c:	9303      	str	r3, [sp, #12]
 800624e:	9905      	ldr	r1, [sp, #20]
 8006250:	2300      	movs	r3, #0
 8006252:	9804      	ldr	r0, [sp, #16]
 8006254:	f000 fae0 	bl	8006818 <__multadd>
 8006258:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800625a:	9005      	str	r0, [sp, #20]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d100      	bne.n	8006262 <_dtoa_r+0x946>
 8006260:	e15d      	b.n	800651e <_dtoa_r+0xc02>
 8006262:	2300      	movs	r3, #0
 8006264:	0039      	movs	r1, r7
 8006266:	220a      	movs	r2, #10
 8006268:	9804      	ldr	r0, [sp, #16]
 800626a:	f000 fad5 	bl	8006818 <__multadd>
 800626e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006270:	0007      	movs	r7, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	dc49      	bgt.n	800630a <_dtoa_r+0x9ee>
 8006276:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006278:	2b02      	cmp	r3, #2
 800627a:	dc0e      	bgt.n	800629a <_dtoa_r+0x97e>
 800627c:	e045      	b.n	800630a <_dtoa_r+0x9ee>
 800627e:	2b04      	cmp	r3, #4
 8006280:	d0c6      	beq.n	8006210 <_dtoa_r+0x8f4>
 8006282:	331c      	adds	r3, #28
 8006284:	e7bd      	b.n	8006202 <_dtoa_r+0x8e6>
 8006286:	0013      	movs	r3, r2
 8006288:	e7fb      	b.n	8006282 <_dtoa_r+0x966>
 800628a:	9b07      	ldr	r3, [sp, #28]
 800628c:	2b00      	cmp	r3, #0
 800628e:	dc36      	bgt.n	80062fe <_dtoa_r+0x9e2>
 8006290:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006292:	2b02      	cmp	r3, #2
 8006294:	dd33      	ble.n	80062fe <_dtoa_r+0x9e2>
 8006296:	9b07      	ldr	r3, [sp, #28]
 8006298:	930b      	str	r3, [sp, #44]	; 0x2c
 800629a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800629c:	2b00      	cmp	r3, #0
 800629e:	d10c      	bne.n	80062ba <_dtoa_r+0x99e>
 80062a0:	0031      	movs	r1, r6
 80062a2:	2205      	movs	r2, #5
 80062a4:	9804      	ldr	r0, [sp, #16]
 80062a6:	f000 fab7 	bl	8006818 <__multadd>
 80062aa:	0006      	movs	r6, r0
 80062ac:	0001      	movs	r1, r0
 80062ae:	9805      	ldr	r0, [sp, #20]
 80062b0:	f000 fcd0 	bl	8006c54 <__mcmp>
 80062b4:	2800      	cmp	r0, #0
 80062b6:	dd00      	ble.n	80062ba <_dtoa_r+0x99e>
 80062b8:	e59f      	b.n	8005dfa <_dtoa_r+0x4de>
 80062ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80062bc:	43db      	mvns	r3, r3
 80062be:	9303      	str	r3, [sp, #12]
 80062c0:	9b06      	ldr	r3, [sp, #24]
 80062c2:	9308      	str	r3, [sp, #32]
 80062c4:	2500      	movs	r5, #0
 80062c6:	0031      	movs	r1, r6
 80062c8:	9804      	ldr	r0, [sp, #16]
 80062ca:	f000 fa81 	bl	80067d0 <_Bfree>
 80062ce:	2f00      	cmp	r7, #0
 80062d0:	d100      	bne.n	80062d4 <_dtoa_r+0x9b8>
 80062d2:	e6a3      	b.n	800601c <_dtoa_r+0x700>
 80062d4:	2d00      	cmp	r5, #0
 80062d6:	d005      	beq.n	80062e4 <_dtoa_r+0x9c8>
 80062d8:	42bd      	cmp	r5, r7
 80062da:	d003      	beq.n	80062e4 <_dtoa_r+0x9c8>
 80062dc:	0029      	movs	r1, r5
 80062de:	9804      	ldr	r0, [sp, #16]
 80062e0:	f000 fa76 	bl	80067d0 <_Bfree>
 80062e4:	0039      	movs	r1, r7
 80062e6:	9804      	ldr	r0, [sp, #16]
 80062e8:	f000 fa72 	bl	80067d0 <_Bfree>
 80062ec:	e696      	b.n	800601c <_dtoa_r+0x700>
 80062ee:	2600      	movs	r6, #0
 80062f0:	0037      	movs	r7, r6
 80062f2:	e7e2      	b.n	80062ba <_dtoa_r+0x99e>
 80062f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80062f6:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80062f8:	9303      	str	r3, [sp, #12]
 80062fa:	0037      	movs	r7, r6
 80062fc:	e57d      	b.n	8005dfa <_dtoa_r+0x4de>
 80062fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006300:	2b00      	cmp	r3, #0
 8006302:	d100      	bne.n	8006306 <_dtoa_r+0x9ea>
 8006304:	e0c3      	b.n	800648e <_dtoa_r+0xb72>
 8006306:	9b07      	ldr	r3, [sp, #28]
 8006308:	930b      	str	r3, [sp, #44]	; 0x2c
 800630a:	2c00      	cmp	r4, #0
 800630c:	dd05      	ble.n	800631a <_dtoa_r+0x9fe>
 800630e:	0039      	movs	r1, r7
 8006310:	0022      	movs	r2, r4
 8006312:	9804      	ldr	r0, [sp, #16]
 8006314:	f000 fc30 	bl	8006b78 <__lshift>
 8006318:	0007      	movs	r7, r0
 800631a:	0038      	movs	r0, r7
 800631c:	2d00      	cmp	r5, #0
 800631e:	d024      	beq.n	800636a <_dtoa_r+0xa4e>
 8006320:	6879      	ldr	r1, [r7, #4]
 8006322:	9804      	ldr	r0, [sp, #16]
 8006324:	f000 fa10 	bl	8006748 <_Balloc>
 8006328:	1e04      	subs	r4, r0, #0
 800632a:	d111      	bne.n	8006350 <_dtoa_r+0xa34>
 800632c:	0022      	movs	r2, r4
 800632e:	4b05      	ldr	r3, [pc, #20]	; (8006344 <_dtoa_r+0xa28>)
 8006330:	4805      	ldr	r0, [pc, #20]	; (8006348 <_dtoa_r+0xa2c>)
 8006332:	4906      	ldr	r1, [pc, #24]	; (800634c <_dtoa_r+0xa30>)
 8006334:	f7ff fb07 	bl	8005946 <_dtoa_r+0x2a>
 8006338:	40240000 	.word	0x40240000
 800633c:	00000433 	.word	0x00000433
 8006340:	7ff00000 	.word	0x7ff00000
 8006344:	08007808 	.word	0x08007808
 8006348:	080077b0 	.word	0x080077b0
 800634c:	000002ef 	.word	0x000002ef
 8006350:	0039      	movs	r1, r7
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	310c      	adds	r1, #12
 8006356:	3202      	adds	r2, #2
 8006358:	0092      	lsls	r2, r2, #2
 800635a:	300c      	adds	r0, #12
 800635c:	f001 f840 	bl	80073e0 <memcpy>
 8006360:	2201      	movs	r2, #1
 8006362:	0021      	movs	r1, r4
 8006364:	9804      	ldr	r0, [sp, #16]
 8006366:	f000 fc07 	bl	8006b78 <__lshift>
 800636a:	9b06      	ldr	r3, [sp, #24]
 800636c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800636e:	9307      	str	r3, [sp, #28]
 8006370:	3b01      	subs	r3, #1
 8006372:	189b      	adds	r3, r3, r2
 8006374:	2201      	movs	r2, #1
 8006376:	003d      	movs	r5, r7
 8006378:	0007      	movs	r7, r0
 800637a:	930e      	str	r3, [sp, #56]	; 0x38
 800637c:	9b08      	ldr	r3, [sp, #32]
 800637e:	4013      	ands	r3, r2
 8006380:	930d      	str	r3, [sp, #52]	; 0x34
 8006382:	0031      	movs	r1, r6
 8006384:	9805      	ldr	r0, [sp, #20]
 8006386:	f7ff fa39 	bl	80057fc <quorem>
 800638a:	0029      	movs	r1, r5
 800638c:	0004      	movs	r4, r0
 800638e:	900b      	str	r0, [sp, #44]	; 0x2c
 8006390:	9805      	ldr	r0, [sp, #20]
 8006392:	f000 fc5f 	bl	8006c54 <__mcmp>
 8006396:	003a      	movs	r2, r7
 8006398:	900c      	str	r0, [sp, #48]	; 0x30
 800639a:	0031      	movs	r1, r6
 800639c:	9804      	ldr	r0, [sp, #16]
 800639e:	f000 fc75 	bl	8006c8c <__mdiff>
 80063a2:	2201      	movs	r2, #1
 80063a4:	68c3      	ldr	r3, [r0, #12]
 80063a6:	3430      	adds	r4, #48	; 0x30
 80063a8:	9008      	str	r0, [sp, #32]
 80063aa:	920a      	str	r2, [sp, #40]	; 0x28
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d104      	bne.n	80063ba <_dtoa_r+0xa9e>
 80063b0:	0001      	movs	r1, r0
 80063b2:	9805      	ldr	r0, [sp, #20]
 80063b4:	f000 fc4e 	bl	8006c54 <__mcmp>
 80063b8:	900a      	str	r0, [sp, #40]	; 0x28
 80063ba:	9908      	ldr	r1, [sp, #32]
 80063bc:	9804      	ldr	r0, [sp, #16]
 80063be:	f000 fa07 	bl	80067d0 <_Bfree>
 80063c2:	9b07      	ldr	r3, [sp, #28]
 80063c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063c6:	3301      	adds	r3, #1
 80063c8:	9308      	str	r3, [sp, #32]
 80063ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80063cc:	4313      	orrs	r3, r2
 80063ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80063d0:	4313      	orrs	r3, r2
 80063d2:	d109      	bne.n	80063e8 <_dtoa_r+0xacc>
 80063d4:	2c39      	cmp	r4, #57	; 0x39
 80063d6:	d022      	beq.n	800641e <_dtoa_r+0xb02>
 80063d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063da:	2b00      	cmp	r3, #0
 80063dc:	dd01      	ble.n	80063e2 <_dtoa_r+0xac6>
 80063de:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80063e0:	3431      	adds	r4, #49	; 0x31
 80063e2:	9b07      	ldr	r3, [sp, #28]
 80063e4:	701c      	strb	r4, [r3, #0]
 80063e6:	e76e      	b.n	80062c6 <_dtoa_r+0x9aa>
 80063e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	db04      	blt.n	80063f8 <_dtoa_r+0xadc>
 80063ee:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80063f0:	4313      	orrs	r3, r2
 80063f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80063f4:	4313      	orrs	r3, r2
 80063f6:	d11e      	bne.n	8006436 <_dtoa_r+0xb1a>
 80063f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	ddf1      	ble.n	80063e2 <_dtoa_r+0xac6>
 80063fe:	9905      	ldr	r1, [sp, #20]
 8006400:	2201      	movs	r2, #1
 8006402:	9804      	ldr	r0, [sp, #16]
 8006404:	f000 fbb8 	bl	8006b78 <__lshift>
 8006408:	0031      	movs	r1, r6
 800640a:	9005      	str	r0, [sp, #20]
 800640c:	f000 fc22 	bl	8006c54 <__mcmp>
 8006410:	2800      	cmp	r0, #0
 8006412:	dc02      	bgt.n	800641a <_dtoa_r+0xafe>
 8006414:	d1e5      	bne.n	80063e2 <_dtoa_r+0xac6>
 8006416:	07e3      	lsls	r3, r4, #31
 8006418:	d5e3      	bpl.n	80063e2 <_dtoa_r+0xac6>
 800641a:	2c39      	cmp	r4, #57	; 0x39
 800641c:	d1df      	bne.n	80063de <_dtoa_r+0xac2>
 800641e:	2339      	movs	r3, #57	; 0x39
 8006420:	9a07      	ldr	r2, [sp, #28]
 8006422:	7013      	strb	r3, [r2, #0]
 8006424:	9b08      	ldr	r3, [sp, #32]
 8006426:	9308      	str	r3, [sp, #32]
 8006428:	3b01      	subs	r3, #1
 800642a:	781a      	ldrb	r2, [r3, #0]
 800642c:	2a39      	cmp	r2, #57	; 0x39
 800642e:	d063      	beq.n	80064f8 <_dtoa_r+0xbdc>
 8006430:	3201      	adds	r2, #1
 8006432:	701a      	strb	r2, [r3, #0]
 8006434:	e747      	b.n	80062c6 <_dtoa_r+0x9aa>
 8006436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006438:	2b00      	cmp	r3, #0
 800643a:	dd03      	ble.n	8006444 <_dtoa_r+0xb28>
 800643c:	2c39      	cmp	r4, #57	; 0x39
 800643e:	d0ee      	beq.n	800641e <_dtoa_r+0xb02>
 8006440:	3401      	adds	r4, #1
 8006442:	e7ce      	b.n	80063e2 <_dtoa_r+0xac6>
 8006444:	9b07      	ldr	r3, [sp, #28]
 8006446:	9a07      	ldr	r2, [sp, #28]
 8006448:	701c      	strb	r4, [r3, #0]
 800644a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800644c:	4293      	cmp	r3, r2
 800644e:	d03e      	beq.n	80064ce <_dtoa_r+0xbb2>
 8006450:	2300      	movs	r3, #0
 8006452:	220a      	movs	r2, #10
 8006454:	9905      	ldr	r1, [sp, #20]
 8006456:	9804      	ldr	r0, [sp, #16]
 8006458:	f000 f9de 	bl	8006818 <__multadd>
 800645c:	2300      	movs	r3, #0
 800645e:	9005      	str	r0, [sp, #20]
 8006460:	220a      	movs	r2, #10
 8006462:	0029      	movs	r1, r5
 8006464:	9804      	ldr	r0, [sp, #16]
 8006466:	42bd      	cmp	r5, r7
 8006468:	d106      	bne.n	8006478 <_dtoa_r+0xb5c>
 800646a:	f000 f9d5 	bl	8006818 <__multadd>
 800646e:	0005      	movs	r5, r0
 8006470:	0007      	movs	r7, r0
 8006472:	9b08      	ldr	r3, [sp, #32]
 8006474:	9307      	str	r3, [sp, #28]
 8006476:	e784      	b.n	8006382 <_dtoa_r+0xa66>
 8006478:	f000 f9ce 	bl	8006818 <__multadd>
 800647c:	0039      	movs	r1, r7
 800647e:	0005      	movs	r5, r0
 8006480:	2300      	movs	r3, #0
 8006482:	220a      	movs	r2, #10
 8006484:	9804      	ldr	r0, [sp, #16]
 8006486:	f000 f9c7 	bl	8006818 <__multadd>
 800648a:	0007      	movs	r7, r0
 800648c:	e7f1      	b.n	8006472 <_dtoa_r+0xb56>
 800648e:	9b07      	ldr	r3, [sp, #28]
 8006490:	930b      	str	r3, [sp, #44]	; 0x2c
 8006492:	2500      	movs	r5, #0
 8006494:	0031      	movs	r1, r6
 8006496:	9805      	ldr	r0, [sp, #20]
 8006498:	f7ff f9b0 	bl	80057fc <quorem>
 800649c:	9b06      	ldr	r3, [sp, #24]
 800649e:	3030      	adds	r0, #48	; 0x30
 80064a0:	5558      	strb	r0, [r3, r5]
 80064a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064a4:	3501      	adds	r5, #1
 80064a6:	0004      	movs	r4, r0
 80064a8:	42ab      	cmp	r3, r5
 80064aa:	dd07      	ble.n	80064bc <_dtoa_r+0xba0>
 80064ac:	2300      	movs	r3, #0
 80064ae:	220a      	movs	r2, #10
 80064b0:	9905      	ldr	r1, [sp, #20]
 80064b2:	9804      	ldr	r0, [sp, #16]
 80064b4:	f000 f9b0 	bl	8006818 <__multadd>
 80064b8:	9005      	str	r0, [sp, #20]
 80064ba:	e7eb      	b.n	8006494 <_dtoa_r+0xb78>
 80064bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80064be:	2301      	movs	r3, #1
 80064c0:	2a00      	cmp	r2, #0
 80064c2:	dd00      	ble.n	80064c6 <_dtoa_r+0xbaa>
 80064c4:	0013      	movs	r3, r2
 80064c6:	2500      	movs	r5, #0
 80064c8:	9a06      	ldr	r2, [sp, #24]
 80064ca:	18d3      	adds	r3, r2, r3
 80064cc:	9308      	str	r3, [sp, #32]
 80064ce:	9905      	ldr	r1, [sp, #20]
 80064d0:	2201      	movs	r2, #1
 80064d2:	9804      	ldr	r0, [sp, #16]
 80064d4:	f000 fb50 	bl	8006b78 <__lshift>
 80064d8:	0031      	movs	r1, r6
 80064da:	9005      	str	r0, [sp, #20]
 80064dc:	f000 fbba 	bl	8006c54 <__mcmp>
 80064e0:	2800      	cmp	r0, #0
 80064e2:	dc9f      	bgt.n	8006424 <_dtoa_r+0xb08>
 80064e4:	d101      	bne.n	80064ea <_dtoa_r+0xbce>
 80064e6:	07e4      	lsls	r4, r4, #31
 80064e8:	d49c      	bmi.n	8006424 <_dtoa_r+0xb08>
 80064ea:	9b08      	ldr	r3, [sp, #32]
 80064ec:	9308      	str	r3, [sp, #32]
 80064ee:	3b01      	subs	r3, #1
 80064f0:	781a      	ldrb	r2, [r3, #0]
 80064f2:	2a30      	cmp	r2, #48	; 0x30
 80064f4:	d0fa      	beq.n	80064ec <_dtoa_r+0xbd0>
 80064f6:	e6e6      	b.n	80062c6 <_dtoa_r+0x9aa>
 80064f8:	9a06      	ldr	r2, [sp, #24]
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d193      	bne.n	8006426 <_dtoa_r+0xb0a>
 80064fe:	9b03      	ldr	r3, [sp, #12]
 8006500:	3301      	adds	r3, #1
 8006502:	9303      	str	r3, [sp, #12]
 8006504:	2331      	movs	r3, #49	; 0x31
 8006506:	7013      	strb	r3, [r2, #0]
 8006508:	e6dd      	b.n	80062c6 <_dtoa_r+0x9aa>
 800650a:	4b09      	ldr	r3, [pc, #36]	; (8006530 <_dtoa_r+0xc14>)
 800650c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800650e:	9306      	str	r3, [sp, #24]
 8006510:	4b08      	ldr	r3, [pc, #32]	; (8006534 <_dtoa_r+0xc18>)
 8006512:	2a00      	cmp	r2, #0
 8006514:	d001      	beq.n	800651a <_dtoa_r+0xbfe>
 8006516:	f7ff fa49 	bl	80059ac <_dtoa_r+0x90>
 800651a:	f7ff fa49 	bl	80059b0 <_dtoa_r+0x94>
 800651e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006520:	2b00      	cmp	r3, #0
 8006522:	dcb6      	bgt.n	8006492 <_dtoa_r+0xb76>
 8006524:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006526:	2b02      	cmp	r3, #2
 8006528:	dd00      	ble.n	800652c <_dtoa_r+0xc10>
 800652a:	e6b6      	b.n	800629a <_dtoa_r+0x97e>
 800652c:	e7b1      	b.n	8006492 <_dtoa_r+0xb76>
 800652e:	46c0      	nop			; (mov r8, r8)
 8006530:	0800778c 	.word	0x0800778c
 8006534:	08007794 	.word	0x08007794

08006538 <_free_r>:
 8006538:	b570      	push	{r4, r5, r6, lr}
 800653a:	0005      	movs	r5, r0
 800653c:	2900      	cmp	r1, #0
 800653e:	d010      	beq.n	8006562 <_free_r+0x2a>
 8006540:	1f0c      	subs	r4, r1, #4
 8006542:	6823      	ldr	r3, [r4, #0]
 8006544:	2b00      	cmp	r3, #0
 8006546:	da00      	bge.n	800654a <_free_r+0x12>
 8006548:	18e4      	adds	r4, r4, r3
 800654a:	0028      	movs	r0, r5
 800654c:	f000 f8ec 	bl	8006728 <__malloc_lock>
 8006550:	4a1d      	ldr	r2, [pc, #116]	; (80065c8 <_free_r+0x90>)
 8006552:	6813      	ldr	r3, [r2, #0]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d105      	bne.n	8006564 <_free_r+0x2c>
 8006558:	6063      	str	r3, [r4, #4]
 800655a:	6014      	str	r4, [r2, #0]
 800655c:	0028      	movs	r0, r5
 800655e:	f000 f8eb 	bl	8006738 <__malloc_unlock>
 8006562:	bd70      	pop	{r4, r5, r6, pc}
 8006564:	42a3      	cmp	r3, r4
 8006566:	d908      	bls.n	800657a <_free_r+0x42>
 8006568:	6820      	ldr	r0, [r4, #0]
 800656a:	1821      	adds	r1, r4, r0
 800656c:	428b      	cmp	r3, r1
 800656e:	d1f3      	bne.n	8006558 <_free_r+0x20>
 8006570:	6819      	ldr	r1, [r3, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	1809      	adds	r1, r1, r0
 8006576:	6021      	str	r1, [r4, #0]
 8006578:	e7ee      	b.n	8006558 <_free_r+0x20>
 800657a:	001a      	movs	r2, r3
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d001      	beq.n	8006586 <_free_r+0x4e>
 8006582:	42a3      	cmp	r3, r4
 8006584:	d9f9      	bls.n	800657a <_free_r+0x42>
 8006586:	6811      	ldr	r1, [r2, #0]
 8006588:	1850      	adds	r0, r2, r1
 800658a:	42a0      	cmp	r0, r4
 800658c:	d10b      	bne.n	80065a6 <_free_r+0x6e>
 800658e:	6820      	ldr	r0, [r4, #0]
 8006590:	1809      	adds	r1, r1, r0
 8006592:	1850      	adds	r0, r2, r1
 8006594:	6011      	str	r1, [r2, #0]
 8006596:	4283      	cmp	r3, r0
 8006598:	d1e0      	bne.n	800655c <_free_r+0x24>
 800659a:	6818      	ldr	r0, [r3, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	1841      	adds	r1, r0, r1
 80065a0:	6011      	str	r1, [r2, #0]
 80065a2:	6053      	str	r3, [r2, #4]
 80065a4:	e7da      	b.n	800655c <_free_r+0x24>
 80065a6:	42a0      	cmp	r0, r4
 80065a8:	d902      	bls.n	80065b0 <_free_r+0x78>
 80065aa:	230c      	movs	r3, #12
 80065ac:	602b      	str	r3, [r5, #0]
 80065ae:	e7d5      	b.n	800655c <_free_r+0x24>
 80065b0:	6820      	ldr	r0, [r4, #0]
 80065b2:	1821      	adds	r1, r4, r0
 80065b4:	428b      	cmp	r3, r1
 80065b6:	d103      	bne.n	80065c0 <_free_r+0x88>
 80065b8:	6819      	ldr	r1, [r3, #0]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	1809      	adds	r1, r1, r0
 80065be:	6021      	str	r1, [r4, #0]
 80065c0:	6063      	str	r3, [r4, #4]
 80065c2:	6054      	str	r4, [r2, #4]
 80065c4:	e7ca      	b.n	800655c <_free_r+0x24>
 80065c6:	46c0      	nop			; (mov r8, r8)
 80065c8:	2000042c 	.word	0x2000042c

080065cc <malloc>:
 80065cc:	b510      	push	{r4, lr}
 80065ce:	4b03      	ldr	r3, [pc, #12]	; (80065dc <malloc+0x10>)
 80065d0:	0001      	movs	r1, r0
 80065d2:	6818      	ldr	r0, [r3, #0]
 80065d4:	f000 f826 	bl	8006624 <_malloc_r>
 80065d8:	bd10      	pop	{r4, pc}
 80065da:	46c0      	nop			; (mov r8, r8)
 80065dc:	20000064 	.word	0x20000064

080065e0 <sbrk_aligned>:
 80065e0:	b570      	push	{r4, r5, r6, lr}
 80065e2:	4e0f      	ldr	r6, [pc, #60]	; (8006620 <sbrk_aligned+0x40>)
 80065e4:	000d      	movs	r5, r1
 80065e6:	6831      	ldr	r1, [r6, #0]
 80065e8:	0004      	movs	r4, r0
 80065ea:	2900      	cmp	r1, #0
 80065ec:	d102      	bne.n	80065f4 <sbrk_aligned+0x14>
 80065ee:	f000 fee5 	bl	80073bc <_sbrk_r>
 80065f2:	6030      	str	r0, [r6, #0]
 80065f4:	0029      	movs	r1, r5
 80065f6:	0020      	movs	r0, r4
 80065f8:	f000 fee0 	bl	80073bc <_sbrk_r>
 80065fc:	1c43      	adds	r3, r0, #1
 80065fe:	d00a      	beq.n	8006616 <sbrk_aligned+0x36>
 8006600:	2303      	movs	r3, #3
 8006602:	1cc5      	adds	r5, r0, #3
 8006604:	439d      	bics	r5, r3
 8006606:	42a8      	cmp	r0, r5
 8006608:	d007      	beq.n	800661a <sbrk_aligned+0x3a>
 800660a:	1a29      	subs	r1, r5, r0
 800660c:	0020      	movs	r0, r4
 800660e:	f000 fed5 	bl	80073bc <_sbrk_r>
 8006612:	3001      	adds	r0, #1
 8006614:	d101      	bne.n	800661a <sbrk_aligned+0x3a>
 8006616:	2501      	movs	r5, #1
 8006618:	426d      	negs	r5, r5
 800661a:	0028      	movs	r0, r5
 800661c:	bd70      	pop	{r4, r5, r6, pc}
 800661e:	46c0      	nop			; (mov r8, r8)
 8006620:	20000430 	.word	0x20000430

08006624 <_malloc_r>:
 8006624:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006626:	2203      	movs	r2, #3
 8006628:	1ccb      	adds	r3, r1, #3
 800662a:	4393      	bics	r3, r2
 800662c:	3308      	adds	r3, #8
 800662e:	0006      	movs	r6, r0
 8006630:	001f      	movs	r7, r3
 8006632:	2b0c      	cmp	r3, #12
 8006634:	d238      	bcs.n	80066a8 <_malloc_r+0x84>
 8006636:	270c      	movs	r7, #12
 8006638:	42b9      	cmp	r1, r7
 800663a:	d837      	bhi.n	80066ac <_malloc_r+0x88>
 800663c:	0030      	movs	r0, r6
 800663e:	f000 f873 	bl	8006728 <__malloc_lock>
 8006642:	4b38      	ldr	r3, [pc, #224]	; (8006724 <_malloc_r+0x100>)
 8006644:	9300      	str	r3, [sp, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	001c      	movs	r4, r3
 800664a:	2c00      	cmp	r4, #0
 800664c:	d133      	bne.n	80066b6 <_malloc_r+0x92>
 800664e:	0039      	movs	r1, r7
 8006650:	0030      	movs	r0, r6
 8006652:	f7ff ffc5 	bl	80065e0 <sbrk_aligned>
 8006656:	0004      	movs	r4, r0
 8006658:	1c43      	adds	r3, r0, #1
 800665a:	d15e      	bne.n	800671a <_malloc_r+0xf6>
 800665c:	9b00      	ldr	r3, [sp, #0]
 800665e:	681c      	ldr	r4, [r3, #0]
 8006660:	0025      	movs	r5, r4
 8006662:	2d00      	cmp	r5, #0
 8006664:	d14e      	bne.n	8006704 <_malloc_r+0xe0>
 8006666:	2c00      	cmp	r4, #0
 8006668:	d051      	beq.n	800670e <_malloc_r+0xea>
 800666a:	6823      	ldr	r3, [r4, #0]
 800666c:	0029      	movs	r1, r5
 800666e:	18e3      	adds	r3, r4, r3
 8006670:	0030      	movs	r0, r6
 8006672:	9301      	str	r3, [sp, #4]
 8006674:	f000 fea2 	bl	80073bc <_sbrk_r>
 8006678:	9b01      	ldr	r3, [sp, #4]
 800667a:	4283      	cmp	r3, r0
 800667c:	d147      	bne.n	800670e <_malloc_r+0xea>
 800667e:	6823      	ldr	r3, [r4, #0]
 8006680:	0030      	movs	r0, r6
 8006682:	1aff      	subs	r7, r7, r3
 8006684:	0039      	movs	r1, r7
 8006686:	f7ff ffab 	bl	80065e0 <sbrk_aligned>
 800668a:	3001      	adds	r0, #1
 800668c:	d03f      	beq.n	800670e <_malloc_r+0xea>
 800668e:	6823      	ldr	r3, [r4, #0]
 8006690:	19db      	adds	r3, r3, r7
 8006692:	6023      	str	r3, [r4, #0]
 8006694:	9b00      	ldr	r3, [sp, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d040      	beq.n	800671e <_malloc_r+0xfa>
 800669c:	685a      	ldr	r2, [r3, #4]
 800669e:	42a2      	cmp	r2, r4
 80066a0:	d133      	bne.n	800670a <_malloc_r+0xe6>
 80066a2:	2200      	movs	r2, #0
 80066a4:	605a      	str	r2, [r3, #4]
 80066a6:	e014      	b.n	80066d2 <_malloc_r+0xae>
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	dac5      	bge.n	8006638 <_malloc_r+0x14>
 80066ac:	230c      	movs	r3, #12
 80066ae:	2500      	movs	r5, #0
 80066b0:	6033      	str	r3, [r6, #0]
 80066b2:	0028      	movs	r0, r5
 80066b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80066b6:	6821      	ldr	r1, [r4, #0]
 80066b8:	1bc9      	subs	r1, r1, r7
 80066ba:	d420      	bmi.n	80066fe <_malloc_r+0xda>
 80066bc:	290b      	cmp	r1, #11
 80066be:	d918      	bls.n	80066f2 <_malloc_r+0xce>
 80066c0:	19e2      	adds	r2, r4, r7
 80066c2:	6027      	str	r7, [r4, #0]
 80066c4:	42a3      	cmp	r3, r4
 80066c6:	d112      	bne.n	80066ee <_malloc_r+0xca>
 80066c8:	9b00      	ldr	r3, [sp, #0]
 80066ca:	601a      	str	r2, [r3, #0]
 80066cc:	6863      	ldr	r3, [r4, #4]
 80066ce:	6011      	str	r1, [r2, #0]
 80066d0:	6053      	str	r3, [r2, #4]
 80066d2:	0030      	movs	r0, r6
 80066d4:	0025      	movs	r5, r4
 80066d6:	f000 f82f 	bl	8006738 <__malloc_unlock>
 80066da:	2207      	movs	r2, #7
 80066dc:	350b      	adds	r5, #11
 80066de:	1d23      	adds	r3, r4, #4
 80066e0:	4395      	bics	r5, r2
 80066e2:	1aea      	subs	r2, r5, r3
 80066e4:	429d      	cmp	r5, r3
 80066e6:	d0e4      	beq.n	80066b2 <_malloc_r+0x8e>
 80066e8:	1b5b      	subs	r3, r3, r5
 80066ea:	50a3      	str	r3, [r4, r2]
 80066ec:	e7e1      	b.n	80066b2 <_malloc_r+0x8e>
 80066ee:	605a      	str	r2, [r3, #4]
 80066f0:	e7ec      	b.n	80066cc <_malloc_r+0xa8>
 80066f2:	6862      	ldr	r2, [r4, #4]
 80066f4:	42a3      	cmp	r3, r4
 80066f6:	d1d5      	bne.n	80066a4 <_malloc_r+0x80>
 80066f8:	9b00      	ldr	r3, [sp, #0]
 80066fa:	601a      	str	r2, [r3, #0]
 80066fc:	e7e9      	b.n	80066d2 <_malloc_r+0xae>
 80066fe:	0023      	movs	r3, r4
 8006700:	6864      	ldr	r4, [r4, #4]
 8006702:	e7a2      	b.n	800664a <_malloc_r+0x26>
 8006704:	002c      	movs	r4, r5
 8006706:	686d      	ldr	r5, [r5, #4]
 8006708:	e7ab      	b.n	8006662 <_malloc_r+0x3e>
 800670a:	0013      	movs	r3, r2
 800670c:	e7c4      	b.n	8006698 <_malloc_r+0x74>
 800670e:	230c      	movs	r3, #12
 8006710:	0030      	movs	r0, r6
 8006712:	6033      	str	r3, [r6, #0]
 8006714:	f000 f810 	bl	8006738 <__malloc_unlock>
 8006718:	e7cb      	b.n	80066b2 <_malloc_r+0x8e>
 800671a:	6027      	str	r7, [r4, #0]
 800671c:	e7d9      	b.n	80066d2 <_malloc_r+0xae>
 800671e:	605b      	str	r3, [r3, #4]
 8006720:	deff      	udf	#255	; 0xff
 8006722:	46c0      	nop			; (mov r8, r8)
 8006724:	2000042c 	.word	0x2000042c

08006728 <__malloc_lock>:
 8006728:	b510      	push	{r4, lr}
 800672a:	4802      	ldr	r0, [pc, #8]	; (8006734 <__malloc_lock+0xc>)
 800672c:	f7ff f859 	bl	80057e2 <__retarget_lock_acquire_recursive>
 8006730:	bd10      	pop	{r4, pc}
 8006732:	46c0      	nop			; (mov r8, r8)
 8006734:	20000428 	.word	0x20000428

08006738 <__malloc_unlock>:
 8006738:	b510      	push	{r4, lr}
 800673a:	4802      	ldr	r0, [pc, #8]	; (8006744 <__malloc_unlock+0xc>)
 800673c:	f7ff f852 	bl	80057e4 <__retarget_lock_release_recursive>
 8006740:	bd10      	pop	{r4, pc}
 8006742:	46c0      	nop			; (mov r8, r8)
 8006744:	20000428 	.word	0x20000428

08006748 <_Balloc>:
 8006748:	b570      	push	{r4, r5, r6, lr}
 800674a:	69c5      	ldr	r5, [r0, #28]
 800674c:	0006      	movs	r6, r0
 800674e:	000c      	movs	r4, r1
 8006750:	2d00      	cmp	r5, #0
 8006752:	d10e      	bne.n	8006772 <_Balloc+0x2a>
 8006754:	2010      	movs	r0, #16
 8006756:	f7ff ff39 	bl	80065cc <malloc>
 800675a:	1e02      	subs	r2, r0, #0
 800675c:	61f0      	str	r0, [r6, #28]
 800675e:	d104      	bne.n	800676a <_Balloc+0x22>
 8006760:	216b      	movs	r1, #107	; 0x6b
 8006762:	4b19      	ldr	r3, [pc, #100]	; (80067c8 <_Balloc+0x80>)
 8006764:	4819      	ldr	r0, [pc, #100]	; (80067cc <_Balloc+0x84>)
 8006766:	f000 fe45 	bl	80073f4 <__assert_func>
 800676a:	6045      	str	r5, [r0, #4]
 800676c:	6085      	str	r5, [r0, #8]
 800676e:	6005      	str	r5, [r0, #0]
 8006770:	60c5      	str	r5, [r0, #12]
 8006772:	69f5      	ldr	r5, [r6, #28]
 8006774:	68eb      	ldr	r3, [r5, #12]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d013      	beq.n	80067a2 <_Balloc+0x5a>
 800677a:	69f3      	ldr	r3, [r6, #28]
 800677c:	00a2      	lsls	r2, r4, #2
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	189b      	adds	r3, r3, r2
 8006782:	6818      	ldr	r0, [r3, #0]
 8006784:	2800      	cmp	r0, #0
 8006786:	d118      	bne.n	80067ba <_Balloc+0x72>
 8006788:	2101      	movs	r1, #1
 800678a:	000d      	movs	r5, r1
 800678c:	40a5      	lsls	r5, r4
 800678e:	1d6a      	adds	r2, r5, #5
 8006790:	0030      	movs	r0, r6
 8006792:	0092      	lsls	r2, r2, #2
 8006794:	f000 fe4c 	bl	8007430 <_calloc_r>
 8006798:	2800      	cmp	r0, #0
 800679a:	d00c      	beq.n	80067b6 <_Balloc+0x6e>
 800679c:	6044      	str	r4, [r0, #4]
 800679e:	6085      	str	r5, [r0, #8]
 80067a0:	e00d      	b.n	80067be <_Balloc+0x76>
 80067a2:	2221      	movs	r2, #33	; 0x21
 80067a4:	2104      	movs	r1, #4
 80067a6:	0030      	movs	r0, r6
 80067a8:	f000 fe42 	bl	8007430 <_calloc_r>
 80067ac:	69f3      	ldr	r3, [r6, #28]
 80067ae:	60e8      	str	r0, [r5, #12]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1e1      	bne.n	800677a <_Balloc+0x32>
 80067b6:	2000      	movs	r0, #0
 80067b8:	bd70      	pop	{r4, r5, r6, pc}
 80067ba:	6802      	ldr	r2, [r0, #0]
 80067bc:	601a      	str	r2, [r3, #0]
 80067be:	2300      	movs	r3, #0
 80067c0:	6103      	str	r3, [r0, #16]
 80067c2:	60c3      	str	r3, [r0, #12]
 80067c4:	e7f8      	b.n	80067b8 <_Balloc+0x70>
 80067c6:	46c0      	nop			; (mov r8, r8)
 80067c8:	08007799 	.word	0x08007799
 80067cc:	08007819 	.word	0x08007819

080067d0 <_Bfree>:
 80067d0:	b570      	push	{r4, r5, r6, lr}
 80067d2:	69c6      	ldr	r6, [r0, #28]
 80067d4:	0005      	movs	r5, r0
 80067d6:	000c      	movs	r4, r1
 80067d8:	2e00      	cmp	r6, #0
 80067da:	d10e      	bne.n	80067fa <_Bfree+0x2a>
 80067dc:	2010      	movs	r0, #16
 80067de:	f7ff fef5 	bl	80065cc <malloc>
 80067e2:	1e02      	subs	r2, r0, #0
 80067e4:	61e8      	str	r0, [r5, #28]
 80067e6:	d104      	bne.n	80067f2 <_Bfree+0x22>
 80067e8:	218f      	movs	r1, #143	; 0x8f
 80067ea:	4b09      	ldr	r3, [pc, #36]	; (8006810 <_Bfree+0x40>)
 80067ec:	4809      	ldr	r0, [pc, #36]	; (8006814 <_Bfree+0x44>)
 80067ee:	f000 fe01 	bl	80073f4 <__assert_func>
 80067f2:	6046      	str	r6, [r0, #4]
 80067f4:	6086      	str	r6, [r0, #8]
 80067f6:	6006      	str	r6, [r0, #0]
 80067f8:	60c6      	str	r6, [r0, #12]
 80067fa:	2c00      	cmp	r4, #0
 80067fc:	d007      	beq.n	800680e <_Bfree+0x3e>
 80067fe:	69eb      	ldr	r3, [r5, #28]
 8006800:	6862      	ldr	r2, [r4, #4]
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	0092      	lsls	r2, r2, #2
 8006806:	189b      	adds	r3, r3, r2
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	6022      	str	r2, [r4, #0]
 800680c:	601c      	str	r4, [r3, #0]
 800680e:	bd70      	pop	{r4, r5, r6, pc}
 8006810:	08007799 	.word	0x08007799
 8006814:	08007819 	.word	0x08007819

08006818 <__multadd>:
 8006818:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800681a:	000e      	movs	r6, r1
 800681c:	9001      	str	r0, [sp, #4]
 800681e:	000c      	movs	r4, r1
 8006820:	001d      	movs	r5, r3
 8006822:	2000      	movs	r0, #0
 8006824:	690f      	ldr	r7, [r1, #16]
 8006826:	3614      	adds	r6, #20
 8006828:	6833      	ldr	r3, [r6, #0]
 800682a:	3001      	adds	r0, #1
 800682c:	b299      	uxth	r1, r3
 800682e:	4351      	muls	r1, r2
 8006830:	0c1b      	lsrs	r3, r3, #16
 8006832:	4353      	muls	r3, r2
 8006834:	1949      	adds	r1, r1, r5
 8006836:	0c0d      	lsrs	r5, r1, #16
 8006838:	195b      	adds	r3, r3, r5
 800683a:	0c1d      	lsrs	r5, r3, #16
 800683c:	b289      	uxth	r1, r1
 800683e:	041b      	lsls	r3, r3, #16
 8006840:	185b      	adds	r3, r3, r1
 8006842:	c608      	stmia	r6!, {r3}
 8006844:	4287      	cmp	r7, r0
 8006846:	dcef      	bgt.n	8006828 <__multadd+0x10>
 8006848:	2d00      	cmp	r5, #0
 800684a:	d022      	beq.n	8006892 <__multadd+0x7a>
 800684c:	68a3      	ldr	r3, [r4, #8]
 800684e:	42bb      	cmp	r3, r7
 8006850:	dc19      	bgt.n	8006886 <__multadd+0x6e>
 8006852:	6861      	ldr	r1, [r4, #4]
 8006854:	9801      	ldr	r0, [sp, #4]
 8006856:	3101      	adds	r1, #1
 8006858:	f7ff ff76 	bl	8006748 <_Balloc>
 800685c:	1e06      	subs	r6, r0, #0
 800685e:	d105      	bne.n	800686c <__multadd+0x54>
 8006860:	0032      	movs	r2, r6
 8006862:	21ba      	movs	r1, #186	; 0xba
 8006864:	4b0c      	ldr	r3, [pc, #48]	; (8006898 <__multadd+0x80>)
 8006866:	480d      	ldr	r0, [pc, #52]	; (800689c <__multadd+0x84>)
 8006868:	f000 fdc4 	bl	80073f4 <__assert_func>
 800686c:	0021      	movs	r1, r4
 800686e:	6922      	ldr	r2, [r4, #16]
 8006870:	310c      	adds	r1, #12
 8006872:	3202      	adds	r2, #2
 8006874:	0092      	lsls	r2, r2, #2
 8006876:	300c      	adds	r0, #12
 8006878:	f000 fdb2 	bl	80073e0 <memcpy>
 800687c:	0021      	movs	r1, r4
 800687e:	9801      	ldr	r0, [sp, #4]
 8006880:	f7ff ffa6 	bl	80067d0 <_Bfree>
 8006884:	0034      	movs	r4, r6
 8006886:	1d3b      	adds	r3, r7, #4
 8006888:	009b      	lsls	r3, r3, #2
 800688a:	18e3      	adds	r3, r4, r3
 800688c:	605d      	str	r5, [r3, #4]
 800688e:	1c7b      	adds	r3, r7, #1
 8006890:	6123      	str	r3, [r4, #16]
 8006892:	0020      	movs	r0, r4
 8006894:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006896:	46c0      	nop			; (mov r8, r8)
 8006898:	08007808 	.word	0x08007808
 800689c:	08007819 	.word	0x08007819

080068a0 <__hi0bits>:
 80068a0:	0003      	movs	r3, r0
 80068a2:	0c02      	lsrs	r2, r0, #16
 80068a4:	2000      	movs	r0, #0
 80068a6:	4282      	cmp	r2, r0
 80068a8:	d101      	bne.n	80068ae <__hi0bits+0xe>
 80068aa:	041b      	lsls	r3, r3, #16
 80068ac:	3010      	adds	r0, #16
 80068ae:	0e1a      	lsrs	r2, r3, #24
 80068b0:	d101      	bne.n	80068b6 <__hi0bits+0x16>
 80068b2:	3008      	adds	r0, #8
 80068b4:	021b      	lsls	r3, r3, #8
 80068b6:	0f1a      	lsrs	r2, r3, #28
 80068b8:	d101      	bne.n	80068be <__hi0bits+0x1e>
 80068ba:	3004      	adds	r0, #4
 80068bc:	011b      	lsls	r3, r3, #4
 80068be:	0f9a      	lsrs	r2, r3, #30
 80068c0:	d101      	bne.n	80068c6 <__hi0bits+0x26>
 80068c2:	3002      	adds	r0, #2
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	db03      	blt.n	80068d2 <__hi0bits+0x32>
 80068ca:	3001      	adds	r0, #1
 80068cc:	005b      	lsls	r3, r3, #1
 80068ce:	d400      	bmi.n	80068d2 <__hi0bits+0x32>
 80068d0:	2020      	movs	r0, #32
 80068d2:	4770      	bx	lr

080068d4 <__lo0bits>:
 80068d4:	6803      	ldr	r3, [r0, #0]
 80068d6:	0001      	movs	r1, r0
 80068d8:	2207      	movs	r2, #7
 80068da:	0018      	movs	r0, r3
 80068dc:	4010      	ands	r0, r2
 80068de:	4213      	tst	r3, r2
 80068e0:	d00d      	beq.n	80068fe <__lo0bits+0x2a>
 80068e2:	3a06      	subs	r2, #6
 80068e4:	2000      	movs	r0, #0
 80068e6:	4213      	tst	r3, r2
 80068e8:	d105      	bne.n	80068f6 <__lo0bits+0x22>
 80068ea:	3002      	adds	r0, #2
 80068ec:	4203      	tst	r3, r0
 80068ee:	d003      	beq.n	80068f8 <__lo0bits+0x24>
 80068f0:	40d3      	lsrs	r3, r2
 80068f2:	0010      	movs	r0, r2
 80068f4:	600b      	str	r3, [r1, #0]
 80068f6:	4770      	bx	lr
 80068f8:	089b      	lsrs	r3, r3, #2
 80068fa:	600b      	str	r3, [r1, #0]
 80068fc:	e7fb      	b.n	80068f6 <__lo0bits+0x22>
 80068fe:	b29a      	uxth	r2, r3
 8006900:	2a00      	cmp	r2, #0
 8006902:	d101      	bne.n	8006908 <__lo0bits+0x34>
 8006904:	2010      	movs	r0, #16
 8006906:	0c1b      	lsrs	r3, r3, #16
 8006908:	b2da      	uxtb	r2, r3
 800690a:	2a00      	cmp	r2, #0
 800690c:	d101      	bne.n	8006912 <__lo0bits+0x3e>
 800690e:	3008      	adds	r0, #8
 8006910:	0a1b      	lsrs	r3, r3, #8
 8006912:	071a      	lsls	r2, r3, #28
 8006914:	d101      	bne.n	800691a <__lo0bits+0x46>
 8006916:	3004      	adds	r0, #4
 8006918:	091b      	lsrs	r3, r3, #4
 800691a:	079a      	lsls	r2, r3, #30
 800691c:	d101      	bne.n	8006922 <__lo0bits+0x4e>
 800691e:	3002      	adds	r0, #2
 8006920:	089b      	lsrs	r3, r3, #2
 8006922:	07da      	lsls	r2, r3, #31
 8006924:	d4e9      	bmi.n	80068fa <__lo0bits+0x26>
 8006926:	3001      	adds	r0, #1
 8006928:	085b      	lsrs	r3, r3, #1
 800692a:	d1e6      	bne.n	80068fa <__lo0bits+0x26>
 800692c:	2020      	movs	r0, #32
 800692e:	e7e2      	b.n	80068f6 <__lo0bits+0x22>

08006930 <__i2b>:
 8006930:	b510      	push	{r4, lr}
 8006932:	000c      	movs	r4, r1
 8006934:	2101      	movs	r1, #1
 8006936:	f7ff ff07 	bl	8006748 <_Balloc>
 800693a:	2800      	cmp	r0, #0
 800693c:	d107      	bne.n	800694e <__i2b+0x1e>
 800693e:	2146      	movs	r1, #70	; 0x46
 8006940:	4c05      	ldr	r4, [pc, #20]	; (8006958 <__i2b+0x28>)
 8006942:	0002      	movs	r2, r0
 8006944:	4b05      	ldr	r3, [pc, #20]	; (800695c <__i2b+0x2c>)
 8006946:	0020      	movs	r0, r4
 8006948:	31ff      	adds	r1, #255	; 0xff
 800694a:	f000 fd53 	bl	80073f4 <__assert_func>
 800694e:	2301      	movs	r3, #1
 8006950:	6144      	str	r4, [r0, #20]
 8006952:	6103      	str	r3, [r0, #16]
 8006954:	bd10      	pop	{r4, pc}
 8006956:	46c0      	nop			; (mov r8, r8)
 8006958:	08007819 	.word	0x08007819
 800695c:	08007808 	.word	0x08007808

08006960 <__multiply>:
 8006960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006962:	0015      	movs	r5, r2
 8006964:	690a      	ldr	r2, [r1, #16]
 8006966:	692b      	ldr	r3, [r5, #16]
 8006968:	000c      	movs	r4, r1
 800696a:	b08b      	sub	sp, #44	; 0x2c
 800696c:	429a      	cmp	r2, r3
 800696e:	da01      	bge.n	8006974 <__multiply+0x14>
 8006970:	002c      	movs	r4, r5
 8006972:	000d      	movs	r5, r1
 8006974:	6927      	ldr	r7, [r4, #16]
 8006976:	692e      	ldr	r6, [r5, #16]
 8006978:	6861      	ldr	r1, [r4, #4]
 800697a:	19bb      	adds	r3, r7, r6
 800697c:	9303      	str	r3, [sp, #12]
 800697e:	68a3      	ldr	r3, [r4, #8]
 8006980:	19ba      	adds	r2, r7, r6
 8006982:	4293      	cmp	r3, r2
 8006984:	da00      	bge.n	8006988 <__multiply+0x28>
 8006986:	3101      	adds	r1, #1
 8006988:	f7ff fede 	bl	8006748 <_Balloc>
 800698c:	9002      	str	r0, [sp, #8]
 800698e:	2800      	cmp	r0, #0
 8006990:	d106      	bne.n	80069a0 <__multiply+0x40>
 8006992:	21b1      	movs	r1, #177	; 0xb1
 8006994:	4b48      	ldr	r3, [pc, #288]	; (8006ab8 <__multiply+0x158>)
 8006996:	4849      	ldr	r0, [pc, #292]	; (8006abc <__multiply+0x15c>)
 8006998:	9a02      	ldr	r2, [sp, #8]
 800699a:	0049      	lsls	r1, r1, #1
 800699c:	f000 fd2a 	bl	80073f4 <__assert_func>
 80069a0:	9b02      	ldr	r3, [sp, #8]
 80069a2:	2200      	movs	r2, #0
 80069a4:	3314      	adds	r3, #20
 80069a6:	469c      	mov	ip, r3
 80069a8:	19bb      	adds	r3, r7, r6
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	4463      	add	r3, ip
 80069ae:	9304      	str	r3, [sp, #16]
 80069b0:	4663      	mov	r3, ip
 80069b2:	9904      	ldr	r1, [sp, #16]
 80069b4:	428b      	cmp	r3, r1
 80069b6:	d32a      	bcc.n	8006a0e <__multiply+0xae>
 80069b8:	0023      	movs	r3, r4
 80069ba:	00bf      	lsls	r7, r7, #2
 80069bc:	3314      	adds	r3, #20
 80069be:	3514      	adds	r5, #20
 80069c0:	9308      	str	r3, [sp, #32]
 80069c2:	00b6      	lsls	r6, r6, #2
 80069c4:	19db      	adds	r3, r3, r7
 80069c6:	9305      	str	r3, [sp, #20]
 80069c8:	19ab      	adds	r3, r5, r6
 80069ca:	9309      	str	r3, [sp, #36]	; 0x24
 80069cc:	2304      	movs	r3, #4
 80069ce:	9306      	str	r3, [sp, #24]
 80069d0:	0023      	movs	r3, r4
 80069d2:	9a05      	ldr	r2, [sp, #20]
 80069d4:	3315      	adds	r3, #21
 80069d6:	9501      	str	r5, [sp, #4]
 80069d8:	429a      	cmp	r2, r3
 80069da:	d305      	bcc.n	80069e8 <__multiply+0x88>
 80069dc:	1b13      	subs	r3, r2, r4
 80069de:	3b15      	subs	r3, #21
 80069e0:	089b      	lsrs	r3, r3, #2
 80069e2:	3301      	adds	r3, #1
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	9306      	str	r3, [sp, #24]
 80069e8:	9b01      	ldr	r3, [sp, #4]
 80069ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d310      	bcc.n	8006a12 <__multiply+0xb2>
 80069f0:	9b03      	ldr	r3, [sp, #12]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	dd05      	ble.n	8006a02 <__multiply+0xa2>
 80069f6:	9b04      	ldr	r3, [sp, #16]
 80069f8:	3b04      	subs	r3, #4
 80069fa:	9304      	str	r3, [sp, #16]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d056      	beq.n	8006ab0 <__multiply+0x150>
 8006a02:	9b02      	ldr	r3, [sp, #8]
 8006a04:	9a03      	ldr	r2, [sp, #12]
 8006a06:	0018      	movs	r0, r3
 8006a08:	611a      	str	r2, [r3, #16]
 8006a0a:	b00b      	add	sp, #44	; 0x2c
 8006a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a0e:	c304      	stmia	r3!, {r2}
 8006a10:	e7cf      	b.n	80069b2 <__multiply+0x52>
 8006a12:	9b01      	ldr	r3, [sp, #4]
 8006a14:	6818      	ldr	r0, [r3, #0]
 8006a16:	b280      	uxth	r0, r0
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	d01e      	beq.n	8006a5a <__multiply+0xfa>
 8006a1c:	4667      	mov	r7, ip
 8006a1e:	2500      	movs	r5, #0
 8006a20:	9e08      	ldr	r6, [sp, #32]
 8006a22:	ce02      	ldmia	r6!, {r1}
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	9307      	str	r3, [sp, #28]
 8006a28:	b28b      	uxth	r3, r1
 8006a2a:	4343      	muls	r3, r0
 8006a2c:	001a      	movs	r2, r3
 8006a2e:	466b      	mov	r3, sp
 8006a30:	8b9b      	ldrh	r3, [r3, #28]
 8006a32:	18d3      	adds	r3, r2, r3
 8006a34:	195b      	adds	r3, r3, r5
 8006a36:	0c0d      	lsrs	r5, r1, #16
 8006a38:	4345      	muls	r5, r0
 8006a3a:	9a07      	ldr	r2, [sp, #28]
 8006a3c:	0c11      	lsrs	r1, r2, #16
 8006a3e:	1869      	adds	r1, r5, r1
 8006a40:	0c1a      	lsrs	r2, r3, #16
 8006a42:	188a      	adds	r2, r1, r2
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	0c15      	lsrs	r5, r2, #16
 8006a48:	0412      	lsls	r2, r2, #16
 8006a4a:	431a      	orrs	r2, r3
 8006a4c:	9b05      	ldr	r3, [sp, #20]
 8006a4e:	c704      	stmia	r7!, {r2}
 8006a50:	42b3      	cmp	r3, r6
 8006a52:	d8e6      	bhi.n	8006a22 <__multiply+0xc2>
 8006a54:	4663      	mov	r3, ip
 8006a56:	9a06      	ldr	r2, [sp, #24]
 8006a58:	509d      	str	r5, [r3, r2]
 8006a5a:	9b01      	ldr	r3, [sp, #4]
 8006a5c:	6818      	ldr	r0, [r3, #0]
 8006a5e:	0c00      	lsrs	r0, r0, #16
 8006a60:	d020      	beq.n	8006aa4 <__multiply+0x144>
 8006a62:	4663      	mov	r3, ip
 8006a64:	0025      	movs	r5, r4
 8006a66:	4661      	mov	r1, ip
 8006a68:	2700      	movs	r7, #0
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	3514      	adds	r5, #20
 8006a6e:	682a      	ldr	r2, [r5, #0]
 8006a70:	680e      	ldr	r6, [r1, #0]
 8006a72:	b292      	uxth	r2, r2
 8006a74:	4342      	muls	r2, r0
 8006a76:	0c36      	lsrs	r6, r6, #16
 8006a78:	1992      	adds	r2, r2, r6
 8006a7a:	19d2      	adds	r2, r2, r7
 8006a7c:	0416      	lsls	r6, r2, #16
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	431e      	orrs	r6, r3
 8006a82:	600e      	str	r6, [r1, #0]
 8006a84:	cd40      	ldmia	r5!, {r6}
 8006a86:	684b      	ldr	r3, [r1, #4]
 8006a88:	0c36      	lsrs	r6, r6, #16
 8006a8a:	4346      	muls	r6, r0
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	0c12      	lsrs	r2, r2, #16
 8006a90:	18f3      	adds	r3, r6, r3
 8006a92:	189b      	adds	r3, r3, r2
 8006a94:	9a05      	ldr	r2, [sp, #20]
 8006a96:	0c1f      	lsrs	r7, r3, #16
 8006a98:	3104      	adds	r1, #4
 8006a9a:	42aa      	cmp	r2, r5
 8006a9c:	d8e7      	bhi.n	8006a6e <__multiply+0x10e>
 8006a9e:	4662      	mov	r2, ip
 8006aa0:	9906      	ldr	r1, [sp, #24]
 8006aa2:	5053      	str	r3, [r2, r1]
 8006aa4:	9b01      	ldr	r3, [sp, #4]
 8006aa6:	3304      	adds	r3, #4
 8006aa8:	9301      	str	r3, [sp, #4]
 8006aaa:	2304      	movs	r3, #4
 8006aac:	449c      	add	ip, r3
 8006aae:	e79b      	b.n	80069e8 <__multiply+0x88>
 8006ab0:	9b03      	ldr	r3, [sp, #12]
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	9303      	str	r3, [sp, #12]
 8006ab6:	e79b      	b.n	80069f0 <__multiply+0x90>
 8006ab8:	08007808 	.word	0x08007808
 8006abc:	08007819 	.word	0x08007819

08006ac0 <__pow5mult>:
 8006ac0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	0015      	movs	r5, r2
 8006ac6:	0007      	movs	r7, r0
 8006ac8:	000e      	movs	r6, r1
 8006aca:	401a      	ands	r2, r3
 8006acc:	421d      	tst	r5, r3
 8006ace:	d008      	beq.n	8006ae2 <__pow5mult+0x22>
 8006ad0:	4925      	ldr	r1, [pc, #148]	; (8006b68 <__pow5mult+0xa8>)
 8006ad2:	3a01      	subs	r2, #1
 8006ad4:	0092      	lsls	r2, r2, #2
 8006ad6:	5852      	ldr	r2, [r2, r1]
 8006ad8:	2300      	movs	r3, #0
 8006ada:	0031      	movs	r1, r6
 8006adc:	f7ff fe9c 	bl	8006818 <__multadd>
 8006ae0:	0006      	movs	r6, r0
 8006ae2:	10ad      	asrs	r5, r5, #2
 8006ae4:	d03d      	beq.n	8006b62 <__pow5mult+0xa2>
 8006ae6:	69fc      	ldr	r4, [r7, #28]
 8006ae8:	2c00      	cmp	r4, #0
 8006aea:	d10f      	bne.n	8006b0c <__pow5mult+0x4c>
 8006aec:	2010      	movs	r0, #16
 8006aee:	f7ff fd6d 	bl	80065cc <malloc>
 8006af2:	1e02      	subs	r2, r0, #0
 8006af4:	61f8      	str	r0, [r7, #28]
 8006af6:	d105      	bne.n	8006b04 <__pow5mult+0x44>
 8006af8:	21b4      	movs	r1, #180	; 0xb4
 8006afa:	4b1c      	ldr	r3, [pc, #112]	; (8006b6c <__pow5mult+0xac>)
 8006afc:	481c      	ldr	r0, [pc, #112]	; (8006b70 <__pow5mult+0xb0>)
 8006afe:	31ff      	adds	r1, #255	; 0xff
 8006b00:	f000 fc78 	bl	80073f4 <__assert_func>
 8006b04:	6044      	str	r4, [r0, #4]
 8006b06:	6084      	str	r4, [r0, #8]
 8006b08:	6004      	str	r4, [r0, #0]
 8006b0a:	60c4      	str	r4, [r0, #12]
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	689c      	ldr	r4, [r3, #8]
 8006b10:	9301      	str	r3, [sp, #4]
 8006b12:	2c00      	cmp	r4, #0
 8006b14:	d108      	bne.n	8006b28 <__pow5mult+0x68>
 8006b16:	0038      	movs	r0, r7
 8006b18:	4916      	ldr	r1, [pc, #88]	; (8006b74 <__pow5mult+0xb4>)
 8006b1a:	f7ff ff09 	bl	8006930 <__i2b>
 8006b1e:	9b01      	ldr	r3, [sp, #4]
 8006b20:	0004      	movs	r4, r0
 8006b22:	6098      	str	r0, [r3, #8]
 8006b24:	2300      	movs	r3, #0
 8006b26:	6003      	str	r3, [r0, #0]
 8006b28:	2301      	movs	r3, #1
 8006b2a:	421d      	tst	r5, r3
 8006b2c:	d00a      	beq.n	8006b44 <__pow5mult+0x84>
 8006b2e:	0031      	movs	r1, r6
 8006b30:	0022      	movs	r2, r4
 8006b32:	0038      	movs	r0, r7
 8006b34:	f7ff ff14 	bl	8006960 <__multiply>
 8006b38:	0031      	movs	r1, r6
 8006b3a:	9001      	str	r0, [sp, #4]
 8006b3c:	0038      	movs	r0, r7
 8006b3e:	f7ff fe47 	bl	80067d0 <_Bfree>
 8006b42:	9e01      	ldr	r6, [sp, #4]
 8006b44:	106d      	asrs	r5, r5, #1
 8006b46:	d00c      	beq.n	8006b62 <__pow5mult+0xa2>
 8006b48:	6820      	ldr	r0, [r4, #0]
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	d107      	bne.n	8006b5e <__pow5mult+0x9e>
 8006b4e:	0022      	movs	r2, r4
 8006b50:	0021      	movs	r1, r4
 8006b52:	0038      	movs	r0, r7
 8006b54:	f7ff ff04 	bl	8006960 <__multiply>
 8006b58:	2300      	movs	r3, #0
 8006b5a:	6020      	str	r0, [r4, #0]
 8006b5c:	6003      	str	r3, [r0, #0]
 8006b5e:	0004      	movs	r4, r0
 8006b60:	e7e2      	b.n	8006b28 <__pow5mult+0x68>
 8006b62:	0030      	movs	r0, r6
 8006b64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b66:	46c0      	nop			; (mov r8, r8)
 8006b68:	08007968 	.word	0x08007968
 8006b6c:	08007799 	.word	0x08007799
 8006b70:	08007819 	.word	0x08007819
 8006b74:	00000271 	.word	0x00000271

08006b78 <__lshift>:
 8006b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b7a:	000c      	movs	r4, r1
 8006b7c:	0017      	movs	r7, r2
 8006b7e:	6923      	ldr	r3, [r4, #16]
 8006b80:	1155      	asrs	r5, r2, #5
 8006b82:	b087      	sub	sp, #28
 8006b84:	18eb      	adds	r3, r5, r3
 8006b86:	9302      	str	r3, [sp, #8]
 8006b88:	3301      	adds	r3, #1
 8006b8a:	9301      	str	r3, [sp, #4]
 8006b8c:	6849      	ldr	r1, [r1, #4]
 8006b8e:	68a3      	ldr	r3, [r4, #8]
 8006b90:	9004      	str	r0, [sp, #16]
 8006b92:	9a01      	ldr	r2, [sp, #4]
 8006b94:	4293      	cmp	r3, r2
 8006b96:	db10      	blt.n	8006bba <__lshift+0x42>
 8006b98:	9804      	ldr	r0, [sp, #16]
 8006b9a:	f7ff fdd5 	bl	8006748 <_Balloc>
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	0002      	movs	r2, r0
 8006ba2:	0006      	movs	r6, r0
 8006ba4:	0019      	movs	r1, r3
 8006ba6:	3214      	adds	r2, #20
 8006ba8:	4298      	cmp	r0, r3
 8006baa:	d10c      	bne.n	8006bc6 <__lshift+0x4e>
 8006bac:	31df      	adds	r1, #223	; 0xdf
 8006bae:	0032      	movs	r2, r6
 8006bb0:	4b26      	ldr	r3, [pc, #152]	; (8006c4c <__lshift+0xd4>)
 8006bb2:	4827      	ldr	r0, [pc, #156]	; (8006c50 <__lshift+0xd8>)
 8006bb4:	31ff      	adds	r1, #255	; 0xff
 8006bb6:	f000 fc1d 	bl	80073f4 <__assert_func>
 8006bba:	3101      	adds	r1, #1
 8006bbc:	005b      	lsls	r3, r3, #1
 8006bbe:	e7e8      	b.n	8006b92 <__lshift+0x1a>
 8006bc0:	0098      	lsls	r0, r3, #2
 8006bc2:	5011      	str	r1, [r2, r0]
 8006bc4:	3301      	adds	r3, #1
 8006bc6:	42ab      	cmp	r3, r5
 8006bc8:	dbfa      	blt.n	8006bc0 <__lshift+0x48>
 8006bca:	43eb      	mvns	r3, r5
 8006bcc:	17db      	asrs	r3, r3, #31
 8006bce:	401d      	ands	r5, r3
 8006bd0:	211f      	movs	r1, #31
 8006bd2:	0023      	movs	r3, r4
 8006bd4:	0038      	movs	r0, r7
 8006bd6:	00ad      	lsls	r5, r5, #2
 8006bd8:	1955      	adds	r5, r2, r5
 8006bda:	6922      	ldr	r2, [r4, #16]
 8006bdc:	3314      	adds	r3, #20
 8006bde:	0092      	lsls	r2, r2, #2
 8006be0:	4008      	ands	r0, r1
 8006be2:	4684      	mov	ip, r0
 8006be4:	189a      	adds	r2, r3, r2
 8006be6:	420f      	tst	r7, r1
 8006be8:	d02a      	beq.n	8006c40 <__lshift+0xc8>
 8006bea:	3101      	adds	r1, #1
 8006bec:	1a09      	subs	r1, r1, r0
 8006bee:	9105      	str	r1, [sp, #20]
 8006bf0:	2100      	movs	r1, #0
 8006bf2:	9503      	str	r5, [sp, #12]
 8006bf4:	4667      	mov	r7, ip
 8006bf6:	6818      	ldr	r0, [r3, #0]
 8006bf8:	40b8      	lsls	r0, r7
 8006bfa:	4308      	orrs	r0, r1
 8006bfc:	9903      	ldr	r1, [sp, #12]
 8006bfe:	c101      	stmia	r1!, {r0}
 8006c00:	9103      	str	r1, [sp, #12]
 8006c02:	9805      	ldr	r0, [sp, #20]
 8006c04:	cb02      	ldmia	r3!, {r1}
 8006c06:	40c1      	lsrs	r1, r0
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d8f3      	bhi.n	8006bf4 <__lshift+0x7c>
 8006c0c:	0020      	movs	r0, r4
 8006c0e:	3015      	adds	r0, #21
 8006c10:	2304      	movs	r3, #4
 8006c12:	4282      	cmp	r2, r0
 8006c14:	d304      	bcc.n	8006c20 <__lshift+0xa8>
 8006c16:	1b13      	subs	r3, r2, r4
 8006c18:	3b15      	subs	r3, #21
 8006c1a:	089b      	lsrs	r3, r3, #2
 8006c1c:	3301      	adds	r3, #1
 8006c1e:	009b      	lsls	r3, r3, #2
 8006c20:	50e9      	str	r1, [r5, r3]
 8006c22:	2900      	cmp	r1, #0
 8006c24:	d002      	beq.n	8006c2c <__lshift+0xb4>
 8006c26:	9b02      	ldr	r3, [sp, #8]
 8006c28:	3302      	adds	r3, #2
 8006c2a:	9301      	str	r3, [sp, #4]
 8006c2c:	9b01      	ldr	r3, [sp, #4]
 8006c2e:	9804      	ldr	r0, [sp, #16]
 8006c30:	3b01      	subs	r3, #1
 8006c32:	0021      	movs	r1, r4
 8006c34:	6133      	str	r3, [r6, #16]
 8006c36:	f7ff fdcb 	bl	80067d0 <_Bfree>
 8006c3a:	0030      	movs	r0, r6
 8006c3c:	b007      	add	sp, #28
 8006c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c40:	cb02      	ldmia	r3!, {r1}
 8006c42:	c502      	stmia	r5!, {r1}
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d8fb      	bhi.n	8006c40 <__lshift+0xc8>
 8006c48:	e7f0      	b.n	8006c2c <__lshift+0xb4>
 8006c4a:	46c0      	nop			; (mov r8, r8)
 8006c4c:	08007808 	.word	0x08007808
 8006c50:	08007819 	.word	0x08007819

08006c54 <__mcmp>:
 8006c54:	b530      	push	{r4, r5, lr}
 8006c56:	690b      	ldr	r3, [r1, #16]
 8006c58:	6904      	ldr	r4, [r0, #16]
 8006c5a:	0002      	movs	r2, r0
 8006c5c:	1ae0      	subs	r0, r4, r3
 8006c5e:	429c      	cmp	r4, r3
 8006c60:	d10e      	bne.n	8006c80 <__mcmp+0x2c>
 8006c62:	3214      	adds	r2, #20
 8006c64:	009b      	lsls	r3, r3, #2
 8006c66:	3114      	adds	r1, #20
 8006c68:	0014      	movs	r4, r2
 8006c6a:	18c9      	adds	r1, r1, r3
 8006c6c:	18d2      	adds	r2, r2, r3
 8006c6e:	3a04      	subs	r2, #4
 8006c70:	3904      	subs	r1, #4
 8006c72:	6815      	ldr	r5, [r2, #0]
 8006c74:	680b      	ldr	r3, [r1, #0]
 8006c76:	429d      	cmp	r5, r3
 8006c78:	d003      	beq.n	8006c82 <__mcmp+0x2e>
 8006c7a:	2001      	movs	r0, #1
 8006c7c:	429d      	cmp	r5, r3
 8006c7e:	d303      	bcc.n	8006c88 <__mcmp+0x34>
 8006c80:	bd30      	pop	{r4, r5, pc}
 8006c82:	4294      	cmp	r4, r2
 8006c84:	d3f3      	bcc.n	8006c6e <__mcmp+0x1a>
 8006c86:	e7fb      	b.n	8006c80 <__mcmp+0x2c>
 8006c88:	4240      	negs	r0, r0
 8006c8a:	e7f9      	b.n	8006c80 <__mcmp+0x2c>

08006c8c <__mdiff>:
 8006c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c8e:	000e      	movs	r6, r1
 8006c90:	0007      	movs	r7, r0
 8006c92:	0011      	movs	r1, r2
 8006c94:	0030      	movs	r0, r6
 8006c96:	b087      	sub	sp, #28
 8006c98:	0014      	movs	r4, r2
 8006c9a:	f7ff ffdb 	bl	8006c54 <__mcmp>
 8006c9e:	1e05      	subs	r5, r0, #0
 8006ca0:	d110      	bne.n	8006cc4 <__mdiff+0x38>
 8006ca2:	0001      	movs	r1, r0
 8006ca4:	0038      	movs	r0, r7
 8006ca6:	f7ff fd4f 	bl	8006748 <_Balloc>
 8006caa:	1e02      	subs	r2, r0, #0
 8006cac:	d104      	bne.n	8006cb8 <__mdiff+0x2c>
 8006cae:	4b3f      	ldr	r3, [pc, #252]	; (8006dac <__mdiff+0x120>)
 8006cb0:	483f      	ldr	r0, [pc, #252]	; (8006db0 <__mdiff+0x124>)
 8006cb2:	4940      	ldr	r1, [pc, #256]	; (8006db4 <__mdiff+0x128>)
 8006cb4:	f000 fb9e 	bl	80073f4 <__assert_func>
 8006cb8:	2301      	movs	r3, #1
 8006cba:	6145      	str	r5, [r0, #20]
 8006cbc:	6103      	str	r3, [r0, #16]
 8006cbe:	0010      	movs	r0, r2
 8006cc0:	b007      	add	sp, #28
 8006cc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	9301      	str	r3, [sp, #4]
 8006cc8:	2800      	cmp	r0, #0
 8006cca:	db04      	blt.n	8006cd6 <__mdiff+0x4a>
 8006ccc:	0023      	movs	r3, r4
 8006cce:	0034      	movs	r4, r6
 8006cd0:	001e      	movs	r6, r3
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	9301      	str	r3, [sp, #4]
 8006cd6:	0038      	movs	r0, r7
 8006cd8:	6861      	ldr	r1, [r4, #4]
 8006cda:	f7ff fd35 	bl	8006748 <_Balloc>
 8006cde:	1e02      	subs	r2, r0, #0
 8006ce0:	d103      	bne.n	8006cea <__mdiff+0x5e>
 8006ce2:	4b32      	ldr	r3, [pc, #200]	; (8006dac <__mdiff+0x120>)
 8006ce4:	4832      	ldr	r0, [pc, #200]	; (8006db0 <__mdiff+0x124>)
 8006ce6:	4934      	ldr	r1, [pc, #208]	; (8006db8 <__mdiff+0x12c>)
 8006ce8:	e7e4      	b.n	8006cb4 <__mdiff+0x28>
 8006cea:	9b01      	ldr	r3, [sp, #4]
 8006cec:	2700      	movs	r7, #0
 8006cee:	60c3      	str	r3, [r0, #12]
 8006cf0:	6920      	ldr	r0, [r4, #16]
 8006cf2:	3414      	adds	r4, #20
 8006cf4:	0083      	lsls	r3, r0, #2
 8006cf6:	18e3      	adds	r3, r4, r3
 8006cf8:	0021      	movs	r1, r4
 8006cfa:	9401      	str	r4, [sp, #4]
 8006cfc:	0034      	movs	r4, r6
 8006cfe:	9302      	str	r3, [sp, #8]
 8006d00:	6933      	ldr	r3, [r6, #16]
 8006d02:	3414      	adds	r4, #20
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	18e3      	adds	r3, r4, r3
 8006d08:	9303      	str	r3, [sp, #12]
 8006d0a:	0013      	movs	r3, r2
 8006d0c:	3314      	adds	r3, #20
 8006d0e:	469c      	mov	ip, r3
 8006d10:	9305      	str	r3, [sp, #20]
 8006d12:	9104      	str	r1, [sp, #16]
 8006d14:	9b04      	ldr	r3, [sp, #16]
 8006d16:	cc02      	ldmia	r4!, {r1}
 8006d18:	cb20      	ldmia	r3!, {r5}
 8006d1a:	9304      	str	r3, [sp, #16]
 8006d1c:	b2ab      	uxth	r3, r5
 8006d1e:	19df      	adds	r7, r3, r7
 8006d20:	b28b      	uxth	r3, r1
 8006d22:	1afb      	subs	r3, r7, r3
 8006d24:	0c09      	lsrs	r1, r1, #16
 8006d26:	0c2d      	lsrs	r5, r5, #16
 8006d28:	1a6d      	subs	r5, r5, r1
 8006d2a:	1419      	asrs	r1, r3, #16
 8006d2c:	1869      	adds	r1, r5, r1
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	140f      	asrs	r7, r1, #16
 8006d32:	0409      	lsls	r1, r1, #16
 8006d34:	4319      	orrs	r1, r3
 8006d36:	4663      	mov	r3, ip
 8006d38:	c302      	stmia	r3!, {r1}
 8006d3a:	469c      	mov	ip, r3
 8006d3c:	9b03      	ldr	r3, [sp, #12]
 8006d3e:	42a3      	cmp	r3, r4
 8006d40:	d8e8      	bhi.n	8006d14 <__mdiff+0x88>
 8006d42:	0031      	movs	r1, r6
 8006d44:	9c03      	ldr	r4, [sp, #12]
 8006d46:	3115      	adds	r1, #21
 8006d48:	2304      	movs	r3, #4
 8006d4a:	428c      	cmp	r4, r1
 8006d4c:	d304      	bcc.n	8006d58 <__mdiff+0xcc>
 8006d4e:	1ba3      	subs	r3, r4, r6
 8006d50:	3b15      	subs	r3, #21
 8006d52:	089b      	lsrs	r3, r3, #2
 8006d54:	3301      	adds	r3, #1
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	9901      	ldr	r1, [sp, #4]
 8006d5a:	18cd      	adds	r5, r1, r3
 8006d5c:	9905      	ldr	r1, [sp, #20]
 8006d5e:	002e      	movs	r6, r5
 8006d60:	18cb      	adds	r3, r1, r3
 8006d62:	469c      	mov	ip, r3
 8006d64:	9902      	ldr	r1, [sp, #8]
 8006d66:	428e      	cmp	r6, r1
 8006d68:	d310      	bcc.n	8006d8c <__mdiff+0x100>
 8006d6a:	9e02      	ldr	r6, [sp, #8]
 8006d6c:	1ee9      	subs	r1, r5, #3
 8006d6e:	2400      	movs	r4, #0
 8006d70:	428e      	cmp	r6, r1
 8006d72:	d304      	bcc.n	8006d7e <__mdiff+0xf2>
 8006d74:	0031      	movs	r1, r6
 8006d76:	3103      	adds	r1, #3
 8006d78:	1b49      	subs	r1, r1, r5
 8006d7a:	0889      	lsrs	r1, r1, #2
 8006d7c:	008c      	lsls	r4, r1, #2
 8006d7e:	191b      	adds	r3, r3, r4
 8006d80:	3b04      	subs	r3, #4
 8006d82:	6819      	ldr	r1, [r3, #0]
 8006d84:	2900      	cmp	r1, #0
 8006d86:	d00f      	beq.n	8006da8 <__mdiff+0x11c>
 8006d88:	6110      	str	r0, [r2, #16]
 8006d8a:	e798      	b.n	8006cbe <__mdiff+0x32>
 8006d8c:	ce02      	ldmia	r6!, {r1}
 8006d8e:	b28c      	uxth	r4, r1
 8006d90:	19e4      	adds	r4, r4, r7
 8006d92:	0c0f      	lsrs	r7, r1, #16
 8006d94:	1421      	asrs	r1, r4, #16
 8006d96:	1879      	adds	r1, r7, r1
 8006d98:	b2a4      	uxth	r4, r4
 8006d9a:	140f      	asrs	r7, r1, #16
 8006d9c:	0409      	lsls	r1, r1, #16
 8006d9e:	4321      	orrs	r1, r4
 8006da0:	4664      	mov	r4, ip
 8006da2:	c402      	stmia	r4!, {r1}
 8006da4:	46a4      	mov	ip, r4
 8006da6:	e7dd      	b.n	8006d64 <__mdiff+0xd8>
 8006da8:	3801      	subs	r0, #1
 8006daa:	e7e9      	b.n	8006d80 <__mdiff+0xf4>
 8006dac:	08007808 	.word	0x08007808
 8006db0:	08007819 	.word	0x08007819
 8006db4:	00000237 	.word	0x00000237
 8006db8:	00000245 	.word	0x00000245

08006dbc <__d2b>:
 8006dbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006dbe:	2101      	movs	r1, #1
 8006dc0:	0014      	movs	r4, r2
 8006dc2:	001d      	movs	r5, r3
 8006dc4:	9f08      	ldr	r7, [sp, #32]
 8006dc6:	f7ff fcbf 	bl	8006748 <_Balloc>
 8006dca:	1e06      	subs	r6, r0, #0
 8006dcc:	d105      	bne.n	8006dda <__d2b+0x1e>
 8006dce:	0032      	movs	r2, r6
 8006dd0:	4b24      	ldr	r3, [pc, #144]	; (8006e64 <__d2b+0xa8>)
 8006dd2:	4825      	ldr	r0, [pc, #148]	; (8006e68 <__d2b+0xac>)
 8006dd4:	4925      	ldr	r1, [pc, #148]	; (8006e6c <__d2b+0xb0>)
 8006dd6:	f000 fb0d 	bl	80073f4 <__assert_func>
 8006dda:	032b      	lsls	r3, r5, #12
 8006ddc:	006d      	lsls	r5, r5, #1
 8006dde:	0b1b      	lsrs	r3, r3, #12
 8006de0:	0d6d      	lsrs	r5, r5, #21
 8006de2:	d125      	bne.n	8006e30 <__d2b+0x74>
 8006de4:	9301      	str	r3, [sp, #4]
 8006de6:	2c00      	cmp	r4, #0
 8006de8:	d028      	beq.n	8006e3c <__d2b+0x80>
 8006dea:	4668      	mov	r0, sp
 8006dec:	9400      	str	r4, [sp, #0]
 8006dee:	f7ff fd71 	bl	80068d4 <__lo0bits>
 8006df2:	9b01      	ldr	r3, [sp, #4]
 8006df4:	9900      	ldr	r1, [sp, #0]
 8006df6:	2800      	cmp	r0, #0
 8006df8:	d01e      	beq.n	8006e38 <__d2b+0x7c>
 8006dfa:	2220      	movs	r2, #32
 8006dfc:	001c      	movs	r4, r3
 8006dfe:	1a12      	subs	r2, r2, r0
 8006e00:	4094      	lsls	r4, r2
 8006e02:	0022      	movs	r2, r4
 8006e04:	40c3      	lsrs	r3, r0
 8006e06:	430a      	orrs	r2, r1
 8006e08:	6172      	str	r2, [r6, #20]
 8006e0a:	9301      	str	r3, [sp, #4]
 8006e0c:	9c01      	ldr	r4, [sp, #4]
 8006e0e:	61b4      	str	r4, [r6, #24]
 8006e10:	1e63      	subs	r3, r4, #1
 8006e12:	419c      	sbcs	r4, r3
 8006e14:	3401      	adds	r4, #1
 8006e16:	6134      	str	r4, [r6, #16]
 8006e18:	2d00      	cmp	r5, #0
 8006e1a:	d017      	beq.n	8006e4c <__d2b+0x90>
 8006e1c:	2435      	movs	r4, #53	; 0x35
 8006e1e:	4b14      	ldr	r3, [pc, #80]	; (8006e70 <__d2b+0xb4>)
 8006e20:	18ed      	adds	r5, r5, r3
 8006e22:	182d      	adds	r5, r5, r0
 8006e24:	603d      	str	r5, [r7, #0]
 8006e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e28:	1a24      	subs	r4, r4, r0
 8006e2a:	601c      	str	r4, [r3, #0]
 8006e2c:	0030      	movs	r0, r6
 8006e2e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006e30:	2280      	movs	r2, #128	; 0x80
 8006e32:	0352      	lsls	r2, r2, #13
 8006e34:	4313      	orrs	r3, r2
 8006e36:	e7d5      	b.n	8006de4 <__d2b+0x28>
 8006e38:	6171      	str	r1, [r6, #20]
 8006e3a:	e7e7      	b.n	8006e0c <__d2b+0x50>
 8006e3c:	a801      	add	r0, sp, #4
 8006e3e:	f7ff fd49 	bl	80068d4 <__lo0bits>
 8006e42:	9b01      	ldr	r3, [sp, #4]
 8006e44:	2401      	movs	r4, #1
 8006e46:	6173      	str	r3, [r6, #20]
 8006e48:	3020      	adds	r0, #32
 8006e4a:	e7e4      	b.n	8006e16 <__d2b+0x5a>
 8006e4c:	4b09      	ldr	r3, [pc, #36]	; (8006e74 <__d2b+0xb8>)
 8006e4e:	18c0      	adds	r0, r0, r3
 8006e50:	4b09      	ldr	r3, [pc, #36]	; (8006e78 <__d2b+0xbc>)
 8006e52:	6038      	str	r0, [r7, #0]
 8006e54:	18e3      	adds	r3, r4, r3
 8006e56:	009b      	lsls	r3, r3, #2
 8006e58:	18f3      	adds	r3, r6, r3
 8006e5a:	6958      	ldr	r0, [r3, #20]
 8006e5c:	f7ff fd20 	bl	80068a0 <__hi0bits>
 8006e60:	0164      	lsls	r4, r4, #5
 8006e62:	e7e0      	b.n	8006e26 <__d2b+0x6a>
 8006e64:	08007808 	.word	0x08007808
 8006e68:	08007819 	.word	0x08007819
 8006e6c:	0000030f 	.word	0x0000030f
 8006e70:	fffffbcd 	.word	0xfffffbcd
 8006e74:	fffffbce 	.word	0xfffffbce
 8006e78:	3fffffff 	.word	0x3fffffff

08006e7c <__sfputc_r>:
 8006e7c:	6893      	ldr	r3, [r2, #8]
 8006e7e:	b510      	push	{r4, lr}
 8006e80:	3b01      	subs	r3, #1
 8006e82:	6093      	str	r3, [r2, #8]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	da04      	bge.n	8006e92 <__sfputc_r+0x16>
 8006e88:	6994      	ldr	r4, [r2, #24]
 8006e8a:	42a3      	cmp	r3, r4
 8006e8c:	db07      	blt.n	8006e9e <__sfputc_r+0x22>
 8006e8e:	290a      	cmp	r1, #10
 8006e90:	d005      	beq.n	8006e9e <__sfputc_r+0x22>
 8006e92:	6813      	ldr	r3, [r2, #0]
 8006e94:	1c58      	adds	r0, r3, #1
 8006e96:	6010      	str	r0, [r2, #0]
 8006e98:	7019      	strb	r1, [r3, #0]
 8006e9a:	0008      	movs	r0, r1
 8006e9c:	bd10      	pop	{r4, pc}
 8006e9e:	f000 f9e6 	bl	800726e <__swbuf_r>
 8006ea2:	0001      	movs	r1, r0
 8006ea4:	e7f9      	b.n	8006e9a <__sfputc_r+0x1e>

08006ea6 <__sfputs_r>:
 8006ea6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ea8:	0006      	movs	r6, r0
 8006eaa:	000f      	movs	r7, r1
 8006eac:	0014      	movs	r4, r2
 8006eae:	18d5      	adds	r5, r2, r3
 8006eb0:	42ac      	cmp	r4, r5
 8006eb2:	d101      	bne.n	8006eb8 <__sfputs_r+0x12>
 8006eb4:	2000      	movs	r0, #0
 8006eb6:	e007      	b.n	8006ec8 <__sfputs_r+0x22>
 8006eb8:	7821      	ldrb	r1, [r4, #0]
 8006eba:	003a      	movs	r2, r7
 8006ebc:	0030      	movs	r0, r6
 8006ebe:	f7ff ffdd 	bl	8006e7c <__sfputc_r>
 8006ec2:	3401      	adds	r4, #1
 8006ec4:	1c43      	adds	r3, r0, #1
 8006ec6:	d1f3      	bne.n	8006eb0 <__sfputs_r+0xa>
 8006ec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006ecc <_vfiprintf_r>:
 8006ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ece:	b0a1      	sub	sp, #132	; 0x84
 8006ed0:	000f      	movs	r7, r1
 8006ed2:	0015      	movs	r5, r2
 8006ed4:	001e      	movs	r6, r3
 8006ed6:	9003      	str	r0, [sp, #12]
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	d004      	beq.n	8006ee6 <_vfiprintf_r+0x1a>
 8006edc:	6a03      	ldr	r3, [r0, #32]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d101      	bne.n	8006ee6 <_vfiprintf_r+0x1a>
 8006ee2:	f7fe fb69 	bl	80055b8 <__sinit>
 8006ee6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ee8:	07db      	lsls	r3, r3, #31
 8006eea:	d405      	bmi.n	8006ef8 <_vfiprintf_r+0x2c>
 8006eec:	89bb      	ldrh	r3, [r7, #12]
 8006eee:	059b      	lsls	r3, r3, #22
 8006ef0:	d402      	bmi.n	8006ef8 <_vfiprintf_r+0x2c>
 8006ef2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006ef4:	f7fe fc75 	bl	80057e2 <__retarget_lock_acquire_recursive>
 8006ef8:	89bb      	ldrh	r3, [r7, #12]
 8006efa:	071b      	lsls	r3, r3, #28
 8006efc:	d502      	bpl.n	8006f04 <_vfiprintf_r+0x38>
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d113      	bne.n	8006f2c <_vfiprintf_r+0x60>
 8006f04:	0039      	movs	r1, r7
 8006f06:	9803      	ldr	r0, [sp, #12]
 8006f08:	f000 f9f4 	bl	80072f4 <__swsetup_r>
 8006f0c:	2800      	cmp	r0, #0
 8006f0e:	d00d      	beq.n	8006f2c <_vfiprintf_r+0x60>
 8006f10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006f12:	07db      	lsls	r3, r3, #31
 8006f14:	d503      	bpl.n	8006f1e <_vfiprintf_r+0x52>
 8006f16:	2001      	movs	r0, #1
 8006f18:	4240      	negs	r0, r0
 8006f1a:	b021      	add	sp, #132	; 0x84
 8006f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f1e:	89bb      	ldrh	r3, [r7, #12]
 8006f20:	059b      	lsls	r3, r3, #22
 8006f22:	d4f8      	bmi.n	8006f16 <_vfiprintf_r+0x4a>
 8006f24:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006f26:	f7fe fc5d 	bl	80057e4 <__retarget_lock_release_recursive>
 8006f2a:	e7f4      	b.n	8006f16 <_vfiprintf_r+0x4a>
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	ac08      	add	r4, sp, #32
 8006f30:	6163      	str	r3, [r4, #20]
 8006f32:	3320      	adds	r3, #32
 8006f34:	7663      	strb	r3, [r4, #25]
 8006f36:	3310      	adds	r3, #16
 8006f38:	76a3      	strb	r3, [r4, #26]
 8006f3a:	9607      	str	r6, [sp, #28]
 8006f3c:	002e      	movs	r6, r5
 8006f3e:	7833      	ldrb	r3, [r6, #0]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d001      	beq.n	8006f48 <_vfiprintf_r+0x7c>
 8006f44:	2b25      	cmp	r3, #37	; 0x25
 8006f46:	d148      	bne.n	8006fda <_vfiprintf_r+0x10e>
 8006f48:	1b73      	subs	r3, r6, r5
 8006f4a:	9305      	str	r3, [sp, #20]
 8006f4c:	42ae      	cmp	r6, r5
 8006f4e:	d00b      	beq.n	8006f68 <_vfiprintf_r+0x9c>
 8006f50:	002a      	movs	r2, r5
 8006f52:	0039      	movs	r1, r7
 8006f54:	9803      	ldr	r0, [sp, #12]
 8006f56:	f7ff ffa6 	bl	8006ea6 <__sfputs_r>
 8006f5a:	3001      	adds	r0, #1
 8006f5c:	d100      	bne.n	8006f60 <_vfiprintf_r+0x94>
 8006f5e:	e0af      	b.n	80070c0 <_vfiprintf_r+0x1f4>
 8006f60:	6963      	ldr	r3, [r4, #20]
 8006f62:	9a05      	ldr	r2, [sp, #20]
 8006f64:	189b      	adds	r3, r3, r2
 8006f66:	6163      	str	r3, [r4, #20]
 8006f68:	7833      	ldrb	r3, [r6, #0]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d100      	bne.n	8006f70 <_vfiprintf_r+0xa4>
 8006f6e:	e0a7      	b.n	80070c0 <_vfiprintf_r+0x1f4>
 8006f70:	2201      	movs	r2, #1
 8006f72:	2300      	movs	r3, #0
 8006f74:	4252      	negs	r2, r2
 8006f76:	6062      	str	r2, [r4, #4]
 8006f78:	a904      	add	r1, sp, #16
 8006f7a:	3254      	adds	r2, #84	; 0x54
 8006f7c:	1852      	adds	r2, r2, r1
 8006f7e:	1c75      	adds	r5, r6, #1
 8006f80:	6023      	str	r3, [r4, #0]
 8006f82:	60e3      	str	r3, [r4, #12]
 8006f84:	60a3      	str	r3, [r4, #8]
 8006f86:	7013      	strb	r3, [r2, #0]
 8006f88:	65a3      	str	r3, [r4, #88]	; 0x58
 8006f8a:	4b59      	ldr	r3, [pc, #356]	; (80070f0 <_vfiprintf_r+0x224>)
 8006f8c:	2205      	movs	r2, #5
 8006f8e:	0018      	movs	r0, r3
 8006f90:	7829      	ldrb	r1, [r5, #0]
 8006f92:	9305      	str	r3, [sp, #20]
 8006f94:	f7fe fc27 	bl	80057e6 <memchr>
 8006f98:	1c6e      	adds	r6, r5, #1
 8006f9a:	2800      	cmp	r0, #0
 8006f9c:	d11f      	bne.n	8006fde <_vfiprintf_r+0x112>
 8006f9e:	6822      	ldr	r2, [r4, #0]
 8006fa0:	06d3      	lsls	r3, r2, #27
 8006fa2:	d504      	bpl.n	8006fae <_vfiprintf_r+0xe2>
 8006fa4:	2353      	movs	r3, #83	; 0x53
 8006fa6:	a904      	add	r1, sp, #16
 8006fa8:	185b      	adds	r3, r3, r1
 8006faa:	2120      	movs	r1, #32
 8006fac:	7019      	strb	r1, [r3, #0]
 8006fae:	0713      	lsls	r3, r2, #28
 8006fb0:	d504      	bpl.n	8006fbc <_vfiprintf_r+0xf0>
 8006fb2:	2353      	movs	r3, #83	; 0x53
 8006fb4:	a904      	add	r1, sp, #16
 8006fb6:	185b      	adds	r3, r3, r1
 8006fb8:	212b      	movs	r1, #43	; 0x2b
 8006fba:	7019      	strb	r1, [r3, #0]
 8006fbc:	782b      	ldrb	r3, [r5, #0]
 8006fbe:	2b2a      	cmp	r3, #42	; 0x2a
 8006fc0:	d016      	beq.n	8006ff0 <_vfiprintf_r+0x124>
 8006fc2:	002e      	movs	r6, r5
 8006fc4:	2100      	movs	r1, #0
 8006fc6:	200a      	movs	r0, #10
 8006fc8:	68e3      	ldr	r3, [r4, #12]
 8006fca:	7832      	ldrb	r2, [r6, #0]
 8006fcc:	1c75      	adds	r5, r6, #1
 8006fce:	3a30      	subs	r2, #48	; 0x30
 8006fd0:	2a09      	cmp	r2, #9
 8006fd2:	d94e      	bls.n	8007072 <_vfiprintf_r+0x1a6>
 8006fd4:	2900      	cmp	r1, #0
 8006fd6:	d111      	bne.n	8006ffc <_vfiprintf_r+0x130>
 8006fd8:	e017      	b.n	800700a <_vfiprintf_r+0x13e>
 8006fda:	3601      	adds	r6, #1
 8006fdc:	e7af      	b.n	8006f3e <_vfiprintf_r+0x72>
 8006fde:	9b05      	ldr	r3, [sp, #20]
 8006fe0:	6822      	ldr	r2, [r4, #0]
 8006fe2:	1ac0      	subs	r0, r0, r3
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	4083      	lsls	r3, r0
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	0035      	movs	r5, r6
 8006fec:	6023      	str	r3, [r4, #0]
 8006fee:	e7cc      	b.n	8006f8a <_vfiprintf_r+0xbe>
 8006ff0:	9b07      	ldr	r3, [sp, #28]
 8006ff2:	1d19      	adds	r1, r3, #4
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	9107      	str	r1, [sp, #28]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	db01      	blt.n	8007000 <_vfiprintf_r+0x134>
 8006ffc:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ffe:	e004      	b.n	800700a <_vfiprintf_r+0x13e>
 8007000:	425b      	negs	r3, r3
 8007002:	60e3      	str	r3, [r4, #12]
 8007004:	2302      	movs	r3, #2
 8007006:	4313      	orrs	r3, r2
 8007008:	6023      	str	r3, [r4, #0]
 800700a:	7833      	ldrb	r3, [r6, #0]
 800700c:	2b2e      	cmp	r3, #46	; 0x2e
 800700e:	d10a      	bne.n	8007026 <_vfiprintf_r+0x15a>
 8007010:	7873      	ldrb	r3, [r6, #1]
 8007012:	2b2a      	cmp	r3, #42	; 0x2a
 8007014:	d135      	bne.n	8007082 <_vfiprintf_r+0x1b6>
 8007016:	9b07      	ldr	r3, [sp, #28]
 8007018:	3602      	adds	r6, #2
 800701a:	1d1a      	adds	r2, r3, #4
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	9207      	str	r2, [sp, #28]
 8007020:	2b00      	cmp	r3, #0
 8007022:	db2b      	blt.n	800707c <_vfiprintf_r+0x1b0>
 8007024:	9309      	str	r3, [sp, #36]	; 0x24
 8007026:	4d33      	ldr	r5, [pc, #204]	; (80070f4 <_vfiprintf_r+0x228>)
 8007028:	2203      	movs	r2, #3
 800702a:	0028      	movs	r0, r5
 800702c:	7831      	ldrb	r1, [r6, #0]
 800702e:	f7fe fbda 	bl	80057e6 <memchr>
 8007032:	2800      	cmp	r0, #0
 8007034:	d006      	beq.n	8007044 <_vfiprintf_r+0x178>
 8007036:	2340      	movs	r3, #64	; 0x40
 8007038:	1b40      	subs	r0, r0, r5
 800703a:	4083      	lsls	r3, r0
 800703c:	6822      	ldr	r2, [r4, #0]
 800703e:	3601      	adds	r6, #1
 8007040:	4313      	orrs	r3, r2
 8007042:	6023      	str	r3, [r4, #0]
 8007044:	7831      	ldrb	r1, [r6, #0]
 8007046:	2206      	movs	r2, #6
 8007048:	482b      	ldr	r0, [pc, #172]	; (80070f8 <_vfiprintf_r+0x22c>)
 800704a:	1c75      	adds	r5, r6, #1
 800704c:	7621      	strb	r1, [r4, #24]
 800704e:	f7fe fbca 	bl	80057e6 <memchr>
 8007052:	2800      	cmp	r0, #0
 8007054:	d043      	beq.n	80070de <_vfiprintf_r+0x212>
 8007056:	4b29      	ldr	r3, [pc, #164]	; (80070fc <_vfiprintf_r+0x230>)
 8007058:	2b00      	cmp	r3, #0
 800705a:	d125      	bne.n	80070a8 <_vfiprintf_r+0x1dc>
 800705c:	2207      	movs	r2, #7
 800705e:	9b07      	ldr	r3, [sp, #28]
 8007060:	3307      	adds	r3, #7
 8007062:	4393      	bics	r3, r2
 8007064:	3308      	adds	r3, #8
 8007066:	9307      	str	r3, [sp, #28]
 8007068:	6963      	ldr	r3, [r4, #20]
 800706a:	9a04      	ldr	r2, [sp, #16]
 800706c:	189b      	adds	r3, r3, r2
 800706e:	6163      	str	r3, [r4, #20]
 8007070:	e764      	b.n	8006f3c <_vfiprintf_r+0x70>
 8007072:	4343      	muls	r3, r0
 8007074:	002e      	movs	r6, r5
 8007076:	2101      	movs	r1, #1
 8007078:	189b      	adds	r3, r3, r2
 800707a:	e7a6      	b.n	8006fca <_vfiprintf_r+0xfe>
 800707c:	2301      	movs	r3, #1
 800707e:	425b      	negs	r3, r3
 8007080:	e7d0      	b.n	8007024 <_vfiprintf_r+0x158>
 8007082:	2300      	movs	r3, #0
 8007084:	200a      	movs	r0, #10
 8007086:	001a      	movs	r2, r3
 8007088:	3601      	adds	r6, #1
 800708a:	6063      	str	r3, [r4, #4]
 800708c:	7831      	ldrb	r1, [r6, #0]
 800708e:	1c75      	adds	r5, r6, #1
 8007090:	3930      	subs	r1, #48	; 0x30
 8007092:	2909      	cmp	r1, #9
 8007094:	d903      	bls.n	800709e <_vfiprintf_r+0x1d2>
 8007096:	2b00      	cmp	r3, #0
 8007098:	d0c5      	beq.n	8007026 <_vfiprintf_r+0x15a>
 800709a:	9209      	str	r2, [sp, #36]	; 0x24
 800709c:	e7c3      	b.n	8007026 <_vfiprintf_r+0x15a>
 800709e:	4342      	muls	r2, r0
 80070a0:	002e      	movs	r6, r5
 80070a2:	2301      	movs	r3, #1
 80070a4:	1852      	adds	r2, r2, r1
 80070a6:	e7f1      	b.n	800708c <_vfiprintf_r+0x1c0>
 80070a8:	aa07      	add	r2, sp, #28
 80070aa:	9200      	str	r2, [sp, #0]
 80070ac:	0021      	movs	r1, r4
 80070ae:	003a      	movs	r2, r7
 80070b0:	4b13      	ldr	r3, [pc, #76]	; (8007100 <_vfiprintf_r+0x234>)
 80070b2:	9803      	ldr	r0, [sp, #12]
 80070b4:	f7fd fe1a 	bl	8004cec <_printf_float>
 80070b8:	9004      	str	r0, [sp, #16]
 80070ba:	9b04      	ldr	r3, [sp, #16]
 80070bc:	3301      	adds	r3, #1
 80070be:	d1d3      	bne.n	8007068 <_vfiprintf_r+0x19c>
 80070c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80070c2:	07db      	lsls	r3, r3, #31
 80070c4:	d405      	bmi.n	80070d2 <_vfiprintf_r+0x206>
 80070c6:	89bb      	ldrh	r3, [r7, #12]
 80070c8:	059b      	lsls	r3, r3, #22
 80070ca:	d402      	bmi.n	80070d2 <_vfiprintf_r+0x206>
 80070cc:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80070ce:	f7fe fb89 	bl	80057e4 <__retarget_lock_release_recursive>
 80070d2:	89bb      	ldrh	r3, [r7, #12]
 80070d4:	065b      	lsls	r3, r3, #25
 80070d6:	d500      	bpl.n	80070da <_vfiprintf_r+0x20e>
 80070d8:	e71d      	b.n	8006f16 <_vfiprintf_r+0x4a>
 80070da:	980d      	ldr	r0, [sp, #52]	; 0x34
 80070dc:	e71d      	b.n	8006f1a <_vfiprintf_r+0x4e>
 80070de:	aa07      	add	r2, sp, #28
 80070e0:	9200      	str	r2, [sp, #0]
 80070e2:	0021      	movs	r1, r4
 80070e4:	003a      	movs	r2, r7
 80070e6:	4b06      	ldr	r3, [pc, #24]	; (8007100 <_vfiprintf_r+0x234>)
 80070e8:	9803      	ldr	r0, [sp, #12]
 80070ea:	f7fe f8c5 	bl	8005278 <_printf_i>
 80070ee:	e7e3      	b.n	80070b8 <_vfiprintf_r+0x1ec>
 80070f0:	08007974 	.word	0x08007974
 80070f4:	0800797a 	.word	0x0800797a
 80070f8:	0800797e 	.word	0x0800797e
 80070fc:	08004ced 	.word	0x08004ced
 8007100:	08006ea7 	.word	0x08006ea7

08007104 <__sflush_r>:
 8007104:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007106:	898b      	ldrh	r3, [r1, #12]
 8007108:	0005      	movs	r5, r0
 800710a:	000c      	movs	r4, r1
 800710c:	071a      	lsls	r2, r3, #28
 800710e:	d45c      	bmi.n	80071ca <__sflush_r+0xc6>
 8007110:	684a      	ldr	r2, [r1, #4]
 8007112:	2a00      	cmp	r2, #0
 8007114:	dc04      	bgt.n	8007120 <__sflush_r+0x1c>
 8007116:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8007118:	2a00      	cmp	r2, #0
 800711a:	dc01      	bgt.n	8007120 <__sflush_r+0x1c>
 800711c:	2000      	movs	r0, #0
 800711e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007120:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007122:	2f00      	cmp	r7, #0
 8007124:	d0fa      	beq.n	800711c <__sflush_r+0x18>
 8007126:	2200      	movs	r2, #0
 8007128:	2080      	movs	r0, #128	; 0x80
 800712a:	682e      	ldr	r6, [r5, #0]
 800712c:	602a      	str	r2, [r5, #0]
 800712e:	001a      	movs	r2, r3
 8007130:	0140      	lsls	r0, r0, #5
 8007132:	6a21      	ldr	r1, [r4, #32]
 8007134:	4002      	ands	r2, r0
 8007136:	4203      	tst	r3, r0
 8007138:	d034      	beq.n	80071a4 <__sflush_r+0xa0>
 800713a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800713c:	89a3      	ldrh	r3, [r4, #12]
 800713e:	075b      	lsls	r3, r3, #29
 8007140:	d506      	bpl.n	8007150 <__sflush_r+0x4c>
 8007142:	6863      	ldr	r3, [r4, #4]
 8007144:	1ac0      	subs	r0, r0, r3
 8007146:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007148:	2b00      	cmp	r3, #0
 800714a:	d001      	beq.n	8007150 <__sflush_r+0x4c>
 800714c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800714e:	1ac0      	subs	r0, r0, r3
 8007150:	0002      	movs	r2, r0
 8007152:	2300      	movs	r3, #0
 8007154:	0028      	movs	r0, r5
 8007156:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007158:	6a21      	ldr	r1, [r4, #32]
 800715a:	47b8      	blx	r7
 800715c:	89a2      	ldrh	r2, [r4, #12]
 800715e:	1c43      	adds	r3, r0, #1
 8007160:	d106      	bne.n	8007170 <__sflush_r+0x6c>
 8007162:	6829      	ldr	r1, [r5, #0]
 8007164:	291d      	cmp	r1, #29
 8007166:	d82c      	bhi.n	80071c2 <__sflush_r+0xbe>
 8007168:	4b2a      	ldr	r3, [pc, #168]	; (8007214 <__sflush_r+0x110>)
 800716a:	410b      	asrs	r3, r1
 800716c:	07db      	lsls	r3, r3, #31
 800716e:	d428      	bmi.n	80071c2 <__sflush_r+0xbe>
 8007170:	2300      	movs	r3, #0
 8007172:	6063      	str	r3, [r4, #4]
 8007174:	6923      	ldr	r3, [r4, #16]
 8007176:	6023      	str	r3, [r4, #0]
 8007178:	04d2      	lsls	r2, r2, #19
 800717a:	d505      	bpl.n	8007188 <__sflush_r+0x84>
 800717c:	1c43      	adds	r3, r0, #1
 800717e:	d102      	bne.n	8007186 <__sflush_r+0x82>
 8007180:	682b      	ldr	r3, [r5, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d100      	bne.n	8007188 <__sflush_r+0x84>
 8007186:	6560      	str	r0, [r4, #84]	; 0x54
 8007188:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800718a:	602e      	str	r6, [r5, #0]
 800718c:	2900      	cmp	r1, #0
 800718e:	d0c5      	beq.n	800711c <__sflush_r+0x18>
 8007190:	0023      	movs	r3, r4
 8007192:	3344      	adds	r3, #68	; 0x44
 8007194:	4299      	cmp	r1, r3
 8007196:	d002      	beq.n	800719e <__sflush_r+0x9a>
 8007198:	0028      	movs	r0, r5
 800719a:	f7ff f9cd 	bl	8006538 <_free_r>
 800719e:	2000      	movs	r0, #0
 80071a0:	6360      	str	r0, [r4, #52]	; 0x34
 80071a2:	e7bc      	b.n	800711e <__sflush_r+0x1a>
 80071a4:	2301      	movs	r3, #1
 80071a6:	0028      	movs	r0, r5
 80071a8:	47b8      	blx	r7
 80071aa:	1c43      	adds	r3, r0, #1
 80071ac:	d1c6      	bne.n	800713c <__sflush_r+0x38>
 80071ae:	682b      	ldr	r3, [r5, #0]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d0c3      	beq.n	800713c <__sflush_r+0x38>
 80071b4:	2b1d      	cmp	r3, #29
 80071b6:	d001      	beq.n	80071bc <__sflush_r+0xb8>
 80071b8:	2b16      	cmp	r3, #22
 80071ba:	d101      	bne.n	80071c0 <__sflush_r+0xbc>
 80071bc:	602e      	str	r6, [r5, #0]
 80071be:	e7ad      	b.n	800711c <__sflush_r+0x18>
 80071c0:	89a2      	ldrh	r2, [r4, #12]
 80071c2:	2340      	movs	r3, #64	; 0x40
 80071c4:	4313      	orrs	r3, r2
 80071c6:	81a3      	strh	r3, [r4, #12]
 80071c8:	e7a9      	b.n	800711e <__sflush_r+0x1a>
 80071ca:	690e      	ldr	r6, [r1, #16]
 80071cc:	2e00      	cmp	r6, #0
 80071ce:	d0a5      	beq.n	800711c <__sflush_r+0x18>
 80071d0:	680f      	ldr	r7, [r1, #0]
 80071d2:	600e      	str	r6, [r1, #0]
 80071d4:	1bba      	subs	r2, r7, r6
 80071d6:	9201      	str	r2, [sp, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	079b      	lsls	r3, r3, #30
 80071dc:	d100      	bne.n	80071e0 <__sflush_r+0xdc>
 80071de:	694a      	ldr	r2, [r1, #20]
 80071e0:	60a2      	str	r2, [r4, #8]
 80071e2:	9b01      	ldr	r3, [sp, #4]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	dd99      	ble.n	800711c <__sflush_r+0x18>
 80071e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80071ea:	0032      	movs	r2, r6
 80071ec:	001f      	movs	r7, r3
 80071ee:	0028      	movs	r0, r5
 80071f0:	9b01      	ldr	r3, [sp, #4]
 80071f2:	6a21      	ldr	r1, [r4, #32]
 80071f4:	47b8      	blx	r7
 80071f6:	2800      	cmp	r0, #0
 80071f8:	dc06      	bgt.n	8007208 <__sflush_r+0x104>
 80071fa:	2340      	movs	r3, #64	; 0x40
 80071fc:	2001      	movs	r0, #1
 80071fe:	89a2      	ldrh	r2, [r4, #12]
 8007200:	4240      	negs	r0, r0
 8007202:	4313      	orrs	r3, r2
 8007204:	81a3      	strh	r3, [r4, #12]
 8007206:	e78a      	b.n	800711e <__sflush_r+0x1a>
 8007208:	9b01      	ldr	r3, [sp, #4]
 800720a:	1836      	adds	r6, r6, r0
 800720c:	1a1b      	subs	r3, r3, r0
 800720e:	9301      	str	r3, [sp, #4]
 8007210:	e7e7      	b.n	80071e2 <__sflush_r+0xde>
 8007212:	46c0      	nop			; (mov r8, r8)
 8007214:	dfbffffe 	.word	0xdfbffffe

08007218 <_fflush_r>:
 8007218:	690b      	ldr	r3, [r1, #16]
 800721a:	b570      	push	{r4, r5, r6, lr}
 800721c:	0005      	movs	r5, r0
 800721e:	000c      	movs	r4, r1
 8007220:	2b00      	cmp	r3, #0
 8007222:	d102      	bne.n	800722a <_fflush_r+0x12>
 8007224:	2500      	movs	r5, #0
 8007226:	0028      	movs	r0, r5
 8007228:	bd70      	pop	{r4, r5, r6, pc}
 800722a:	2800      	cmp	r0, #0
 800722c:	d004      	beq.n	8007238 <_fflush_r+0x20>
 800722e:	6a03      	ldr	r3, [r0, #32]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d101      	bne.n	8007238 <_fflush_r+0x20>
 8007234:	f7fe f9c0 	bl	80055b8 <__sinit>
 8007238:	220c      	movs	r2, #12
 800723a:	5ea3      	ldrsh	r3, [r4, r2]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d0f1      	beq.n	8007224 <_fflush_r+0xc>
 8007240:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007242:	07d2      	lsls	r2, r2, #31
 8007244:	d404      	bmi.n	8007250 <_fflush_r+0x38>
 8007246:	059b      	lsls	r3, r3, #22
 8007248:	d402      	bmi.n	8007250 <_fflush_r+0x38>
 800724a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800724c:	f7fe fac9 	bl	80057e2 <__retarget_lock_acquire_recursive>
 8007250:	0028      	movs	r0, r5
 8007252:	0021      	movs	r1, r4
 8007254:	f7ff ff56 	bl	8007104 <__sflush_r>
 8007258:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800725a:	0005      	movs	r5, r0
 800725c:	07db      	lsls	r3, r3, #31
 800725e:	d4e2      	bmi.n	8007226 <_fflush_r+0xe>
 8007260:	89a3      	ldrh	r3, [r4, #12]
 8007262:	059b      	lsls	r3, r3, #22
 8007264:	d4df      	bmi.n	8007226 <_fflush_r+0xe>
 8007266:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007268:	f7fe fabc 	bl	80057e4 <__retarget_lock_release_recursive>
 800726c:	e7db      	b.n	8007226 <_fflush_r+0xe>

0800726e <__swbuf_r>:
 800726e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007270:	0006      	movs	r6, r0
 8007272:	000d      	movs	r5, r1
 8007274:	0014      	movs	r4, r2
 8007276:	2800      	cmp	r0, #0
 8007278:	d004      	beq.n	8007284 <__swbuf_r+0x16>
 800727a:	6a03      	ldr	r3, [r0, #32]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d101      	bne.n	8007284 <__swbuf_r+0x16>
 8007280:	f7fe f99a 	bl	80055b8 <__sinit>
 8007284:	69a3      	ldr	r3, [r4, #24]
 8007286:	60a3      	str	r3, [r4, #8]
 8007288:	89a3      	ldrh	r3, [r4, #12]
 800728a:	071b      	lsls	r3, r3, #28
 800728c:	d528      	bpl.n	80072e0 <__swbuf_r+0x72>
 800728e:	6923      	ldr	r3, [r4, #16]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d025      	beq.n	80072e0 <__swbuf_r+0x72>
 8007294:	6923      	ldr	r3, [r4, #16]
 8007296:	6820      	ldr	r0, [r4, #0]
 8007298:	b2ef      	uxtb	r7, r5
 800729a:	1ac0      	subs	r0, r0, r3
 800729c:	6963      	ldr	r3, [r4, #20]
 800729e:	b2ed      	uxtb	r5, r5
 80072a0:	4283      	cmp	r3, r0
 80072a2:	dc05      	bgt.n	80072b0 <__swbuf_r+0x42>
 80072a4:	0021      	movs	r1, r4
 80072a6:	0030      	movs	r0, r6
 80072a8:	f7ff ffb6 	bl	8007218 <_fflush_r>
 80072ac:	2800      	cmp	r0, #0
 80072ae:	d11d      	bne.n	80072ec <__swbuf_r+0x7e>
 80072b0:	68a3      	ldr	r3, [r4, #8]
 80072b2:	3001      	adds	r0, #1
 80072b4:	3b01      	subs	r3, #1
 80072b6:	60a3      	str	r3, [r4, #8]
 80072b8:	6823      	ldr	r3, [r4, #0]
 80072ba:	1c5a      	adds	r2, r3, #1
 80072bc:	6022      	str	r2, [r4, #0]
 80072be:	701f      	strb	r7, [r3, #0]
 80072c0:	6963      	ldr	r3, [r4, #20]
 80072c2:	4283      	cmp	r3, r0
 80072c4:	d004      	beq.n	80072d0 <__swbuf_r+0x62>
 80072c6:	89a3      	ldrh	r3, [r4, #12]
 80072c8:	07db      	lsls	r3, r3, #31
 80072ca:	d507      	bpl.n	80072dc <__swbuf_r+0x6e>
 80072cc:	2d0a      	cmp	r5, #10
 80072ce:	d105      	bne.n	80072dc <__swbuf_r+0x6e>
 80072d0:	0021      	movs	r1, r4
 80072d2:	0030      	movs	r0, r6
 80072d4:	f7ff ffa0 	bl	8007218 <_fflush_r>
 80072d8:	2800      	cmp	r0, #0
 80072da:	d107      	bne.n	80072ec <__swbuf_r+0x7e>
 80072dc:	0028      	movs	r0, r5
 80072de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072e0:	0021      	movs	r1, r4
 80072e2:	0030      	movs	r0, r6
 80072e4:	f000 f806 	bl	80072f4 <__swsetup_r>
 80072e8:	2800      	cmp	r0, #0
 80072ea:	d0d3      	beq.n	8007294 <__swbuf_r+0x26>
 80072ec:	2501      	movs	r5, #1
 80072ee:	426d      	negs	r5, r5
 80072f0:	e7f4      	b.n	80072dc <__swbuf_r+0x6e>
	...

080072f4 <__swsetup_r>:
 80072f4:	4b30      	ldr	r3, [pc, #192]	; (80073b8 <__swsetup_r+0xc4>)
 80072f6:	b570      	push	{r4, r5, r6, lr}
 80072f8:	0005      	movs	r5, r0
 80072fa:	6818      	ldr	r0, [r3, #0]
 80072fc:	000c      	movs	r4, r1
 80072fe:	2800      	cmp	r0, #0
 8007300:	d004      	beq.n	800730c <__swsetup_r+0x18>
 8007302:	6a03      	ldr	r3, [r0, #32]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d101      	bne.n	800730c <__swsetup_r+0x18>
 8007308:	f7fe f956 	bl	80055b8 <__sinit>
 800730c:	230c      	movs	r3, #12
 800730e:	5ee2      	ldrsh	r2, [r4, r3]
 8007310:	b293      	uxth	r3, r2
 8007312:	0711      	lsls	r1, r2, #28
 8007314:	d423      	bmi.n	800735e <__swsetup_r+0x6a>
 8007316:	06d9      	lsls	r1, r3, #27
 8007318:	d407      	bmi.n	800732a <__swsetup_r+0x36>
 800731a:	2309      	movs	r3, #9
 800731c:	2001      	movs	r0, #1
 800731e:	602b      	str	r3, [r5, #0]
 8007320:	3337      	adds	r3, #55	; 0x37
 8007322:	4313      	orrs	r3, r2
 8007324:	81a3      	strh	r3, [r4, #12]
 8007326:	4240      	negs	r0, r0
 8007328:	bd70      	pop	{r4, r5, r6, pc}
 800732a:	075b      	lsls	r3, r3, #29
 800732c:	d513      	bpl.n	8007356 <__swsetup_r+0x62>
 800732e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007330:	2900      	cmp	r1, #0
 8007332:	d008      	beq.n	8007346 <__swsetup_r+0x52>
 8007334:	0023      	movs	r3, r4
 8007336:	3344      	adds	r3, #68	; 0x44
 8007338:	4299      	cmp	r1, r3
 800733a:	d002      	beq.n	8007342 <__swsetup_r+0x4e>
 800733c:	0028      	movs	r0, r5
 800733e:	f7ff f8fb 	bl	8006538 <_free_r>
 8007342:	2300      	movs	r3, #0
 8007344:	6363      	str	r3, [r4, #52]	; 0x34
 8007346:	2224      	movs	r2, #36	; 0x24
 8007348:	89a3      	ldrh	r3, [r4, #12]
 800734a:	4393      	bics	r3, r2
 800734c:	81a3      	strh	r3, [r4, #12]
 800734e:	2300      	movs	r3, #0
 8007350:	6063      	str	r3, [r4, #4]
 8007352:	6923      	ldr	r3, [r4, #16]
 8007354:	6023      	str	r3, [r4, #0]
 8007356:	2308      	movs	r3, #8
 8007358:	89a2      	ldrh	r2, [r4, #12]
 800735a:	4313      	orrs	r3, r2
 800735c:	81a3      	strh	r3, [r4, #12]
 800735e:	6923      	ldr	r3, [r4, #16]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d10b      	bne.n	800737c <__swsetup_r+0x88>
 8007364:	21a0      	movs	r1, #160	; 0xa0
 8007366:	2280      	movs	r2, #128	; 0x80
 8007368:	89a3      	ldrh	r3, [r4, #12]
 800736a:	0089      	lsls	r1, r1, #2
 800736c:	0092      	lsls	r2, r2, #2
 800736e:	400b      	ands	r3, r1
 8007370:	4293      	cmp	r3, r2
 8007372:	d003      	beq.n	800737c <__swsetup_r+0x88>
 8007374:	0021      	movs	r1, r4
 8007376:	0028      	movs	r0, r5
 8007378:	f000 f8de 	bl	8007538 <__smakebuf_r>
 800737c:	220c      	movs	r2, #12
 800737e:	5ea3      	ldrsh	r3, [r4, r2]
 8007380:	2001      	movs	r0, #1
 8007382:	001a      	movs	r2, r3
 8007384:	b299      	uxth	r1, r3
 8007386:	4002      	ands	r2, r0
 8007388:	4203      	tst	r3, r0
 800738a:	d00f      	beq.n	80073ac <__swsetup_r+0xb8>
 800738c:	2200      	movs	r2, #0
 800738e:	60a2      	str	r2, [r4, #8]
 8007390:	6962      	ldr	r2, [r4, #20]
 8007392:	4252      	negs	r2, r2
 8007394:	61a2      	str	r2, [r4, #24]
 8007396:	2000      	movs	r0, #0
 8007398:	6922      	ldr	r2, [r4, #16]
 800739a:	4282      	cmp	r2, r0
 800739c:	d1c4      	bne.n	8007328 <__swsetup_r+0x34>
 800739e:	0609      	lsls	r1, r1, #24
 80073a0:	d5c2      	bpl.n	8007328 <__swsetup_r+0x34>
 80073a2:	2240      	movs	r2, #64	; 0x40
 80073a4:	4313      	orrs	r3, r2
 80073a6:	81a3      	strh	r3, [r4, #12]
 80073a8:	3801      	subs	r0, #1
 80073aa:	e7bd      	b.n	8007328 <__swsetup_r+0x34>
 80073ac:	0788      	lsls	r0, r1, #30
 80073ae:	d400      	bmi.n	80073b2 <__swsetup_r+0xbe>
 80073b0:	6962      	ldr	r2, [r4, #20]
 80073b2:	60a2      	str	r2, [r4, #8]
 80073b4:	e7ef      	b.n	8007396 <__swsetup_r+0xa2>
 80073b6:	46c0      	nop			; (mov r8, r8)
 80073b8:	20000064 	.word	0x20000064

080073bc <_sbrk_r>:
 80073bc:	2300      	movs	r3, #0
 80073be:	b570      	push	{r4, r5, r6, lr}
 80073c0:	4d06      	ldr	r5, [pc, #24]	; (80073dc <_sbrk_r+0x20>)
 80073c2:	0004      	movs	r4, r0
 80073c4:	0008      	movs	r0, r1
 80073c6:	602b      	str	r3, [r5, #0]
 80073c8:	f7fb fe5c 	bl	8003084 <_sbrk>
 80073cc:	1c43      	adds	r3, r0, #1
 80073ce:	d103      	bne.n	80073d8 <_sbrk_r+0x1c>
 80073d0:	682b      	ldr	r3, [r5, #0]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d000      	beq.n	80073d8 <_sbrk_r+0x1c>
 80073d6:	6023      	str	r3, [r4, #0]
 80073d8:	bd70      	pop	{r4, r5, r6, pc}
 80073da:	46c0      	nop			; (mov r8, r8)
 80073dc:	20000424 	.word	0x20000424

080073e0 <memcpy>:
 80073e0:	2300      	movs	r3, #0
 80073e2:	b510      	push	{r4, lr}
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d100      	bne.n	80073ea <memcpy+0xa>
 80073e8:	bd10      	pop	{r4, pc}
 80073ea:	5ccc      	ldrb	r4, [r1, r3]
 80073ec:	54c4      	strb	r4, [r0, r3]
 80073ee:	3301      	adds	r3, #1
 80073f0:	e7f8      	b.n	80073e4 <memcpy+0x4>
	...

080073f4 <__assert_func>:
 80073f4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80073f6:	0014      	movs	r4, r2
 80073f8:	001a      	movs	r2, r3
 80073fa:	4b09      	ldr	r3, [pc, #36]	; (8007420 <__assert_func+0x2c>)
 80073fc:	0005      	movs	r5, r0
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	000e      	movs	r6, r1
 8007402:	68d8      	ldr	r0, [r3, #12]
 8007404:	4b07      	ldr	r3, [pc, #28]	; (8007424 <__assert_func+0x30>)
 8007406:	2c00      	cmp	r4, #0
 8007408:	d101      	bne.n	800740e <__assert_func+0x1a>
 800740a:	4b07      	ldr	r3, [pc, #28]	; (8007428 <__assert_func+0x34>)
 800740c:	001c      	movs	r4, r3
 800740e:	4907      	ldr	r1, [pc, #28]	; (800742c <__assert_func+0x38>)
 8007410:	9301      	str	r3, [sp, #4]
 8007412:	9402      	str	r4, [sp, #8]
 8007414:	002b      	movs	r3, r5
 8007416:	9600      	str	r6, [sp, #0]
 8007418:	f000 f856 	bl	80074c8 <fiprintf>
 800741c:	f000 f8ee 	bl	80075fc <abort>
 8007420:	20000064 	.word	0x20000064
 8007424:	0800798f 	.word	0x0800798f
 8007428:	080079ca 	.word	0x080079ca
 800742c:	0800799c 	.word	0x0800799c

08007430 <_calloc_r>:
 8007430:	b570      	push	{r4, r5, r6, lr}
 8007432:	0c0b      	lsrs	r3, r1, #16
 8007434:	0c15      	lsrs	r5, r2, #16
 8007436:	2b00      	cmp	r3, #0
 8007438:	d11e      	bne.n	8007478 <_calloc_r+0x48>
 800743a:	2d00      	cmp	r5, #0
 800743c:	d10c      	bne.n	8007458 <_calloc_r+0x28>
 800743e:	b289      	uxth	r1, r1
 8007440:	b294      	uxth	r4, r2
 8007442:	434c      	muls	r4, r1
 8007444:	0021      	movs	r1, r4
 8007446:	f7ff f8ed 	bl	8006624 <_malloc_r>
 800744a:	1e05      	subs	r5, r0, #0
 800744c:	d01b      	beq.n	8007486 <_calloc_r+0x56>
 800744e:	0022      	movs	r2, r4
 8007450:	2100      	movs	r1, #0
 8007452:	f7fe f941 	bl	80056d8 <memset>
 8007456:	e016      	b.n	8007486 <_calloc_r+0x56>
 8007458:	1c2b      	adds	r3, r5, #0
 800745a:	1c0c      	adds	r4, r1, #0
 800745c:	b289      	uxth	r1, r1
 800745e:	b292      	uxth	r2, r2
 8007460:	434a      	muls	r2, r1
 8007462:	b2a1      	uxth	r1, r4
 8007464:	b29c      	uxth	r4, r3
 8007466:	434c      	muls	r4, r1
 8007468:	0c13      	lsrs	r3, r2, #16
 800746a:	18e4      	adds	r4, r4, r3
 800746c:	0c23      	lsrs	r3, r4, #16
 800746e:	d107      	bne.n	8007480 <_calloc_r+0x50>
 8007470:	0424      	lsls	r4, r4, #16
 8007472:	b292      	uxth	r2, r2
 8007474:	4314      	orrs	r4, r2
 8007476:	e7e5      	b.n	8007444 <_calloc_r+0x14>
 8007478:	2d00      	cmp	r5, #0
 800747a:	d101      	bne.n	8007480 <_calloc_r+0x50>
 800747c:	1c14      	adds	r4, r2, #0
 800747e:	e7ed      	b.n	800745c <_calloc_r+0x2c>
 8007480:	230c      	movs	r3, #12
 8007482:	2500      	movs	r5, #0
 8007484:	6003      	str	r3, [r0, #0]
 8007486:	0028      	movs	r0, r5
 8007488:	bd70      	pop	{r4, r5, r6, pc}

0800748a <__ascii_mbtowc>:
 800748a:	b082      	sub	sp, #8
 800748c:	2900      	cmp	r1, #0
 800748e:	d100      	bne.n	8007492 <__ascii_mbtowc+0x8>
 8007490:	a901      	add	r1, sp, #4
 8007492:	1e10      	subs	r0, r2, #0
 8007494:	d006      	beq.n	80074a4 <__ascii_mbtowc+0x1a>
 8007496:	2b00      	cmp	r3, #0
 8007498:	d006      	beq.n	80074a8 <__ascii_mbtowc+0x1e>
 800749a:	7813      	ldrb	r3, [r2, #0]
 800749c:	600b      	str	r3, [r1, #0]
 800749e:	7810      	ldrb	r0, [r2, #0]
 80074a0:	1e43      	subs	r3, r0, #1
 80074a2:	4198      	sbcs	r0, r3
 80074a4:	b002      	add	sp, #8
 80074a6:	4770      	bx	lr
 80074a8:	2002      	movs	r0, #2
 80074aa:	4240      	negs	r0, r0
 80074ac:	e7fa      	b.n	80074a4 <__ascii_mbtowc+0x1a>

080074ae <__ascii_wctomb>:
 80074ae:	0003      	movs	r3, r0
 80074b0:	1e08      	subs	r0, r1, #0
 80074b2:	d005      	beq.n	80074c0 <__ascii_wctomb+0x12>
 80074b4:	2aff      	cmp	r2, #255	; 0xff
 80074b6:	d904      	bls.n	80074c2 <__ascii_wctomb+0x14>
 80074b8:	228a      	movs	r2, #138	; 0x8a
 80074ba:	2001      	movs	r0, #1
 80074bc:	601a      	str	r2, [r3, #0]
 80074be:	4240      	negs	r0, r0
 80074c0:	4770      	bx	lr
 80074c2:	2001      	movs	r0, #1
 80074c4:	700a      	strb	r2, [r1, #0]
 80074c6:	e7fb      	b.n	80074c0 <__ascii_wctomb+0x12>

080074c8 <fiprintf>:
 80074c8:	b40e      	push	{r1, r2, r3}
 80074ca:	b517      	push	{r0, r1, r2, r4, lr}
 80074cc:	4c05      	ldr	r4, [pc, #20]	; (80074e4 <fiprintf+0x1c>)
 80074ce:	ab05      	add	r3, sp, #20
 80074d0:	cb04      	ldmia	r3!, {r2}
 80074d2:	0001      	movs	r1, r0
 80074d4:	6820      	ldr	r0, [r4, #0]
 80074d6:	9301      	str	r3, [sp, #4]
 80074d8:	f7ff fcf8 	bl	8006ecc <_vfiprintf_r>
 80074dc:	bc1e      	pop	{r1, r2, r3, r4}
 80074de:	bc08      	pop	{r3}
 80074e0:	b003      	add	sp, #12
 80074e2:	4718      	bx	r3
 80074e4:	20000064 	.word	0x20000064

080074e8 <__swhatbuf_r>:
 80074e8:	b570      	push	{r4, r5, r6, lr}
 80074ea:	000e      	movs	r6, r1
 80074ec:	001d      	movs	r5, r3
 80074ee:	230e      	movs	r3, #14
 80074f0:	5ec9      	ldrsh	r1, [r1, r3]
 80074f2:	0014      	movs	r4, r2
 80074f4:	b096      	sub	sp, #88	; 0x58
 80074f6:	2900      	cmp	r1, #0
 80074f8:	da0c      	bge.n	8007514 <__swhatbuf_r+0x2c>
 80074fa:	89b2      	ldrh	r2, [r6, #12]
 80074fc:	2380      	movs	r3, #128	; 0x80
 80074fe:	0011      	movs	r1, r2
 8007500:	4019      	ands	r1, r3
 8007502:	421a      	tst	r2, r3
 8007504:	d013      	beq.n	800752e <__swhatbuf_r+0x46>
 8007506:	2100      	movs	r1, #0
 8007508:	3b40      	subs	r3, #64	; 0x40
 800750a:	2000      	movs	r0, #0
 800750c:	6029      	str	r1, [r5, #0]
 800750e:	6023      	str	r3, [r4, #0]
 8007510:	b016      	add	sp, #88	; 0x58
 8007512:	bd70      	pop	{r4, r5, r6, pc}
 8007514:	466a      	mov	r2, sp
 8007516:	f000 f84d 	bl	80075b4 <_fstat_r>
 800751a:	2800      	cmp	r0, #0
 800751c:	dbed      	blt.n	80074fa <__swhatbuf_r+0x12>
 800751e:	23f0      	movs	r3, #240	; 0xf0
 8007520:	9901      	ldr	r1, [sp, #4]
 8007522:	021b      	lsls	r3, r3, #8
 8007524:	4019      	ands	r1, r3
 8007526:	4b03      	ldr	r3, [pc, #12]	; (8007534 <__swhatbuf_r+0x4c>)
 8007528:	18c9      	adds	r1, r1, r3
 800752a:	424b      	negs	r3, r1
 800752c:	4159      	adcs	r1, r3
 800752e:	2380      	movs	r3, #128	; 0x80
 8007530:	00db      	lsls	r3, r3, #3
 8007532:	e7ea      	b.n	800750a <__swhatbuf_r+0x22>
 8007534:	ffffe000 	.word	0xffffe000

08007538 <__smakebuf_r>:
 8007538:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800753a:	2602      	movs	r6, #2
 800753c:	898b      	ldrh	r3, [r1, #12]
 800753e:	0005      	movs	r5, r0
 8007540:	000c      	movs	r4, r1
 8007542:	4233      	tst	r3, r6
 8007544:	d006      	beq.n	8007554 <__smakebuf_r+0x1c>
 8007546:	0023      	movs	r3, r4
 8007548:	3347      	adds	r3, #71	; 0x47
 800754a:	6023      	str	r3, [r4, #0]
 800754c:	6123      	str	r3, [r4, #16]
 800754e:	2301      	movs	r3, #1
 8007550:	6163      	str	r3, [r4, #20]
 8007552:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8007554:	466a      	mov	r2, sp
 8007556:	ab01      	add	r3, sp, #4
 8007558:	f7ff ffc6 	bl	80074e8 <__swhatbuf_r>
 800755c:	9900      	ldr	r1, [sp, #0]
 800755e:	0007      	movs	r7, r0
 8007560:	0028      	movs	r0, r5
 8007562:	f7ff f85f 	bl	8006624 <_malloc_r>
 8007566:	2800      	cmp	r0, #0
 8007568:	d108      	bne.n	800757c <__smakebuf_r+0x44>
 800756a:	220c      	movs	r2, #12
 800756c:	5ea3      	ldrsh	r3, [r4, r2]
 800756e:	059a      	lsls	r2, r3, #22
 8007570:	d4ef      	bmi.n	8007552 <__smakebuf_r+0x1a>
 8007572:	2203      	movs	r2, #3
 8007574:	4393      	bics	r3, r2
 8007576:	431e      	orrs	r6, r3
 8007578:	81a6      	strh	r6, [r4, #12]
 800757a:	e7e4      	b.n	8007546 <__smakebuf_r+0xe>
 800757c:	2380      	movs	r3, #128	; 0x80
 800757e:	89a2      	ldrh	r2, [r4, #12]
 8007580:	6020      	str	r0, [r4, #0]
 8007582:	4313      	orrs	r3, r2
 8007584:	81a3      	strh	r3, [r4, #12]
 8007586:	9b00      	ldr	r3, [sp, #0]
 8007588:	6120      	str	r0, [r4, #16]
 800758a:	6163      	str	r3, [r4, #20]
 800758c:	9b01      	ldr	r3, [sp, #4]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d00c      	beq.n	80075ac <__smakebuf_r+0x74>
 8007592:	0028      	movs	r0, r5
 8007594:	230e      	movs	r3, #14
 8007596:	5ee1      	ldrsh	r1, [r4, r3]
 8007598:	f000 f81e 	bl	80075d8 <_isatty_r>
 800759c:	2800      	cmp	r0, #0
 800759e:	d005      	beq.n	80075ac <__smakebuf_r+0x74>
 80075a0:	2303      	movs	r3, #3
 80075a2:	89a2      	ldrh	r2, [r4, #12]
 80075a4:	439a      	bics	r2, r3
 80075a6:	3b02      	subs	r3, #2
 80075a8:	4313      	orrs	r3, r2
 80075aa:	81a3      	strh	r3, [r4, #12]
 80075ac:	89a3      	ldrh	r3, [r4, #12]
 80075ae:	433b      	orrs	r3, r7
 80075b0:	81a3      	strh	r3, [r4, #12]
 80075b2:	e7ce      	b.n	8007552 <__smakebuf_r+0x1a>

080075b4 <_fstat_r>:
 80075b4:	2300      	movs	r3, #0
 80075b6:	b570      	push	{r4, r5, r6, lr}
 80075b8:	4d06      	ldr	r5, [pc, #24]	; (80075d4 <_fstat_r+0x20>)
 80075ba:	0004      	movs	r4, r0
 80075bc:	0008      	movs	r0, r1
 80075be:	0011      	movs	r1, r2
 80075c0:	602b      	str	r3, [r5, #0]
 80075c2:	f7fb fd3d 	bl	8003040 <_fstat>
 80075c6:	1c43      	adds	r3, r0, #1
 80075c8:	d103      	bne.n	80075d2 <_fstat_r+0x1e>
 80075ca:	682b      	ldr	r3, [r5, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d000      	beq.n	80075d2 <_fstat_r+0x1e>
 80075d0:	6023      	str	r3, [r4, #0]
 80075d2:	bd70      	pop	{r4, r5, r6, pc}
 80075d4:	20000424 	.word	0x20000424

080075d8 <_isatty_r>:
 80075d8:	2300      	movs	r3, #0
 80075da:	b570      	push	{r4, r5, r6, lr}
 80075dc:	4d06      	ldr	r5, [pc, #24]	; (80075f8 <_isatty_r+0x20>)
 80075de:	0004      	movs	r4, r0
 80075e0:	0008      	movs	r0, r1
 80075e2:	602b      	str	r3, [r5, #0]
 80075e4:	f7fb fd3a 	bl	800305c <_isatty>
 80075e8:	1c43      	adds	r3, r0, #1
 80075ea:	d103      	bne.n	80075f4 <_isatty_r+0x1c>
 80075ec:	682b      	ldr	r3, [r5, #0]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d000      	beq.n	80075f4 <_isatty_r+0x1c>
 80075f2:	6023      	str	r3, [r4, #0]
 80075f4:	bd70      	pop	{r4, r5, r6, pc}
 80075f6:	46c0      	nop			; (mov r8, r8)
 80075f8:	20000424 	.word	0x20000424

080075fc <abort>:
 80075fc:	2006      	movs	r0, #6
 80075fe:	b510      	push	{r4, lr}
 8007600:	f000 f82e 	bl	8007660 <raise>
 8007604:	2001      	movs	r0, #1
 8007606:	f7fb fccc 	bl	8002fa2 <_exit>

0800760a <_raise_r>:
 800760a:	b570      	push	{r4, r5, r6, lr}
 800760c:	0004      	movs	r4, r0
 800760e:	000d      	movs	r5, r1
 8007610:	291f      	cmp	r1, #31
 8007612:	d904      	bls.n	800761e <_raise_r+0x14>
 8007614:	2316      	movs	r3, #22
 8007616:	6003      	str	r3, [r0, #0]
 8007618:	2001      	movs	r0, #1
 800761a:	4240      	negs	r0, r0
 800761c:	bd70      	pop	{r4, r5, r6, pc}
 800761e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8007620:	2b00      	cmp	r3, #0
 8007622:	d004      	beq.n	800762e <_raise_r+0x24>
 8007624:	008a      	lsls	r2, r1, #2
 8007626:	189b      	adds	r3, r3, r2
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	2a00      	cmp	r2, #0
 800762c:	d108      	bne.n	8007640 <_raise_r+0x36>
 800762e:	0020      	movs	r0, r4
 8007630:	f000 f832 	bl	8007698 <_getpid_r>
 8007634:	002a      	movs	r2, r5
 8007636:	0001      	movs	r1, r0
 8007638:	0020      	movs	r0, r4
 800763a:	f000 f81b 	bl	8007674 <_kill_r>
 800763e:	e7ed      	b.n	800761c <_raise_r+0x12>
 8007640:	2000      	movs	r0, #0
 8007642:	2a01      	cmp	r2, #1
 8007644:	d0ea      	beq.n	800761c <_raise_r+0x12>
 8007646:	1c51      	adds	r1, r2, #1
 8007648:	d103      	bne.n	8007652 <_raise_r+0x48>
 800764a:	2316      	movs	r3, #22
 800764c:	3001      	adds	r0, #1
 800764e:	6023      	str	r3, [r4, #0]
 8007650:	e7e4      	b.n	800761c <_raise_r+0x12>
 8007652:	2400      	movs	r4, #0
 8007654:	0028      	movs	r0, r5
 8007656:	601c      	str	r4, [r3, #0]
 8007658:	4790      	blx	r2
 800765a:	0020      	movs	r0, r4
 800765c:	e7de      	b.n	800761c <_raise_r+0x12>
	...

08007660 <raise>:
 8007660:	b510      	push	{r4, lr}
 8007662:	4b03      	ldr	r3, [pc, #12]	; (8007670 <raise+0x10>)
 8007664:	0001      	movs	r1, r0
 8007666:	6818      	ldr	r0, [r3, #0]
 8007668:	f7ff ffcf 	bl	800760a <_raise_r>
 800766c:	bd10      	pop	{r4, pc}
 800766e:	46c0      	nop			; (mov r8, r8)
 8007670:	20000064 	.word	0x20000064

08007674 <_kill_r>:
 8007674:	2300      	movs	r3, #0
 8007676:	b570      	push	{r4, r5, r6, lr}
 8007678:	4d06      	ldr	r5, [pc, #24]	; (8007694 <_kill_r+0x20>)
 800767a:	0004      	movs	r4, r0
 800767c:	0008      	movs	r0, r1
 800767e:	0011      	movs	r1, r2
 8007680:	602b      	str	r3, [r5, #0]
 8007682:	f7fb fc7e 	bl	8002f82 <_kill>
 8007686:	1c43      	adds	r3, r0, #1
 8007688:	d103      	bne.n	8007692 <_kill_r+0x1e>
 800768a:	682b      	ldr	r3, [r5, #0]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d000      	beq.n	8007692 <_kill_r+0x1e>
 8007690:	6023      	str	r3, [r4, #0]
 8007692:	bd70      	pop	{r4, r5, r6, pc}
 8007694:	20000424 	.word	0x20000424

08007698 <_getpid_r>:
 8007698:	b510      	push	{r4, lr}
 800769a:	f7fb fc6c 	bl	8002f76 <_getpid>
 800769e:	bd10      	pop	{r4, pc}

080076a0 <_init>:
 80076a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076a2:	46c0      	nop			; (mov r8, r8)
 80076a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076a6:	bc08      	pop	{r3}
 80076a8:	469e      	mov	lr, r3
 80076aa:	4770      	bx	lr

080076ac <_fini>:
 80076ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ae:	46c0      	nop			; (mov r8, r8)
 80076b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076b2:	bc08      	pop	{r3}
 80076b4:	469e      	mov	lr, r3
 80076b6:	4770      	bx	lr
