# do BCD_seven_seg_A.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCD_seven_seg_A
# 
# Top level modules:
# 	BCD_seven_seg_A
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BCD_seven_seg_A_vlg_sample_tst
# -- Compiling module BCD_seven_seg_A_vlg_check_tst
# -- Compiling module BCD_seven_seg_A_vlg_vec_tst
# 
# Top level modules:
# 	BCD_seven_seg_A_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.BCD_seven_seg_A_vlg_vec_tst 
# Loading work.BCD_seven_seg_A_vlg_vec_tst
# Loading work.BCD_seven_seg_A
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading work.BCD_seven_seg_A_vlg_sample_tst
# Loading work.BCD_seven_seg_A_vlg_check_tst
# ERROR! Vector Mismatch for output port G :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port A :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port D :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port E :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port F :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port C :: @time = 3000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port B :: @time = 6000000.000 ps
#      Expected value = 0
#      Real value = 1
#           7 mismatched vectors : Simulation failed !
# ** Note: $finish    : BCD_seven_seg_A.vwf.vt(323)
#    Time: 10 us  Iteration: 0  Instance: /BCD_seven_seg_A_vlg_vec_tst/tb_out
