
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011661                       # Number of seconds simulated
sim_ticks                                 11660857000                       # Number of ticks simulated
final_tick                                11660857000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115049                       # Simulator instruction rate (inst/s)
host_op_rate                                   231122                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              109172591                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449660                       # Number of bytes of host memory used
host_seconds                                   106.81                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11660857000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       33827136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33931200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       736320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          736320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          528549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              530175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        11505                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11505                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           8924215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2900913372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2909837587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      8924215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8924215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       63144587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63144587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       63144587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8924215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2900913372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2972982174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    519607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007589455750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1042386                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6146                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      530176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12619                       # Number of write requests accepted
system.mem_ctrls.readBursts                    530176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12619                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               33355136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  576128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  415616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33931264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               807616                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   9002                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6101                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             78953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             74767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            82002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            95103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              171                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   11660855000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                530176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12619                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  155482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  158152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  127442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   80046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    834.927360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   703.267029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.262314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1732      4.28%      4.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2589      6.40%     10.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1581      3.91%     14.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1494      3.69%     18.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1435      3.55%     21.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1459      3.61%     25.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1302      3.22%     28.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1475      3.65%     32.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        27379     67.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40446                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1322.753807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    222.149410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1443.900137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           207     52.54%     52.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      1.27%     53.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.51%     54.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.25%     54.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.25%     54.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.51%     55.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.51%     55.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.25%     56.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.25%     56.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.25%     56.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.25%     56.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            4      1.02%     57.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.76%     58.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            7      1.78%     60.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           10      2.54%     62.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           29      7.36%     70.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           33      8.38%     78.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           23      5.84%     84.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           39      9.90%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327           11      2.79%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            6      1.52%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            5      1.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           394                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.482234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.461066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.853634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              297     75.38%     75.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.27%     76.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               91     23.10%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           394                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       100288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     33254848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       415616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 8600397.037713436410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2851835675.542543888092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35641977.257760725915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       528549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12619                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     63143250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16189972250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289005011000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38809.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30630.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22902370.31                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   6481103000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             16253115500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2605870000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12435.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31185.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2860.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2909.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   481549                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5661                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      21482.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 72742320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 38644485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               711493860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26465400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         912125760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1195014120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             23384640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3907540950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       119890560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         27369180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7034717025                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            603.276159                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           8979103500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10513000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     385840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     97830000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    312312500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2285245000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   8569116500                       # Time in different power states
system.mem_ctrls_1.actEnergy                216127800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                114848085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3009681360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7433280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         912740400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3036672150                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             18227520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2179039320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31849440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         24405360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             9551024715                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            819.067133                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4953942750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5965000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     386100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     92485000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     82949000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6314849250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4778508750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11660857000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  585407                       # Number of BP lookups
system.cpu.branchPred.condPredicted            585407                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11518                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               281036                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   90566                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                357                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          281036                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             277702                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3334                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1503                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11660857000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     6785678                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      502380                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1813                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           169                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11660857000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11660857000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1103375                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           447                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11660857000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         23321715                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1150324                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12642637                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      585407                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             368268                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      22070458                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23694                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  250                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2541                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          538                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          228                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1103039                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3539                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           23236186                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.090691                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.608068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 19369860     83.36%     83.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   102100      0.44%     83.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   333259      1.43%     85.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   149721      0.64%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   294023      1.27%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   142504      0.61%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   196483      0.85%     88.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   127677      0.55%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2520559     10.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             23236186                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.025101                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.542097                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   960496                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              18897411                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2117723                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1248709                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11847                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25222053                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11847                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1424679                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11930304                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6677                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2784797                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7077882                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25165977                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3874                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3087547                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4808717                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 189843                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27826196                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52869713                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19052833                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24740889                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   562223                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                177                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            139                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7406366                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5049322                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              511019                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            199245                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            56232                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25076065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 338                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26570494                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3708                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          389955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       566884                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            274                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      23236186                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.143496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.059962                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15983219     68.79%     68.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1161353      5.00%     73.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1491581      6.42%     80.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1132205      4.87%     85.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1235189      5.32%     90.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              738946      3.18%     93.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              584553      2.52%     96.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              386560      1.66%     97.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              522580      2.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23236186                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22229      2.66%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  8444      1.01%      3.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2930      0.35%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                146989     17.57%     21.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     21.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            256141     30.61%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            41215      4.93%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     57.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2274      0.27%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1118      0.13%     57.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            355397     42.47%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               68      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             18478      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7598794     28.60%     28.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40090      0.15%     28.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1597      0.01%     28.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282872     16.12%     44.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     44.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     44.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     44.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     44.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     44.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     44.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     44.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  702      0.00%     44.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     44.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                82023      0.31%     45.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     45.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1948      0.01%     45.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961325     11.15%     56.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1096      0.00%     56.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310002      8.69%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30073      0.11%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080004      7.83%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               864363      3.25%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              353311      1.33%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5792940     21.80%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150812      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26570494                       # Type of FU issued
system.cpu.iq.rate                           1.139303                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      836827                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031495                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           35776441                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6743400                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6213633                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            41441268                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18723082                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18693090                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6262063                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21126780                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           437619                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56203                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        16445                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10011                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1643327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11847                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7745811                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2216558                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25076403                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               606                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5049322                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               511019                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                200                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 178437                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1915189                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            130                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2237                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13110                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15347                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26545698                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6651492                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24796                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7153864                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   527506                       # Number of branches executed
system.cpu.iew.exec_stores                     502372                       # Number of stores executed
system.cpu.iew.exec_rate                     1.138240                       # Inst execution rate
system.cpu.iew.wb_sent                       24913525                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24906723                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14529895                       # num instructions producing a value
system.cpu.iew.wb_consumers                  24044319                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.067963                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.604296                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          390032                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11745                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     23174288                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.065252                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.535266                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18950202     81.77%     81.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       457805      1.98%     83.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       390408      1.68%     85.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       308482      1.33%     86.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       269469      1.16%     87.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       161348      0.70%     88.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        96187      0.42%     89.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       262454      1.13%     90.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2277933      9.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23174288                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2277933                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45972834                       # The number of ROB reads
system.cpu.rob.rob_writes                    50215923                       # The number of ROB writes
system.cpu.timesIdled                             862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           85529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.897852                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.897852                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.526912                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.526912                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21881985                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5366333                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24717039                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18541958                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2183545                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3604259                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8201693                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11660857000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.726388                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4655184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            528293                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.811747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.726388                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10938885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10938885                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11660857000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3639779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3639779                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       491459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491459                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4131238                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4131238                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4131238                       # number of overall hits
system.cpu.dcache.overall_hits::total         4131238                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1070811                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1070811                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3119                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1073930                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1073930                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1073930                       # number of overall misses
system.cpu.dcache.overall_misses::total       1073930                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  58377995500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58377995500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    192146424                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    192146424                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  58570141924                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58570141924                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  58570141924                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58570141924                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4710590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4710590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5205168                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5205168                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5205168                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5205168                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.227320                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.227320                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006306                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006306                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.206320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.206320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.206320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.206320                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54517.553051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54517.553051                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61605.137544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61605.137544                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54538.137424                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54538.137424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54538.137424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54538.137424                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10626883                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            276437                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.442332                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.714286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11505                       # number of writebacks
system.cpu.dcache.writebacks::total             11505                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       544767                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       544767                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          614                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       545381                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       545381                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       545381                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       545381                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       526044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       526044                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2505                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2505                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       528549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       528549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       528549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       528549                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  32692036500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32692036500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    157390497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    157390497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32849426997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32849426997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32849426997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32849426997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.111673                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.111673                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.101543                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.101543                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.101543                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.101543                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62146.962041                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62146.962041                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62830.537725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62830.537725                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62150.201773                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62150.201773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62150.201773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62150.201773                       # average overall mshr miss latency
system.cpu.dcache.replacements                 528293                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11660857000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.403208                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              253168                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1115                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            227.056502                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.403208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          161                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2207705                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2207705                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11660857000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1100710                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1100710                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1100710                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1100710                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1100710                       # number of overall hits
system.cpu.icache.overall_hits::total         1100710                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2329                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2329                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2329                       # number of overall misses
system.cpu.icache.overall_misses::total          2329                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150992999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150992999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    150992999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150992999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150992999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150992999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1103039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1103039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1103039                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1103039                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1103039                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1103039                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002111                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002111                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002111                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002111                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002111                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64831.686990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64831.686990                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64831.686990                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64831.686990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64831.686990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64831.686990                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1745                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.629630                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1115                       # number of writebacks
system.cpu.icache.writebacks::total              1115                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          701                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          701                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          701                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          701                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          701                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          701                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1628                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1628                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1628                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1628                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1628                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    115224999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    115224999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    115224999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    115224999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    115224999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    115224999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001476                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001476                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001476                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001476                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70777.026413                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70777.026413                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70777.026413                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70777.026413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70777.026413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70777.026413                       # average overall mshr miss latency
system.cpu.icache.replacements                   1115                       # number of replacements
system.membus.snoop_filter.tot_requests       1059585                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       529409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11660857000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             527671                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11505                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1115                       # Transaction distribution
system.membus.trans_dist::CleanEvict           516788                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2505                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2505                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        526044                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1585391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1585391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1589760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       175424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     34563456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     34563456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34738880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            530177                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000017                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004120                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  530168    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              530177                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1193322000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              10.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8638748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2744953749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             23.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
