###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 19:33:18 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.847
= Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.138 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.274 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.044 | 0.069 |   0.886 |    1.343 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.135 | 0.111 |   0.998 |    1.454 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.024 | 0.071 |   1.069 |    1.526 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.393 | 0.263 |   1.332 |    1.789 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1    | 0.084 | 0.120 |   1.452 |    1.909 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1    | 0.051 | 0.080 |   1.532 |    1.989 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1    | 0.058 | 0.081 |   1.613 |    2.070 | 
     | \intadd_0/U2                   | C ^ -> YC ^      | FAX1    | 0.063 | 0.086 |   1.699 |    2.156 | 
     | U547                           | A ^ -> Y ^       | XOR2X1  | 0.073 | 0.062 |   1.761 |    2.218 | 
     | U548                           | A ^ -> Y ^       | XNOR2X1 | 0.056 | 0.054 |   1.815 |    2.272 | 
     | U549                           | B ^ -> Y v       | MUX2X1  | 0.021 | 0.032 |   1.847 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[5] | D v              | DFFSR   | 0.021 | 0.000 |   1.847 |    2.304 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.457 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.457 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.457 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.457 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.787
= Slack Time                    0.517
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                  |        |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+--------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |        | 0.107 |       |   0.681 |    1.198 | 
     | U511                           | A ^ -> Y ^       | AND2X2 | 0.174 | 0.137 |   0.817 |    1.335 | 
     | U267                           | B ^ -> Y ^       | AND2X2 | 0.044 | 0.069 |   0.886 |    1.404 | 
     | U448                           | A ^ -> Y v       | INVX1  | 0.135 | 0.111 |   0.997 |    1.515 | 
     | U234                           | B v -> Y v       | OR2X2  | 0.024 | 0.071 |   1.069 |    1.586 | 
     | U510                           | A v -> Y ^       | INVX1  | 0.393 | 0.263 |   1.332 |    1.849 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1   | 0.084 | 0.120 |   1.452 |    1.969 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1   | 0.051 | 0.080 |   1.532 |    2.049 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1   | 0.058 | 0.081 |   1.613 |    2.131 | 
     | \intadd_0/U2                   | C ^ -> YS v      | FAX1   | 0.013 | 0.086 |   1.699 |    2.216 | 
     | U540                           | B v -> Y ^       | MUX2X1 | 0.051 | 0.054 |   1.753 |    2.270 | 
     | U541                           | A ^ -> Y v       | INVX1  | 0.020 | 0.034 |   1.787 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v              | DFFSR  | 0.020 | 0.000 |   1.787 |    2.304 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.517 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.517 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.517 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.517 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.749
= Slack Time                    0.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                  |        |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+--------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |        | 0.107 |       |   0.681 |    1.236 | 
     | U511                           | A ^ -> Y ^       | AND2X2 | 0.174 | 0.137 |   0.817 |    1.372 | 
     | U267                           | B ^ -> Y ^       | AND2X2 | 0.044 | 0.069 |   0.886 |    1.441 | 
     | U448                           | A ^ -> Y v       | INVX1  | 0.135 | 0.111 |   0.998 |    1.553 | 
     | U234                           | B v -> Y v       | OR2X2  | 0.024 | 0.071 |   1.069 |    1.624 | 
     | U510                           | A v -> Y ^       | INVX1  | 0.393 | 0.263 |   1.332 |    1.887 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1   | 0.084 | 0.120 |   1.452 |    2.007 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1   | 0.051 | 0.080 |   1.532 |    2.087 | 
     | \intadd_0/U3                   | C ^ -> YS v      | FAX1   | 0.047 | 0.110 |   1.642 |    2.197 | 
     | U542                           | B v -> Y ^       | MUX2X1 | 0.061 | 0.069 |   1.711 |    2.266 | 
     | U543                           | A ^ -> Y v       | INVX1  | 0.021 | 0.038 |   1.749 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[3] | D v              | DFFSR  | 0.021 | 0.000 |   1.749 |    2.304 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.555 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.555 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.555 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.555 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (v) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.311
- Arrival Time                  1.732
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  v |         | 0.073 |       |   0.651 |    1.230 | 
     | U511                           | A v -> Y v       | AND2X2  | 0.104 | 0.115 |   0.766 |    1.344 | 
     | U267                           | B v -> Y v       | AND2X2  | 0.039 | 0.087 |   0.853 |    1.431 | 
     | U448                           | A v -> Y ^       | INVX1   | 0.193 | 0.147 |   0.999 |    1.578 | 
     | U234                           | B ^ -> Y ^       | OR2X2   | 0.041 | 0.065 |   1.065 |    1.643 | 
     | U510                           | A ^ -> Y v       | INVX1   | 0.253 | 0.185 |   1.250 |    1.828 | 
     | U539                           | C v -> Y ^       | AOI21X1 | 0.045 | 0.095 |   1.345 |    1.924 | 
     | U452                           | A ^ -> Y ^       | BUFX2   | 0.168 | 0.135 |   1.480 |    2.058 | 
     | U451                           | A ^ -> Y v       | INVX1   | 0.024 | 0.080 |   1.560 |    2.138 | 
     | U379                           | A v -> Y v       | AND2X2  | 0.007 | 0.039 |   1.599 |    2.177 | 
     | U378                           | A v -> Y ^       | INVX1   | 0.478 | 0.004 |   1.603 |    2.182 | 
     | U546                           | C ^ -> Y v       | OAI21X1 | 0.146 | 0.129 |   1.732 |    2.311 | 
     | \wchrsp_fifo/depth_left_reg[1] | D v              | DFFSR   | 0.146 | 0.000 |   1.732 |    2.311 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.578 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.578 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.578 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.578 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.677
= Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.308 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.445 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.044 | 0.069 |   0.886 |    1.514 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.135 | 0.111 |   0.998 |    1.625 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.024 | 0.071 |   1.069 |    1.696 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.393 | 0.263 |   1.332 |    1.959 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.092 | 0.127 |   1.459 |    2.086 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.101 | 0.114 |   1.573 |    2.200 | 
     | U544                           | S v -> Y ^       | MUX2X1  | 0.054 | 0.066 |   1.639 |    2.266 | 
     | U545                           | A ^ -> Y v       | INVX1   | 0.023 | 0.038 |   1.677 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[2] | D v              | DFFSR   | 0.023 | 0.000 |   1.677 |    2.304 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.627 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.627 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.307
- Arrival Time                  1.634
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.354 | 
     | U511                            | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.490 | 
     | U266                            | B ^ -> Y ^       | AND2X2  | 0.034 | 0.057 |   0.874 |    1.547 | 
     | U430                            | A ^ -> Y v       | INVX1   | 0.046 | 0.047 |   0.921 |    1.594 | 
     | U513                            | A v -> Y v       | AND2X2  | 0.190 | 0.127 |   1.048 |    1.721 | 
     | \intadd_1/U5                    | C v -> YC v      | FAX1    | 0.052 | 0.142 |   1.190 |    1.863 | 
     | \intadd_1/U4                    | C v -> YC v      | FAX1    | 0.035 | 0.090 |   1.280 |    1.953 | 
     | \intadd_1/U3                    | C v -> YC v      | FAX1    | 0.045 | 0.095 |   1.375 |    2.048 | 
     | \intadd_1/U2                    | C v -> YC v      | FAX1    | 0.048 | 0.099 |   1.474 |    2.147 | 
     | U532                            | A v -> Y ^       | XOR2X1  | 0.072 | 0.059 |   1.533 |    2.206 | 
     | U533                            | A ^ -> Y ^       | XNOR2X1 | 0.059 | 0.059 |   1.592 |    2.265 | 
     | U534                            | A ^ -> Y v       | MUX2X1  | 0.068 | 0.042 |   1.633 |    2.306 | 
     | \wchaddr_fifo/depth_left_reg[5] | D v              | DFFSR   | 0.068 | 0.000 |   1.634 |    2.307 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.673 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.673 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.673 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.673 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.625
= Slack Time                    0.680
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.360 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.497 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.044 | 0.069 |   0.886 |    1.566 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.135 | 0.111 |   0.997 |    1.677 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.024 | 0.071 |   1.069 |    1.749 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.393 | 0.263 |   1.332 |    2.011 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.092 | 0.127 |   1.459 |    2.138 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.101 | 0.114 |   1.573 |    2.253 | 
     | U550                           | A v -> Y v       | XNOR2X1 | 0.028 | 0.052 |   1.625 |    2.305 | 
     | \wchrsp_fifo/depth_left_reg[0] | D v              | DFFSR   | 0.028 | 0.000 |   1.625 |    2.305 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.680 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.680 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.680 | 
     | \wchrsp_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.680 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[4] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.349
- Arrival Time                  1.645
= Slack Time                    0.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.384 | 
     | U511                            | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.521 | 
     | U266                            | B ^ -> Y ^       | AND2X2  | 0.034 | 0.057 |   0.874 |    1.578 | 
     | U430                            | A ^ -> Y v       | INVX1   | 0.046 | 0.047 |   0.921 |    1.624 | 
     | U513                            | A v -> Y v       | AND2X2  | 0.190 | 0.127 |   1.048 |    1.751 | 
     | \intadd_1/U5                    | C v -> YC v      | FAX1    | 0.052 | 0.142 |   1.190 |    1.893 | 
     | \intadd_1/U4                    | C v -> YC v      | FAX1    | 0.035 | 0.090 |   1.280 |    1.984 | 
     | \intadd_1/U3                    | C v -> YC v      | FAX1    | 0.045 | 0.095 |   1.375 |    2.078 | 
     | \intadd_1/U2                    | C v -> YS ^      | FAX1    | 0.043 | 0.088 |   1.463 |    2.166 | 
     | U377                            | B ^ -> Y ^       | AND2X2  | 0.105 | 0.040 |   1.503 |    2.206 | 
     | U376                            | A ^ -> Y v       | INVX1   | 0.025 | 0.056 |   1.558 |    2.262 | 
     | U531                            | C v -> Y ^       | OAI21X1 | 0.119 | 0.086 |   1.644 |    2.347 | 
     | \wchaddr_fifo/depth_left_reg[4] | D ^              | DFFSR   | 0.119 | 0.001 |   1.645 |    2.349 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.703 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.703 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.703 | 
     | \wchaddr_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.703 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.544
= Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.073 |       |   0.651 |    1.412 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.104 | 0.115 |   0.766 |    1.526 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.031 | 0.078 |   0.844 |    1.604 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.040 | 0.047 |   0.890 |    1.651 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.231 | 0.168 |   1.058 |    1.819 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.000 | 0.081 |   1.139 |    1.900 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.391 | 0.245 |   1.385 |    2.145 | 
     | U525                            | S ^ -> Y ^       | MUX2X1  | 0.077 | 0.115 |   1.499 |    2.260 | 
     | U526                            | A ^ -> Y v       | INVX1   | 0.022 | 0.044 |   1.544 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[2] | D v              | DFFSR   | 0.022 | 0.000 |   1.544 |    2.304 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.761 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.761 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.761 | 
     | \wchaddr_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.761 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.524
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.073 |       |   0.651 |    1.431 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.104 | 0.115 |   0.766 |    1.546 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.031 | 0.078 |   0.844 |    1.624 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.040 | 0.047 |   0.890 |    1.671 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.231 | 0.168 |   1.058 |    1.838 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.000 | 0.081 |   1.139 |    1.919 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.391 | 0.245 |   1.385 |    2.165 | 
     | U528                            | S ^ -> Y ^       | MUX2X1  | 0.063 | 0.106 |   1.491 |    2.271 | 
     | U529                            | A ^ -> Y v       | INVX1   | 0.012 | 0.033 |   1.524 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[1] | D v              | DFFSR   | 0.012 | 0.000 |   1.524 |    2.304 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.780 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.780 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.780 | 
     | \wchaddr_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.780 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \burst_addr_d_reg[20] /CLK 
Endpoint:   \burst_addr_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.354
- Arrival Time                  1.574
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.461 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.540 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.599 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.704 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    1.980 | 
     | U642                  | C ^ -> Y v       | OAI21X1 | 0.225 | 0.240 |   1.440 |    2.221 | 
     | U355                  | B v -> Y v       | OR2X2   | 0.043 | 0.077 |   1.517 |    2.297 | 
     | U354                  | A v -> Y ^       | INVX1   | 0.049 | 0.056 |   1.573 |    2.353 | 
     | \burst_addr_d_reg[20] | D ^              | DFFSR   | 0.049 | 0.001 |   1.574 |    2.354 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.780 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.780 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.780 | 
     | \burst_addr_d_reg[20]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.780 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \burst_addr_d_reg[12] /CLK 
Endpoint:   \burst_addr_d_reg[12] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.542
= Slack Time                    0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.467 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.546 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.605 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.709 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    1.986 | 
     | U634                  | C ^ -> Y v       | OAI21X1 | 0.229 | 0.238 |   1.438 |    2.224 | 
     | U339                  | B v -> Y v       | OR2X2   | 0.047 | 0.080 |   1.519 |    2.305 | 
     | U338                  | A v -> Y ^       | INVX1   | 0.478 | 0.024 |   1.542 |    2.328 | 
     | \burst_addr_d_reg[12] | D ^              | DFFSR   | 0.478 | 0.000 |   1.542 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.786 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.786 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.786 | 
     | \burst_addr_d_reg[12]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.786 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.516
= Slack Time                    0.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.073 |       |   0.651 |    1.440 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.104 | 0.115 |   0.766 |    1.554 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.031 | 0.078 |   0.844 |    1.632 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.040 | 0.047 |   0.890 |    1.679 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.231 | 0.168 |   1.058 |    1.847 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.000 | 0.081 |   1.139 |    1.928 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.391 | 0.245 |   1.385 |    2.173 | 
     | U523                            | S ^ -> Y ^       | MUX2X1  | 0.048 | 0.096 |   1.481 |    2.269 | 
     | U524                            | A ^ -> Y v       | INVX1   | 0.023 | 0.035 |   1.516 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[3] | D v              | DFFSR   | 0.023 | 0.000 |   1.516 |    2.304 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.788 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.788 | 
     | FECTS_clks_clk___L2_I7          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.788 | 
     | \wchaddr_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.788 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \burst_addr_d_reg[17] /CLK 
Endpoint:   \burst_addr_d_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.540
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.470 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.549 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.607 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.712 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    1.989 | 
     | U639                  | C ^ -> Y v       | OAI21X1 | 0.226 | 0.242 |   1.442 |    2.231 | 
     | U349                  | B v -> Y v       | OR2X2   | 0.045 | 0.079 |   1.522 |    2.310 | 
     | U348                  | A v -> Y ^       | INVX1   | 0.478 | 0.018 |   1.539 |    2.328 | 
     | \burst_addr_d_reg[17] | D ^              | DFFSR   | 0.478 | 0.000 |   1.540 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.789 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.789 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.789 | 
     | \burst_addr_d_reg[17]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.789 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.535
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.474 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.553 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.612 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.717 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    1.993 | 
     | U649                  | C ^ -> Y v       | OAI21X1 | 0.229 | 0.245 |   1.445 |    2.238 | 
     | U369                  | B v -> Y v       | OR2X2   | 0.042 | 0.074 |   1.519 |    2.312 | 
     | U368                  | A v -> Y ^       | INVX1   | 0.478 | 0.016 |   1.535 |    2.328 | 
     | \burst_addr_d_reg[27] | D ^              | DFFSR   | 0.478 | 0.000 |   1.535 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.793 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.793 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.793 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.793 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \burst_addr_d_reg[22] /CLK 
Endpoint:   \burst_addr_d_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.511
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.073 |       |   0.651 |    1.445 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.074 | 0.081 |   0.732 |    1.526 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.031 | 0.057 |   0.789 |    1.583 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.132 | 0.126 |   0.915 |    1.708 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.511 | 0.176 |   1.091 |    1.884 | 
     | U644                  | C v -> Y ^       | OAI21X1 | 0.171 | 0.304 |   1.395 |    2.189 | 
     | U359                  | B ^ -> Y ^       | OR2X2   | 0.050 | 0.079 |   1.474 |    2.268 | 
     | U358                  | A ^ -> Y v       | INVX1   | 0.023 | 0.037 |   1.511 |    2.304 | 
     | \burst_addr_d_reg[22] | D v              | DFFSR   | 0.023 | 0.000 |   1.511 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.794 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.794 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.794 | 
     | \burst_addr_d_reg[22]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.794 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \burst_addr_d_reg[24] /CLK 
Endpoint:   \burst_addr_d_reg[24] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.534
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.475 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.554 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.613 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.718 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    1.995 | 
     | U646                  | C ^ -> Y v       | OAI21X1 | 0.225 | 0.240 |   1.440 |    2.235 | 
     | U363                  | B v -> Y v       | OR2X2   | 0.041 | 0.074 |   1.514 |    2.308 | 
     | U362                  | A v -> Y ^       | INVX1   | 0.478 | 0.020 |   1.534 |    2.328 | 
     | \burst_addr_d_reg[24] | D ^              | DFFSR   | 0.478 | 0.000 |   1.534 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.794 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.794 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.794 | 
     | \burst_addr_d_reg[24]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.794 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \burst_addr_d_reg[15] /CLK 
Endpoint:   \burst_addr_d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.357
- Arrival Time                  1.559
= Slack Time                    0.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.478 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.557 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.616 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.721 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    1.998 | 
     | U637                  | C ^ -> Y v       | OAI21X1 | 0.224 | 0.235 |   1.436 |    2.233 | 
     | U345                  | B v -> Y v       | OR2X2   | 0.050 | 0.086 |   1.522 |    2.319 | 
     | U344                  | A v -> Y ^       | INVX1   | 0.016 | 0.037 |   1.559 |    2.356 | 
     | \burst_addr_d_reg[15] | D ^              | DFFSR   | 0.016 | 0.000 |   1.559 |    2.357 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.797 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.797 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.797 | 
     | \burst_addr_d_reg[15]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.797 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \burst_addr_d_reg[19] /CLK 
Endpoint:   \burst_addr_d_reg[19] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.357
- Arrival Time                  1.556
= Slack Time                    0.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.481 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.560 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.619 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.724 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.000 | 
     | U641                  | C ^ -> Y v       | OAI21X1 | 0.228 | 0.244 |   1.444 |    2.244 | 
     | U353                  | B v -> Y v       | OR2X2   | 0.043 | 0.076 |   1.521 |    2.321 | 
     | U352                  | A v -> Y ^       | INVX1   | 0.017 | 0.036 |   1.556 |    2.356 | 
     | \burst_addr_d_reg[19] | D ^              | DFFSR   | 0.017 | 0.000 |   1.556 |    2.357 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.800 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.800 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.800 | 
     | \burst_addr_d_reg[19]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.800 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \burst_addr_d_reg[11] /CLK 
Endpoint:   \burst_addr_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.528
= Slack Time                    0.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.481 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.561 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.619 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.724 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.001 | 
     | U633                  | C ^ -> Y v       | OAI21X1 | 0.227 | 0.236 |   1.436 |    2.237 | 
     | U337                  | B v -> Y v       | OR2X2   | 0.039 | 0.071 |   1.507 |    2.308 | 
     | U336                  | A v -> Y ^       | INVX1   | 0.478 | 0.021 |   1.528 |    2.328 | 
     | \burst_addr_d_reg[11] | D ^              | DFFSR   | 0.478 | 0.000 |   1.528 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.801 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.801 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.801 | 
     | \burst_addr_d_reg[11]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.801 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \burst_addr_d_reg[16] /CLK 
Endpoint:   \burst_addr_d_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.528
= Slack Time                    0.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.482 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.561 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.619 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.724 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.001 | 
     | U638                  | C ^ -> Y v       | OAI21X1 | 0.225 | 0.238 |   1.438 |    2.239 | 
     | U347                  | B v -> Y v       | OR2X2   | 0.040 | 0.073 |   1.511 |    2.312 | 
     | U346                  | A v -> Y ^       | INVX1   | 0.478 | 0.016 |   1.527 |    2.328 | 
     | \burst_addr_d_reg[16] | D ^              | DFFSR   | 0.478 | 0.000 |   1.528 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.801 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.801 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.801 | 
     | \burst_addr_d_reg[16]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.801 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \burst_addr_d_reg[13] /CLK 
Endpoint:   \burst_addr_d_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.527
= Slack Time                    0.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.482 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.561 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.620 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.725 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.001 | 
     | U635                  | C ^ -> Y v       | OAI21X1 | 0.225 | 0.235 |   1.435 |    2.236 | 
     | U341                  | B v -> Y v       | OR2X2   | 0.039 | 0.072 |   1.506 |    2.308 | 
     | U340                  | A v -> Y ^       | INVX1   | 0.478 | 0.020 |   1.527 |    2.328 | 
     | \burst_addr_d_reg[13] | D ^              | DFFSR   | 0.478 | 0.000 |   1.527 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.801 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.801 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.801 | 
     | \burst_addr_d_reg[13]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.801 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \burst_addr_d_reg[14] /CLK 
Endpoint:   \burst_addr_d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.524
= Slack Time                    0.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.485 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.564 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.623 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.728 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.004 | 
     | U636                  | C ^ -> Y v       | OAI21X1 | 0.223 | 0.236 |   1.436 |    2.240 | 
     | U343                  | B v -> Y v       | OR2X2   | 0.039 | 0.072 |   1.509 |    2.313 | 
     | U342                  | A v -> Y ^       | INVX1   | 0.478 | 0.015 |   1.524 |    2.328 | 
     | \burst_addr_d_reg[14] | D ^              | DFFSR   | 0.478 | 0.000 |   1.524 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.804 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.804 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.804 | 
     | \burst_addr_d_reg[14]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.804 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \burst_addr_d_reg[18] /CLK 
Endpoint:   \burst_addr_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.358
- Arrival Time                  1.553
= Slack Time                    0.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.485 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.564 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.623 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.728 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.005 | 
     | U640                  | C ^ -> Y v       | OAI21X1 | 0.226 | 0.242 |   1.442 |    2.247 | 
     | U351                  | B v -> Y v       | OR2X2   | 0.049 | 0.084 |   1.526 |    2.330 | 
     | U350                  | A v -> Y ^       | INVX1   | 0.002 | 0.027 |   1.553 |    2.358 | 
     | \burst_addr_d_reg[18] | D ^              | DFFSR   | 0.002 | 0.000 |   1.553 |    2.358 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.804 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.804 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.804 | 
     | \burst_addr_d_reg[18]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.804 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.307
- Arrival Time                  1.502
= Slack Time                    0.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.073 |       |   0.651 |    1.457 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.104 | 0.115 |   0.766 |    1.572 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.031 | 0.078 |   0.844 |    1.649 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.040 | 0.047 |   0.890 |    1.696 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.231 | 0.168 |   1.058 |    1.864 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.000 | 0.081 |   1.139 |    1.945 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.391 | 0.245 |   1.385 |    2.190 | 
     | U527                            | A ^ -> Y v       | XOR2X1  | 0.077 | 0.117 |   1.501 |    2.307 | 
     | \wchaddr_fifo/depth_left_reg[0] | D v              | DFFSR   | 0.077 | 0.000 |   1.502 |    2.307 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.806 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.806 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.806 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.806 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.358
- Arrival Time                  1.550
= Slack Time                    0.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.488 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.567 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.626 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.731 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.007 | 
     | U650                  | C ^ -> Y v       | OAI21X1 | 0.225 | 0.240 |   1.440 |    2.247 | 
     | U371                  | B v -> Y v       | OR2X2   | 0.047 | 0.081 |   1.521 |    2.329 | 
     | U370                  | A v -> Y ^       | INVX1   | 0.004 | 0.029 |   1.550 |    2.357 | 
     | \burst_addr_d_reg[28] | D ^              | DFFSR   | 0.004 | 0.000 |   1.550 |    2.358 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.807 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.807 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.807 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.807 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \burst_addr_d_reg[21] /CLK 
Endpoint:   \burst_addr_d_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.358
- Arrival Time                  1.549
= Slack Time                    0.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.490 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.569 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.627 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.732 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.009 | 
     | U643                  | C ^ -> Y v       | OAI21X1 | 0.229 | 0.244 |   1.444 |    2.253 | 
     | U357                  | B v -> Y v       | OR2X2   | 0.044 | 0.077 |   1.521 |    2.330 | 
     | U356                  | A v -> Y ^       | INVX1   | 0.004 | 0.028 |   1.549 |    2.357 | 
     | \burst_addr_d_reg[21] | D ^              | DFFSR   | 0.004 | 0.000 |   1.549 |    2.358 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.809 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.809 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.809 | 
     | \burst_addr_d_reg[21]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.809 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.358
- Arrival Time                  1.546
= Slack Time                    0.811
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.492 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.571 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.630 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.735 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.011 | 
     | U651                  | C ^ -> Y v       | OAI21X1 | 0.222 | 0.231 |   1.431 |    2.242 | 
     | U373                  | B v -> Y v       | OR2X2   | 0.050 | 0.086 |   1.517 |    2.328 | 
     | U372                  | A v -> Y ^       | INVX1   | 0.003 | 0.029 |   1.546 |    2.357 | 
     | \burst_addr_d_reg[29] | D ^              | DFFSR   | 0.003 | 0.000 |   1.546 |    2.358 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.811 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.811 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.811 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.811 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.513
= Slack Time                    0.815
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.496 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.575 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.634 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.739 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.015 | 
     | U647                  | C ^ -> Y v       | OAI21X1 | 0.222 | 0.216 |   1.416 |    2.231 | 
     | U365                  | B v -> Y v       | OR2X2   | 0.041 | 0.075 |   1.491 |    2.307 | 
     | U364                  | A v -> Y ^       | INVX1   | 0.478 | 0.021 |   1.513 |    2.328 | 
     | \burst_addr_d_reg[25] | D ^              | DFFSR   | 0.478 | 0.000 |   1.513 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.815 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.815 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.815 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.815 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \burst_addr_d_reg[23] /CLK 
Endpoint:   \burst_addr_d_reg[23] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.358
- Arrival Time                  1.540
= Slack Time                    0.818
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.499 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.578 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.637 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.742 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.019 | 
     | U645                  | C ^ -> Y v       | OAI21X1 | 0.225 | 0.240 |   1.440 |    2.258 | 
     | U361                  | B v -> Y v       | OR2X2   | 0.041 | 0.075 |   1.515 |    2.333 | 
     | U360                  | A v -> Y ^       | INVX1   | 0.001 | 0.025 |   1.539 |    2.358 | 
     | \burst_addr_d_reg[23] | D ^              | DFFSR   | 0.001 | 0.000 |   1.540 |    2.358 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.818 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.818 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.818 | 
     | \burst_addr_d_reg[23]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.818 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \burst_addr_d_reg[10] /CLK 
Endpoint:   \burst_addr_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.358
- Arrival Time                  1.530
= Slack Time                    0.827
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.508 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.587 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.646 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.751 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.028 | 
     | U632                  | C ^ -> Y v       | OAI21X1 | 0.224 | 0.225 |   1.425 |    2.253 | 
     | U335                  | B v -> Y v       | OR2X2   | 0.044 | 0.078 |   1.503 |    2.331 | 
     | U334                  | A v -> Y ^       | INVX1   | 0.002 | 0.027 |   1.530 |    2.358 | 
     | \burst_addr_d_reg[10] | D ^              | DFFSR   | 0.002 | 0.000 |   1.530 |    2.358 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.827 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.827 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.827 | 
     | \burst_addr_d_reg[10]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.827 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \burst_addr_d_reg[5] /CLK 
Endpoint:   \burst_addr_d_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.474
= Slack Time                    0.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                  |         |       |       |  Time   |   Time   | 
     |----------------------+------------------+---------+-------+-------+---------+----------| 
     |                      | \w_dch.WVALID  v |         | 0.073 |       |   0.651 |    1.482 | 
     | U518                 | A v -> Y ^       | INVX1   | 0.074 | 0.081 |   0.732 |    1.563 | 
     | U304                 | B ^ -> Y ^       | OR2X2   | 0.031 | 0.057 |   0.789 |    1.619 | 
     | U302                 | B ^ -> Y ^       | OR2X2   | 0.132 | 0.126 |   0.915 |    1.745 | 
     | U258                 | A ^ -> Y v       | INVX4   | 0.511 | 0.176 |   1.091 |    1.921 | 
     | U416                 | A v -> Y v       | AND2X2  | 0.149 | 0.093 |   1.183 |    2.014 | 
     | U415                 | A v -> Y ^       | INVX1   | 0.203 | 0.184 |   1.367 |    2.197 | 
     | U625                 | C ^ -> Y v       | AOI22X1 | 0.038 | 0.064 |   1.431 |    2.262 | 
     | U319                 | A v -> Y v       | BUFX2   | 0.012 | 0.042 |   1.473 |    2.304 | 
     | \burst_addr_d_reg[5] | D v              | DFFSR   | 0.012 | 0.000 |   1.474 |    2.304 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.830 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.830 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.830 | 
     | \burst_addr_d_reg[5]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.830 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \burst_addr_d_reg[9] /CLK 
Endpoint:   \burst_addr_d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.496
= Slack Time                    0.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                  |         |       |       |  Time   |   Time   | 
     |----------------------+------------------+---------+-------+-------+---------+----------| 
     |                      | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.513 | 
     | U518                 | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.592 | 
     | U304                 | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.651 | 
     | U302                 | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.755 | 
     | U258                 | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.032 | 
     | U631                 | C ^ -> Y v       | OAI21X1 | 0.224 | 0.197 |   1.398 |    2.230 | 
     | U333                 | B v -> Y v       | OR2X2   | 0.045 | 0.080 |   1.478 |    2.310 | 
     | U332                 | A v -> Y ^       | INVX1   | 0.478 | 0.018 |   1.496 |    2.328 | 
     | \burst_addr_d_reg[9] | D ^              | DFFSR   | 0.478 | 0.000 |   1.496 |    2.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.832 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.832 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.832 | 
     | \burst_addr_d_reg[9]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.832 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.494
= Slack Time                    0.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.516 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.595 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.653 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.758 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.035 | 
     | U652                  | C ^ -> Y v       | OAI21X1 | 0.221 | 0.201 |   1.402 |    2.236 | 
     | U375                  | B v -> Y v       | OR2X2   | 0.040 | 0.075 |   1.477 |    2.311 | 
     | U374                  | A v -> Y ^       | INVX1   | 0.478 | 0.017 |   1.494 |    2.328 | 
     | \burst_addr_d_reg[30] | D ^              | DFFSR   | 0.478 | 0.000 |   1.494 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.835 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.835 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.835 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.835 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.356
- Arrival Time                  1.515
= Slack Time                    0.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.522 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.601 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.660 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.764 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.041 | 
     | U653                  | C ^ -> Y v       | OAI21X1 | 0.225 | 0.178 |   1.379 |    2.219 | 
     | U654                  | C v -> Y ^       | AOI21X1 | 0.057 | 0.094 |   1.472 |    2.313 | 
     | U323                  | A ^ -> Y ^       | BUFX2   | 0.022 | 0.043 |   1.515 |    2.356 | 
     | \burst_addr_d_reg[31] | D ^              | DFFSR   | 0.022 | 0.000 |   1.515 |    2.356 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.841 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.841 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.841 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.841 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.307
- Arrival Time                  1.457
= Slack Time                    0.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.531 | 
     | U511                      | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.668 | 
     | U558                      | B ^ -> Y v       | AOI21X1 | 0.058 | 0.103 |   0.920 |    1.771 | 
     | U426                      | A v -> Y v       | BUFX2   | 0.041 | 0.068 |   0.988 |    1.839 | 
     | U419                      | B v -> Y v       | AND2X2  | 0.018 | 0.052 |   1.040 |    1.891 | 
     | U418                      | A v -> Y ^       | INVX1   | 0.015 | 0.028 |   1.068 |    1.919 | 
     | U261                      | B ^ -> Y ^       | OR2X2   | 0.010 | 0.045 |   1.114 |    1.964 | 
     | U432                      | A ^ -> Y v       | INVX1   | 0.106 | 0.080 |   1.194 |    2.044 | 
     | U262                      | B v -> Y v       | AND2X2  | 0.040 | 0.081 |   1.275 |    2.126 | 
     | U398                      | A v -> Y v       | AND2X2  | 0.017 | 0.046 |   1.321 |    2.172 | 
     | U397                      | A v -> Y ^       | INVX1   | 0.478 | 0.013 |   1.335 |    2.186 | 
     | U676                      | S ^ -> Y v       | MUX2X1  | 0.081 | 0.122 |   1.457 |    2.307 | 
     | \wchrsp_fifo/r_ptr_reg[4] | D v              | DFFSR   | 0.081 | 0.000 |   1.457 |    2.307 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.851 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.851 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.851 | 
     | \wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.851 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.358
- Arrival Time                  1.506
= Slack Time                    0.852
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.533 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.612 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.671 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.776 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.052 | 
     | U648                  | C ^ -> Y v       | OAI21X1 | 0.222 | 0.209 |   1.409 |    2.261 | 
     | U367                  | B v -> Y v       | OR2X2   | 0.040 | 0.074 |   1.484 |    2.336 | 
     | U366                  | A v -> Y ^       | INVX1   | 0.000 | 0.022 |   1.506 |    2.358 | 
     | \burst_addr_d_reg[26] | D ^              | DFFSR   | 0.000 | 0.000 |   1.506 |    2.358 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.852 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.852 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.852 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.852 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \burst_addr_d_reg[6] /CLK 
Endpoint:   \burst_addr_d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.356
- Arrival Time                  1.479
= Slack Time                    0.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                  |         |       |       |  Time   |   Time   | 
     |----------------------+------------------+---------+-------+-------+---------+----------| 
     |                      | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.558 | 
     | U518                 | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.637 | 
     | U304                 | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.696 | 
     | U302                 | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.801 | 
     | U258                 | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.078 | 
     | U626                 | C ^ -> Y v       | OAI21X1 | 0.214 | 0.153 |   1.353 |    2.230 | 
     | U627                 | C v -> Y ^       | AOI21X1 | 0.045 | 0.084 |   1.437 |    2.315 | 
     | U321                 | A ^ -> Y ^       | BUFX2   | 0.020 | 0.042 |   1.479 |    2.356 | 
     | \burst_addr_d_reg[6] | D ^              | DFFSR   | 0.020 | 0.000 |   1.479 |    2.356 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.877 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.877 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.877 | 
     | \burst_addr_d_reg[6]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.877 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \burst_addr_d_reg[8] /CLK 
Endpoint:   \burst_addr_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.450
= Slack Time                    0.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                  |         |       |       |  Time   |   Time   | 
     |----------------------+------------------+---------+-------+-------+---------+----------| 
     |                      | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.560 | 
     | U518                 | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.639 | 
     | U304                 | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.697 | 
     | U302                 | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.802 | 
     | U258                 | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.079 | 
     | U630                 | C ^ -> Y v       | OAI21X1 | 0.219 | 0.155 |   1.355 |    2.234 | 
     | U331                 | B v -> Y v       | OR2X2   | 0.041 | 0.076 |   1.431 |    2.310 | 
     | U330                 | A v -> Y ^       | INVX1   | 0.478 | 0.018 |   1.450 |    2.328 | 
     | \burst_addr_d_reg[8] | D ^              | DFFSR   | 0.478 | 0.000 |   1.450 |    2.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.879 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.879 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.879 | 
     | \burst_addr_d_reg[8]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.879 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_rspch.BREADY              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.419
= Slack Time                    0.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.069
     = Beginpoint Arrival Time            0.669
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                    |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                           | \w_rspch.BREADY  ^ |         | 0.089 |       |   0.669 |    1.554 | 
     | U536                      | A ^ -> Y ^         | AND2X2  | 0.161 | 0.128 |   0.797 |    1.682 | 
     | U557                      | A ^ -> Y v         | INVX1   | 0.006 | 0.070 |   0.867 |    1.752 | 
     | U558                      | C v -> Y ^         | AOI21X1 | 0.111 | 0.066 |   0.933 |    1.818 | 
     | U426                      | A ^ -> Y ^         | BUFX2   | 0.069 | 0.077 |   1.009 |    1.894 | 
     | U419                      | B ^ -> Y ^         | AND2X2  | 0.028 | 0.043 |   1.053 |    1.938 | 
     | U418                      | A ^ -> Y v         | INVX1   | 0.033 | 0.036 |   1.089 |    1.974 | 
     | U261                      | B v -> Y v         | OR2X2   | 0.009 | 0.051 |   1.140 |    2.025 | 
     | U432                      | A v -> Y ^         | INVX1   | 0.137 | 0.102 |   1.243 |    2.128 | 
     | U262                      | B ^ -> Y ^         | AND2X2  | 0.047 | 0.061 |   1.304 |    2.189 | 
     | U474                      | A ^ -> Y v         | INVX1   | 0.032 | 0.042 |   1.346 |    2.231 | 
     | U672                      | C v -> Y ^         | OAI21X1 | 0.055 | 0.038 |   1.384 |    2.269 | 
     | U673                      | A ^ -> Y v         | INVX1   | 0.019 | 0.035 |   1.419 |    2.304 | 
     | \wchrsp_fifo/r_ptr_reg[2] | D v                | DFFSR   | 0.019 | 0.000 |   1.419 |    2.304 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.885 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.885 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.885 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.885 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \w_dch_cur_state_reg[0] /CLK 
Endpoint:   \w_dch_cur_state_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.354
- Arrival Time                  1.442
= Slack Time                    0.912
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                  |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------+---------+-------+-------+---------+----------| 
     |                         | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.593 | 
     | U518                    | A ^ -> Y v       | INVX1   | 0.058 | 0.079 |   0.760 |    1.672 | 
     | U304                    | B v -> Y v       | OR2X2   | 0.025 | 0.059 |   0.819 |    1.731 | 
     | U302                    | B v -> Y v       | OR2X2   | 0.080 | 0.105 |   0.923 |    1.836 | 
     | U258                    | A v -> Y ^       | INVX4   | 0.651 | 0.277 |   1.200 |    2.113 | 
     | U665                    | A ^ -> Y v       | OAI21X1 | 0.156 | 0.166 |   1.366 |    2.278 | 
     | U666                    | C v -> Y ^       | OAI21X1 | 0.049 | 0.075 |   1.442 |    2.354 | 
     | \w_dch_cur_state_reg[0] | D ^              | DFFSR   | 0.049 | 0.000 |   1.442 |    2.354 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |              |       |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.912 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.912 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.912 | 
     | \w_dch_cur_state_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.912 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_rspch.BREADY              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.351
- Arrival Time                  1.430
= Slack Time                    0.921
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.069
     = Beginpoint Arrival Time            0.669
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                    |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                           | \w_rspch.BREADY  ^ |         | 0.089 |       |   0.669 |    1.590 | 
     | U536                      | A ^ -> Y ^         | AND2X2  | 0.161 | 0.128 |   0.797 |    1.718 | 
     | U557                      | A ^ -> Y v         | INVX1   | 0.006 | 0.070 |   0.867 |    1.788 | 
     | U558                      | C v -> Y ^         | AOI21X1 | 0.111 | 0.066 |   0.933 |    1.854 | 
     | U426                      | A ^ -> Y ^         | BUFX2   | 0.069 | 0.077 |   1.009 |    1.930 | 
     | U419                      | B ^ -> Y ^         | AND2X2  | 0.028 | 0.043 |   1.053 |    1.974 | 
     | U418                      | A ^ -> Y v         | INVX1   | 0.033 | 0.036 |   1.089 |    2.010 | 
     | U261                      | B v -> Y v         | OR2X2   | 0.009 | 0.051 |   1.140 |    2.061 | 
     | U432                      | A v -> Y ^         | INVX1   | 0.137 | 0.102 |   1.243 |    2.164 | 
     | U262                      | B ^ -> Y ^         | AND2X2  | 0.047 | 0.061 |   1.304 |    2.225 | 
     | U474                      | A ^ -> Y v         | INVX1   | 0.032 | 0.042 |   1.346 |    2.267 | 
     | U674                      | B v -> Y ^         | MUX2X1  | 0.088 | 0.083 |   1.429 |    2.351 | 
     | \wchrsp_fifo/r_ptr_reg[3] | D ^                | DFFSR   | 0.088 | 0.000 |   1.430 |    2.351 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.921 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.921 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.921 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.921 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.384
= Slack Time                    0.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                  |        |       |       |  Time   |   Time   | 
     |---------------------------+------------------+--------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  v |        | 0.073 |       |   0.651 |    1.575 | 
     | U511                      | A v -> Y v       | AND2X2 | 0.104 | 0.115 |   0.766 |    1.690 | 
     | U267                      | B v -> Y v       | AND2X2 | 0.039 | 0.087 |   0.853 |    1.777 | 
     | U448                      | A v -> Y ^       | INVX1  | 0.193 | 0.147 |   1.000 |    1.924 | 
     | U554                      | C ^ -> Y v       | NOR3X1 | 0.125 | 0.140 |   1.139 |    2.064 | 
     | U410                      | B v -> Y v       | AND2X2 | 0.043 | 0.085 |   1.224 |    2.149 | 
     | U409                      | A v -> Y ^       | INVX1  | 0.478 | 0.019 |   1.243 |    2.168 | 
     | U667                      | B ^ -> Y v       | MUX2X1 | 0.098 | 0.141 |   1.384 |    2.308 | 
     | \wchrsp_fifo/w_ptr_reg[3] | D v              | DFFSR  | 0.098 | 0.000 |   1.384 |    2.308 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.924 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.924 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.924 | 
     | \wchrsp_fifo/w_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.924 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.367
= Slack Time                    0.938
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                  |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.619 | 
     | U511                       | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.755 | 
     | U266                       | B ^ -> Y ^       | AND2X2  | 0.034 | 0.057 |   0.874 |    1.812 | 
     | U430                       | A ^ -> Y v       | INVX1   | 0.046 | 0.047 |   0.921 |    1.859 | 
     | U301                       | A v -> Y v       | OR2X2   | 0.030 | 0.060 |   0.980 |    1.918 | 
     | U300                       | B v -> Y v       | OR2X2   | 0.049 | 0.079 |   1.060 |    1.998 | 
     | U433                       | B v -> Y v       | OR2X2   | 0.010 | 0.055 |   1.115 |    2.053 | 
     | U434                       | A v -> Y ^       | INVX1   | 0.093 | 0.075 |   1.190 |    2.128 | 
     | U429                       | B ^ -> Y ^       | AND2X2  | 0.045 | 0.056 |   1.245 |    2.183 | 
     | U428                       | A ^ -> Y v       | INVX1   | 0.038 | 0.045 |   1.291 |    2.229 | 
     | U682                       | C v -> Y ^       | OAI21X1 | 0.051 | 0.037 |   1.328 |    2.266 | 
     | U683                       | A ^ -> Y v       | INVX1   | 0.026 | 0.039 |   1.366 |    2.304 | 
     | \wchaddr_fifo/r_ptr_reg[2] | D v              | DFFSR   | 0.026 | 0.000 |   1.367 |    2.305 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.938 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.938 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.938 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.938 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.368
= Slack Time                    0.940
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                  |        |       |       |  Time   |   Time   | 
     |----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |        | 0.107 |       |   0.681 |    1.621 | 
     | U511                       | A ^ -> Y ^       | AND2X2 | 0.174 | 0.137 |   0.817 |    1.758 | 
     | U266                       | B ^ -> Y ^       | AND2X2 | 0.034 | 0.057 |   0.874 |    1.814 | 
     | U430                       | A ^ -> Y v       | INVX1  | 0.046 | 0.047 |   0.921 |    1.861 | 
     | U301                       | A v -> Y v       | OR2X2  | 0.030 | 0.060 |   0.980 |    1.921 | 
     | U300                       | B v -> Y v       | OR2X2  | 0.049 | 0.079 |   1.060 |    2.000 | 
     | U433                       | B v -> Y v       | OR2X2  | 0.010 | 0.055 |   1.115 |    2.055 | 
     | U434                       | A v -> Y ^       | INVX1  | 0.093 | 0.075 |   1.190 |    2.130 | 
     | U429                       | B ^ -> Y ^       | AND2X2 | 0.045 | 0.056 |   1.245 |    2.186 | 
     | U402                       | A ^ -> Y ^       | AND2X2 | 0.027 | 0.043 |   1.288 |    2.229 | 
     | U401                       | A ^ -> Y v       | INVX1  | 0.030 | 0.034 |   1.322 |    2.262 | 
     | U686                       | S v -> Y v       | MUX2X1 | 0.101 | 0.046 |   1.368 |    2.308 | 
     | \wchaddr_fifo/r_ptr_reg[4] | D v              | DFFSR  | 0.101 | 0.000 |   1.368 |    2.308 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.940 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.940 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.940 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.940 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_rspch.BREADY              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.341
= Slack Time                    0.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.069
     = Beginpoint Arrival Time            0.669
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                    |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                           | \w_rspch.BREADY  ^ |         | 0.089 |       |   0.669 |    1.632 | 
     | U536                      | A ^ -> Y ^         | AND2X2  | 0.161 | 0.128 |   0.797 |    1.760 | 
     | U557                      | A ^ -> Y v         | INVX1   | 0.006 | 0.070 |   0.867 |    1.830 | 
     | U558                      | C v -> Y ^         | AOI21X1 | 0.111 | 0.066 |   0.933 |    1.896 | 
     | U426                      | A ^ -> Y ^         | BUFX2   | 0.069 | 0.077 |   1.009 |    1.972 | 
     | U419                      | B ^ -> Y ^         | AND2X2  | 0.028 | 0.043 |   1.053 |    2.016 | 
     | U418                      | A ^ -> Y v         | INVX1   | 0.033 | 0.036 |   1.089 |    2.052 | 
     | U261                      | B v -> Y v         | OR2X2   | 0.009 | 0.051 |   1.140 |    2.103 | 
     | U432                      | A v -> Y ^         | INVX1   | 0.137 | 0.102 |   1.243 |    2.206 | 
     | U671                      | C ^ -> Y v         | AOI21X1 | 0.027 | 0.059 |   1.301 |    2.264 | 
     | U324                      | A v -> Y v         | BUFX2   | 0.009 | 0.039 |   1.341 |    2.304 | 
     | \wchrsp_fifo/r_ptr_reg[1] | D v                | DFFSR   | 0.009 | 0.000 |   1.341 |    2.304 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.963 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.963 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.963 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.963 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.327
= Slack Time                    0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                  |        |       |       |  Time   |   Time   | 
     |---------------------------+------------------+--------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |        | 0.107 |       |   0.681 |    1.662 | 
     | U511                      | A ^ -> Y ^       | AND2X2 | 0.174 | 0.137 |   0.817 |    1.798 | 
     | U267                      | B ^ -> Y ^       | AND2X2 | 0.044 | 0.069 |   0.886 |    1.867 | 
     | U448                      | A ^ -> Y v       | INVX1  | 0.135 | 0.111 |   0.997 |    1.978 | 
     | U554                      | C v -> Y ^       | NOR3X1 | 0.212 | 0.165 |   1.163 |    2.144 | 
     | U410                      | B ^ -> Y ^       | AND2X2 | 0.047 | 0.060 |   1.223 |    2.204 | 
     | U395                      | A ^ -> Y ^       | AND2X2 | 0.016 | 0.037 |   1.260 |    2.241 | 
     | U396                      | A ^ -> Y v       | INVX1  | 0.026 | 0.028 |   1.288 |    2.269 | 
     | U669                      | S v -> Y v       | MUX2X1 | 0.093 | 0.039 |   1.327 |    2.308 | 
     | \wchrsp_fifo/w_ptr_reg[4] | D v              | DFFSR  | 0.093 | 0.000 |   1.327 |    2.308 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.981 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.981 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.981 | 
     | \wchrsp_fifo/w_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.981 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.352
- Arrival Time                  1.366
= Slack Time                    0.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                  |        |       |       |  Time   |   Time   | 
     |----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |        | 0.107 |       |   0.681 |    1.667 | 
     | U511                       | A ^ -> Y ^       | AND2X2 | 0.174 | 0.137 |   0.817 |    1.804 | 
     | U266                       | B ^ -> Y ^       | AND2X2 | 0.034 | 0.057 |   0.874 |    1.860 | 
     | U430                       | A ^ -> Y v       | INVX1  | 0.046 | 0.047 |   0.921 |    1.907 | 
     | U301                       | A v -> Y v       | OR2X2  | 0.030 | 0.060 |   0.980 |    1.967 | 
     | U300                       | B v -> Y v       | OR2X2  | 0.049 | 0.079 |   1.060 |    2.046 | 
     | U433                       | B v -> Y v       | OR2X2  | 0.010 | 0.055 |   1.115 |    2.101 | 
     | U434                       | A v -> Y ^       | INVX1  | 0.093 | 0.075 |   1.190 |    2.176 | 
     | U429                       | B ^ -> Y ^       | AND2X2 | 0.045 | 0.056 |   1.245 |    2.232 | 
     | U428                       | A ^ -> Y v       | INVX1  | 0.038 | 0.045 |   1.290 |    2.277 | 
     | U684                       | B v -> Y ^       | MUX2X1 | 0.074 | 0.075 |   1.365 |    2.352 | 
     | \wchaddr_fifo/r_ptr_reg[3] | D ^              | DFFSR  | 0.074 | 0.000 |   1.366 |    2.352 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.986 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.986 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.986 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.986 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.314
= Slack Time                    0.994
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                  |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.675 | 
     | U511                       | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.812 | 
     | U266                       | B ^ -> Y ^       | AND2X2  | 0.034 | 0.057 |   0.874 |    1.868 | 
     | U430                       | A ^ -> Y v       | INVX1   | 0.046 | 0.047 |   0.921 |    1.915 | 
     | U301                       | A v -> Y v       | OR2X2   | 0.030 | 0.060 |   0.980 |    1.975 | 
     | U300                       | B v -> Y v       | OR2X2   | 0.049 | 0.079 |   1.060 |    2.054 | 
     | U433                       | B v -> Y v       | OR2X2   | 0.010 | 0.055 |   1.115 |    2.109 | 
     | U434                       | A v -> Y ^       | INVX1   | 0.093 | 0.075 |   1.190 |    2.184 | 
     | U681                       | C ^ -> Y v       | AOI21X1 | 0.252 | 0.040 |   1.230 |    2.224 | 
     | U325                       | A v -> Y v       | BUFX2   | 0.089 | 0.084 |   1.314 |    2.308 | 
     | \wchaddr_fifo/r_ptr_reg[1] | D v              | DFFSR   | 0.089 | 0.000 |   1.314 |    2.308 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.994 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.994 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.994 | 
     | \wchaddr_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.994 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.293
= Slack Time                    1.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.692 | 
     | U511                      | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.828 | 
     | U267                      | B ^ -> Y ^       | AND2X2  | 0.044 | 0.069 |   0.886 |    1.897 | 
     | U448                      | A ^ -> Y v       | INVX1   | 0.135 | 0.111 |   0.997 |    2.008 | 
     | U554                      | C v -> Y ^       | NOR3X1  | 0.212 | 0.165 |   1.163 |    2.174 | 
     | U555                      | C ^ -> Y v       | AOI21X1 | 0.037 | 0.089 |   1.252 |    2.263 | 
     | U320                      | A v -> Y v       | BUFX2   | 0.010 | 0.041 |   1.293 |    2.304 | 
     | \wchrsp_fifo/w_ptr_reg[1] | D v              | DFFSR   | 0.010 | 0.000 |   1.293 |    2.304 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.011 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.011 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.011 | 
     | \wchrsp_fifo/w_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.011 | 
     +---------------------------------------------------------------------------------------+ 

