Overview

This repository contains the implementation and supporting materials for my Diploma Thesis on the design of a 2.5D Network-on-Chip (NoC) Router, developed in SystemVerilog during the 2025â€“2026 academic year. The work is conducted within the Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki.

Contents

RTL Source Code: SystemVerilog modules for the NoC router architecture. Based on the source code of Andrea Galimberti, Filippo Testa and Alberto Zeni : https://github.com/agalimberti/NoCRouter

Scripts & Simulation Files: Testbenches, verification utilities, and supporting scripts.

Documentation & Research Notes: Theoretical background, design decisions, and analyses. (Greek language)

Language

The documentation and research notes are written in Greek, while the RTL code and technical scripts follow standard English naming conventions.

Academic Context

This repository reflects the practical and theoretical work carried out as part of my Diploma Thesis in VLSI and NoC design, under the supervision and academic standards of AUTH ECE.
