<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="271" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="152" />
   <export preferredWidth="157" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="385" />
   <clocksource preferredWidth="384" />
   <frequency preferredWidth="365" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1444" height="854" x="-2" y="25" />
 <generation simulation="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
