
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag_tap.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: /* Copyright 2018 ETH Zurich and University of Bologna.</pre>
<pre style="margin:0; padding:0 ">   2:  * Copyright and related rights are licensed under the Solderpad Hardware</pre>
<pre style="margin:0; padding:0 ">   3:  * License, Version 0.51 (the “License”); you may not use this file except in</pre>
<pre style="margin:0; padding:0 ">   4:  * compliance with the License.  You may obtain a copy of the License at</pre>
<pre style="margin:0; padding:0 ">   5:  * http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</pre>
<pre style="margin:0; padding:0 ">   6:  * or agreed to in writing, software, hardware and materials distributed under</pre>
<pre style="margin:0; padding:0 ">   7:  * this License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR</pre>
<pre style="margin:0; padding:0 ">   8:  * CONDITIONS OF ANY KIND, either express or implied. See the License for the</pre>
<pre style="margin:0; padding:0 ">   9:  * specific language governing permissions and limitations under the License.</pre>
<pre style="margin:0; padding:0 ">  10:  *</pre>
<pre style="margin:0; padding:0 ">  11:  * File:   dmi_jtag_tap.sv</pre>
<pre style="margin:0; padding:0 ">  12:  * Author: Florian Zaruba <zarubaf@iis.ee.ethz.ch></pre>
<pre style="margin:0; padding:0 ">  13:  * Date:   19.7.2018</pre>
<pre style="margin:0; padding:0 ">  14:  *</pre>
<pre style="margin:0; padding:0 ">  15:  * Description: JTAG TAP for DMI (according to debug spec 0.13)</pre>
<pre style="margin:0; padding:0 ">  16:  *</pre>
<pre style="margin:0; padding:0 ">  17:  */</pre>
<pre style="margin:0; padding:0 ">  18: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19: module dmi_jtag_tap #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   parameter int unsigned IrLength = 5,</pre>
<pre style="margin:0; padding:0 ">  21:   // JTAG IDCODE Value</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   parameter logic [31:0] IdcodeValue = 32'h00000001</pre>
<pre style="margin:0; padding:0 ">  23:   // xxxx             version</pre>
<pre style="margin:0; padding:0 ">  24:   // xxxxxxxxxxxxxxxx part number</pre>
<pre style="margin:0; padding:0 ">  25:   // xxxxxxxxxxx      manufacturer id</pre>
<pre style="margin:0; padding:0 ">  26:   // 1                required by standard</pre>
<pre style="margin:0; padding:0 ">  27: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   input  logic        tck_i,    // JTAG test clock pad</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   input  logic        tms_i,    // JTAG test mode select pad</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:   input  logic        trst_ni,  // JTAG test reset pad</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   input  logic        td_i,     // JTAG test data input pad</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   output logic        td_o,     // JTAG test data output pad</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   output logic        tdo_oe_o, // Data out output enable</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   input  logic        testmode_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   output logic        test_logic_reset_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   output logic        shift_dr_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   output logic        update_dr_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   output logic        capture_dr_o,</pre>
<pre style="margin:0; padding:0 ">  39: </pre>
<pre style="margin:0; padding:0 ">  40:   // we want to access DMI register</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   output logic        dmi_access_o,</pre>
<pre style="margin:0; padding:0 ">  42:   // JTAG is interested in writing the DTM CSR register</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:   output logic        dtmcs_select_o,</pre>
<pre style="margin:0; padding:0 ">  44:   // clear error state</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:   output logic        dmi_reset_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   input  logic [1:0]  dmi_error_i,</pre>
<pre style="margin:0; padding:0 ">  47:   // test data to submodule</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   output logic        dmi_tdi_o,</pre>
<pre style="margin:0; padding:0 ">  49:   // test data in from submodule</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   input  logic        dmi_tdo_i</pre>
<pre style="margin:0; padding:0 ">  51: );</pre>
<pre style="margin:0; padding:0 ">  52: </pre>
<pre style="margin:0; padding:0 ">  53:   // to submodule</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:   assign dmi_tdi_o = td_i;</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:   typedef enum logic [3:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     TestLogicReset, RunTestIdle, SelectDrScan,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:     CaptureDr, ShiftDr, Exit1Dr, PauseDr, Exit2Dr,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:     UpdateDr, SelectIrScan, CaptureIr, ShiftIr,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     Exit1Ir, PauseIr, Exit2Ir, UpdateIr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:   } tap_state_e;</pre>
<pre style="margin:0; padding:0 ">  62: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:   tap_state_e tap_state_q, tap_state_d;</pre>
<pre style="margin:0; padding:0 ">  64: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:   typedef enum logic [IrLength-1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:     BYPASS0   = 'h0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:     IDCODE    = 'h1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     DTMCSR    = 'h10,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     DMIACCESS = 'h11,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     BYPASS1   = 'h1f</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:   } ir_reg_e;</pre>
<pre style="margin:0; padding:0 ">  72: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:     logic [31:18] zero1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:     logic         dmihardreset;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:     logic         dmireset;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:     logic         zero0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:     logic [14:12] idle;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     logic [11:10] dmistat;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:     logic [9:4]   abits;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:     logic [3:0]   version;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   } dtmcs_t;</pre>
<pre style="margin:0; padding:0 ">  83: </pre>
<pre style="margin:0; padding:0 ">  84:   // ----------------</pre>
<pre style="margin:0; padding:0 ">  85:   // IR logic</pre>
<pre style="margin:0; padding:0 ">  86:   // ----------------</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="margin:0; padding:0 ">  88:   // shift register</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:   logic [IrLength-1:0]  jtag_ir_shift_d, jtag_ir_shift_q;</pre>
<pre style="margin:0; padding:0 ">  90:   // IR register -> this gets captured from shift register upon update_ir</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   ir_reg_e              jtag_ir_d, jtag_ir_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:   logic capture_ir, shift_ir, update_ir; // pause_ir</pre>
<pre style="margin:0; padding:0 ">  93: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:   always_comb begin : p_jtag</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:     jtag_ir_shift_d = jtag_ir_shift_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:     jtag_ir_d       = jtag_ir_q;</pre>
<pre style="margin:0; padding:0 ">  97: </pre>
<pre style="margin:0; padding:0 ">  98:     // IR shift register</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:     if (shift_ir) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:       jtag_ir_shift_d = {td_i, jtag_ir_shift_q[IrLength-1:1]};</pre>
<pre style="margin:0; padding:0 "> 101:     end</pre>
<pre style="margin:0; padding:0 "> 102: </pre>
<pre style="margin:0; padding:0 "> 103:     // capture IR register</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:     if (capture_ir) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:       jtag_ir_shift_d =  IrLength'(4'b0101);</pre>
<pre style="margin:0; padding:0 "> 106:     end</pre>
<pre style="margin:0; padding:0 "> 107: </pre>
<pre style="margin:0; padding:0 "> 108:     // update IR register</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:     if (update_ir) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:       jtag_ir_d = ir_reg_e'(jtag_ir_shift_q);</pre>
<pre style="margin:0; padding:0 "> 111:     end</pre>
<pre style="margin:0; padding:0 "> 112: </pre>
<pre style="margin:0; padding:0 "> 113:     // synchronous test-logic reset</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:     if (test_logic_reset_o) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:       jtag_ir_shift_d = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:       jtag_ir_d       = IDCODE;</pre>
<pre style="margin:0; padding:0 "> 117:     end</pre>
<pre style="margin:0; padding:0 "> 118:   end</pre>
<pre style="margin:0; padding:0 "> 119: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:   always_ff @(posedge tck_i, negedge trst_ni) begin : p_jtag_ir_reg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:     if (!trst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:       jtag_ir_shift_q <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:       jtag_ir_q       <= IDCODE;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:       jtag_ir_shift_q <= jtag_ir_shift_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:       jtag_ir_q       <= jtag_ir_d;</pre>
<pre style="margin:0; padding:0 "> 127:     end</pre>
<pre style="margin:0; padding:0 "> 128:   end</pre>
<pre style="margin:0; padding:0 "> 129: </pre>
<pre style="margin:0; padding:0 "> 130:   // ----------------</pre>
<pre style="margin:0; padding:0 "> 131:   // TAP DR Regs</pre>
<pre style="margin:0; padding:0 "> 132:   // ----------------</pre>
<pre style="margin:0; padding:0 "> 133:   // - Bypass</pre>
<pre style="margin:0; padding:0 "> 134:   // - IDCODE</pre>
<pre style="margin:0; padding:0 "> 135:   // - DTM CS</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic [31:0] idcode_d, idcode_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic        idcode_select;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic        bypass_select;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   dtmcs_t      dtmcs_d, dtmcs_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic        bypass_d, bypass_q;  // this is a 1-bit register</pre>
<pre style="margin:0; padding:0 "> 141: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   assign dmi_reset_o = dtmcs_q.dmireset;</pre>
<pre style="margin:0; padding:0 "> 143: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:     idcode_d = idcode_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:     bypass_d = bypass_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:     dtmcs_d  = dtmcs_q;</pre>
<pre style="margin:0; padding:0 "> 148: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:     if (capture_dr_o) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:       if (idcode_select) idcode_d = IdcodeValue;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:       if (bypass_select) bypass_d = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:       if (dtmcs_select_o) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:         dtmcs_d  = '{</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:                       zero1        : '0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:                       dmihardreset : 1'b0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:                       dmireset     : 1'b0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:                       zero0        : '0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:                       idle         : 3'd1, // 1: Enter Run-Test/Idle and leave it immediately</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:                       dmistat      : dmi_error_i, // 0: No error, 1: Op failed, 2: too fast</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:                       abits        : 6'd7, // The size of address in dmi</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:                       version      : 4'd1  // Version described in spec version 0.13 (and later?)</pre>
<pre style="margin:0; padding:0 "> 162:                     };</pre>
<pre style="margin:0; padding:0 "> 163:       end</pre>
<pre style="margin:0; padding:0 "> 164:     end</pre>
<pre style="margin:0; padding:0 "> 165: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:     if (shift_dr_o) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:       if (idcode_select)  idcode_d = {td_i, 31'(idcode_q >> 1)};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:       if (bypass_select)  bypass_d = td_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:       if (dtmcs_select_o) dtmcs_d  = {td_i, 31'(dtmcs_q >> 1)};</pre>
<pre style="margin:0; padding:0 "> 170:     end</pre>
<pre style="margin:0; padding:0 "> 171: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:     if (test_logic_reset_o) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:       idcode_d = IdcodeValue;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:       bypass_d = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 175:     end</pre>
<pre style="margin:0; padding:0 "> 176:   end</pre>
<pre style="margin:0; padding:0 "> 177: </pre>
<pre style="margin:0; padding:0 "> 178:   // ----------------</pre>
<pre style="margin:0; padding:0 "> 179:   // Data reg select</pre>
<pre style="margin:0; padding:0 "> 180:   // ----------------</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   always_comb begin : p_data_reg_sel</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:     dmi_access_o   = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:     dtmcs_select_o = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:     idcode_select  = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:     bypass_select  = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:     unique case (jtag_ir_q)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:       BYPASS0:   bypass_select  = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:       IDCODE:    idcode_select  = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:       DTMCSR:    dtmcs_select_o = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:       DMIACCESS: dmi_access_o   = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:       BYPASS1:   bypass_select  = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:       default:   bypass_select  = 1'b1;</pre>
<pre style="margin:0; padding:0 "> 193:     endcase</pre>
<pre style="margin:0; padding:0 "> 194:   end</pre>
<pre style="margin:0; padding:0 "> 195: </pre>
<pre style="margin:0; padding:0 "> 196:   // ----------------</pre>
<pre style="margin:0; padding:0 "> 197:   // Output select</pre>
<pre style="margin:0; padding:0 "> 198:   // ----------------</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic tdo_mux;</pre>
<pre style="margin:0; padding:0 "> 200: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   always_comb begin : p_out_sel</pre>
<pre style="margin:0; padding:0 "> 202:     // we are shifting out the IR register</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:     if (shift_ir) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:       tdo_mux = jtag_ir_shift_q[0];</pre>
<pre style="margin:0; padding:0 "> 205:     // here we are shifting the DR register</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:       unique case (jtag_ir_q)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:         IDCODE:         tdo_mux = idcode_q[0];     // Reading ID code</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:         DTMCSR:         tdo_mux = dtmcs_q.version[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:         DMIACCESS:      tdo_mux = dmi_tdo_i;       // Read from DMI TDO</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:         default:        tdo_mux = bypass_q;      // BYPASS instruction</pre>
<pre style="margin:0; padding:0 "> 212:       endcase</pre>
<pre style="margin:0; padding:0 "> 213:     end</pre>
<pre style="margin:0; padding:0 "> 214:   end</pre>
<pre style="margin:0; padding:0 "> 215: </pre>
<pre style="margin:0; padding:0 "> 216:   // ----------------</pre>
<pre style="margin:0; padding:0 "> 217:   // DFT</pre>
<pre style="margin:0; padding:0 "> 218:   // ----------------</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:   logic tck_n;</pre>
<pre style="margin:0; padding:0 "> 220: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:   prim_clock_inverter #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:     .HasScanMode(1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:   ) i_tck_inv (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:     .clk_i      ( tck_i      ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:     .clk_no     ( tck_n      ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:     .scanmode_i ( testmode_i )</pre>
<pre style="margin:0; padding:0 "> 227:   );</pre>
<pre style="margin:0; padding:0 "> 228: </pre>
<pre style="margin:0; padding:0 "> 229:   // TDO changes state at negative edge of TCK</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:   always_ff @(posedge tck_n, negedge trst_ni) begin : p_tdo_regs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:     if (!trst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:       td_o     <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:       tdo_oe_o <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:       td_o     <= tdo_mux;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:       tdo_oe_o <= (shift_ir | shift_dr_o);</pre>
<pre style="margin:0; padding:0 "> 237:     end</pre>
<pre style="margin:0; padding:0 "> 238:   end</pre>
<pre style="margin:0; padding:0 "> 239:   // ----------------</pre>
<pre style="margin:0; padding:0 "> 240:   // TAP FSM</pre>
<pre style="margin:0; padding:0 "> 241:   // ----------------</pre>
<pre style="margin:0; padding:0 "> 242:   // Determination of next state; purely combinatorial</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:   always_comb begin : p_tap_fsm</pre>
<pre style="margin:0; padding:0 "> 244: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:     test_logic_reset_o = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 246: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:     capture_dr_o       = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:     shift_dr_o         = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:     update_dr_o        = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 250: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:     capture_ir         = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:     shift_ir           = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 253:     // pause_ir           = 1'b0; unused</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:     update_ir          = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 255: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:     unique case (tap_state_q)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:       TestLogicReset: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:         tap_state_d = (tms_i) ? TestLogicReset : RunTestIdle;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:         test_logic_reset_o = 1'b1;</pre>
<pre style="margin:0; padding:0 "> 260:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:       RunTestIdle: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:         tap_state_d = (tms_i) ? SelectDrScan : RunTestIdle;</pre>
<pre style="margin:0; padding:0 "> 263:       end</pre>
<pre style="margin:0; padding:0 "> 264:       // DR Path</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:       SelectDrScan: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:         tap_state_d = (tms_i) ? SelectIrScan : CaptureDr;</pre>
<pre style="margin:0; padding:0 "> 267:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:       CaptureDr: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:         capture_dr_o = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:         tap_state_d = (tms_i) ? Exit1Dr : ShiftDr;</pre>
<pre style="margin:0; padding:0 "> 271:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 272:       ShiftDr: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:         shift_dr_o = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:         tap_state_d = (tms_i) ? Exit1Dr : ShiftDr;</pre>
<pre style="margin:0; padding:0 "> 275:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 276:       Exit1Dr: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:         tap_state_d = (tms_i) ? UpdateDr : PauseDr;</pre>
<pre style="margin:0; padding:0 "> 278:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:       PauseDr: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280:         tap_state_d = (tms_i) ? Exit2Dr : PauseDr;</pre>
<pre style="margin:0; padding:0 "> 281:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:       Exit2Dr: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:         tap_state_d = (tms_i) ? UpdateDr : ShiftDr;</pre>
<pre style="margin:0; padding:0 "> 284:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:       UpdateDr: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 286:         update_dr_o = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 287:         tap_state_d = (tms_i) ? SelectDrScan : RunTestIdle;</pre>
<pre style="margin:0; padding:0 "> 288:       end</pre>
<pre style="margin:0; padding:0 "> 289:       // IR Path</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:       SelectIrScan: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:         tap_state_d = (tms_i) ? TestLogicReset : CaptureIr;</pre>
<pre style="margin:0; padding:0 "> 292:       end</pre>
<pre style="margin:0; padding:0 "> 293:       // In this controller state, the shift register bank in the</pre>
<pre style="margin:0; padding:0 "> 294:       // Instruction Register parallel loads a pattern of fixed values on</pre>
<pre style="margin:0; padding:0 "> 295:       // the rising edge of TCK. The last two significant bits must always</pre>
<pre style="margin:0; padding:0 "> 296:       // be "01".</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:       CaptureIr: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:         capture_ir = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:         tap_state_d = (tms_i) ? Exit1Ir : ShiftIr;</pre>
<pre style="margin:0; padding:0 "> 300:       end</pre>
<pre style="margin:0; padding:0 "> 301:       // In this controller state, the instruction register gets connected</pre>
<pre style="margin:0; padding:0 "> 302:       // between TDI and TDO, and the captured pattern gets shifted on</pre>
<pre style="margin:0; padding:0 "> 303:       // each rising edge of TCK. The instruction available on the TDI</pre>
<pre style="margin:0; padding:0 "> 304:       // pin is also shifted in to the instruction register.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:       ShiftIr: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:         shift_ir = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 307:         tap_state_d = (tms_i) ? Exit1Ir : ShiftIr;</pre>
<pre style="margin:0; padding:0 "> 308:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 309:       Exit1Ir: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 310:         tap_state_d = (tms_i) ? UpdateIr : PauseIr;</pre>
<pre style="margin:0; padding:0 "> 311:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 312:       PauseIr: begin</pre>
<pre style="margin:0; padding:0 "> 313:         // pause_ir = 1'b1; // unused</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 314:         tap_state_d = (tms_i) ? Exit2Ir : PauseIr;</pre>
<pre style="margin:0; padding:0 "> 315:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:       Exit2Ir: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:         tap_state_d = (tms_i) ? UpdateIr : ShiftIr;</pre>
<pre style="margin:0; padding:0 "> 318:       end</pre>
<pre style="margin:0; padding:0 "> 319:       // In this controller state, the instruction in the instruction</pre>
<pre style="margin:0; padding:0 "> 320:       // shift register is latched to the latch bank of the Instruction</pre>
<pre style="margin:0; padding:0 "> 321:       // Register on every falling edge of TCK. This instruction becomes</pre>
<pre style="margin:0; padding:0 "> 322:       // the current instruction once it is latched.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 323:       UpdateIr: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 324:         update_ir = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:         tap_state_d = (tms_i) ? SelectDrScan : RunTestIdle;</pre>
<pre style="margin:0; padding:0 "> 326:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:       default: ; // can't actually happen since case is full</pre>
<pre style="margin:0; padding:0 "> 328:     endcase</pre>
<pre style="margin:0; padding:0 "> 329:   end</pre>
<pre style="margin:0; padding:0 "> 330: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 331:   always_ff @(posedge tck_i or negedge trst_ni) begin : p_regs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:     if (!trst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:       tap_state_q <= RunTestIdle;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:       idcode_q    <= IdcodeValue;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 335:       bypass_q    <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:       dtmcs_q     <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 338:       tap_state_q <= tap_state_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:       idcode_q    <= idcode_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 340:       bypass_q    <= bypass_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 341:       dtmcs_q     <= dtmcs_d;</pre>
<pre style="margin:0; padding:0 "> 342:     end</pre>
<pre style="margin:0; padding:0 "> 343:   end</pre>
<pre style="margin:0; padding:0 "> 344: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345: endmodule : dmi_jtag_tap</pre>
<pre style="margin:0; padding:0 "> 346: </pre>
</body>
</html>
