// Seed: 1821542991
module module_0 (
    output wor   id_0,
    output wor   id_1,
    output uwire id_2
);
  wire id_4, id_5;
  assign module_2.id_4 = 0;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    output uwire id_2,
    output wor   id_3,
    output uwire id_4,
    input  wire  id_5,
    input  tri   id_6,
    input  tri   id_7,
    input  tri0  id_8
);
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    output tri0 id_5,
    input supply0 id_6
);
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5
  );
  id_8(
      .id_0(1 << 1'b0), .id_1(id_5), .id_2(module_2 == id_3), .id_3(~id_2)
  );
  or primCall (id_5, id_3, id_2);
endmodule
