v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
B 2 900 -1460 1700 -1060 {flags=graph
y1=-0.4
y2=1.6
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=1.4713935e-05
x2=2.4713937e-05
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=""
dataset=-1
unitx=1
logx=0
logy=0
autoload=0
digital=0
legend=1
rawfile=$netlist_dir/RVCO_0812.raw
sim_type=tran}
N 1150 -600 1300 -600 {lab=osci}
N 1360 -780 1360 -750 {lab=vss}
N 1360 -670 1360 -640 {lab=vdd}
N 1360 -560 1360 -530 {lab=vss}
N 1360 -450 1360 -420 {lab=vdd}
N 1260 -460 1320 -460 {lab=vlow}
N 1260 -740 1320 -740 {lab=vhigh}
N 1560 -700 1560 -630 {lab=#net1}
N 1560 -630 1600 -630 {lab=#net1}
N 1560 -570 1600 -570 {lab=#net2}
N 1640 -700 1640 -660 {lab=vdd}
N 1640 -540 1640 -500 {lab=vss}
N 1680 -630 1720 -630 {lab=q}
N 1680 -570 1720 -570 {lab=qb}
N 1000 -920 1000 -900 {lab=GND}
N 1000 -1010 1000 -980 {lab=vdd}
N 1060 -920 1060 -900 {lab=GND}
N 1060 -1010 1060 -980 {lab=vss}
N 1200 -600 1200 -540 {lab=osci}
N 1300 -680 1300 -600 {lab=osci}
N 1300 -680 1320 -680 {lab=osci}
N 1300 -600 1300 -520 {lab=osci}
N 1300 -520 1320 -520 {lab=osci}
N 1560 -710 1560 -700 {lab=#net1}
N 1460 -710 1560 -710 {lab=#net1}
N 1560 -570 1560 -490 {lab=#net2}
N 1460 -490 1560 -490 {lab=#net2}
N 1380 -1010 1380 -980 {lab=vdd}
N 1380 -920 1380 -890 {lab=irefn}
N 1460 -1010 1460 -980 {lab=irefp}
N 1460 -920 1460 -890 {lab=vss}
N 1420 -690 1420 -660 {lab=irefn}
N 1420 -470 1420 -440 {lab=irefp}
N 660 -1020 710 -1020 {lab=q}
N 870 -1020 920 -1020 {lab=qnot}
N 760 -960 760 -930 {lab=vss}
N 760 -1110 760 -1080 {lab=vdd}
N 1490 -300 1490 -260 {lab=vlow}
N 1490 -400 1490 -360 {lab=vdd}
N 1490 -200 1490 -180 {lab=GND}
N 1490 -280 1530 -280 {lab=vlow}
N 1610 -300 1610 -260 {lab=vhigh}
N 1610 -400 1610 -360 {lab=vdd}
N 1610 -200 1610 -180 {lab=GND}
N 1610 -280 1650 -280 {lab=vhigh}
N 1860 -780 1880 -780 {lab=#net3}
N 1810 -760 1810 -700 {lab=vss}
N 1810 -700 1930 -700 {lab=vss}
N 1930 -720 1930 -700 {lab=vss}
N 1810 -860 1810 -800 {lab=vdd}
N 1810 -860 1930 -860 {lab=vdd}
N 1930 -860 1930 -840 {lab=vdd}
N 2040 -780 2070 -780 {lab=fout}
N 1730 -780 1760 -780 {lab=q}
N 1860 -420 1880 -420 {lab=#net4}
N 1810 -400 1810 -340 {lab=vss}
N 1810 -340 1930 -340 {lab=vss}
N 1930 -360 1930 -340 {lab=vss}
N 1810 -500 1810 -440 {lab=vdd}
N 1810 -500 1930 -500 {lab=vdd}
N 1930 -500 1930 -480 {lab=vdd}
N 2040 -420 2070 -420 {lab=foutb}
N 1730 -420 1760 -420 {lab=qb}
N 370 -410 470 -410 {lab=#net5}
N 510 -380 510 -350 {lab=vss}
N 510 -350 870 -350 {lab=vss}
N 870 -380 870 -350 {lab=vss}
N 690 -380 690 -350 {lab=vss}
N 690 -410 700 -410 {lab=vss}
N 700 -410 700 -350 {lab=vss}
N 510 -410 520 -410 {lab=vss}
N 520 -410 520 -350 {lab=vss}
N 870 -410 880 -410 {lab=vss}
N 880 -410 880 -350 {lab=vss}
N 870 -350 880 -350 {lab=vss}
N 510 -500 510 -440 {lab=#net6}
N 690 -500 690 -440 {lab=#net7}
N 510 -530 520 -530 {lab=vss}
N 690 -530 700 -530 {lab=vss}
N 870 -500 880 -500 {lab=vss}
N 450 -450 450 -410 {lab=#net5}
N 450 -450 810 -450 {lab=#net5}
N 810 -450 810 -410 {lab=#net5}
N 810 -410 830 -410 {lab=#net5}
N 630 -410 650 -410 {lab=#net5}
N 630 -450 630 -410 {lab=#net5}
N 690 -640 690 -560 {lab=#net8}
N 730 -790 830 -790 {lab=#net8}
N 670 -790 690 -790 {lab=vdd}
N 670 -850 670 -790 {lab=vdd}
N 670 -850 890 -850 {lab=vdd}
N 890 -850 890 -790 {lab=vdd}
N 870 -790 890 -790 {lab=vdd}
N 870 -850 870 -820 {lab=vdd}
N 690 -850 690 -820 {lab=vdd}
N 680 -700 690 -700 {lab=vdd}
N 870 -700 880 -700 {lab=vdd}
N 770 -790 770 -630 {lab=#net8}
N 690 -630 770 -630 {lab=#net8}
N 510 -640 510 -560 {lab=vmir}
N 510 -850 510 -700 {lab=vdd}
N 510 -850 670 -850 {lab=vdd}
N 470 -570 470 -530 {lab=vb1}
N 650 -570 650 -530 {lab=vb1}
N 210 -430 250 -430 {lab=vmir}
N 210 -610 210 -430 {lab=vmir}
N 210 -610 510 -610 {lab=vmir}
N 250 -490 250 -470 {lab=vdd}
N 250 -350 250 -330 {lab=vss}
N 210 -390 250 -390 {lab=vin}
N 1000 -350 1140 -350 {lab=vss}
N 1140 -410 1140 -350 {lab=vss}
N 1130 -410 1140 -410 {lab=vss}
N 1130 -380 1130 -350 {lab=vss}
N 810 -450 950 -450 {lab=#net5}
N 1070 -450 1090 -450 {lab=#net5}
N 1130 -760 1130 -440 {lab=vb2}
N 1130 -850 1130 -820 {lab=vdd}
N 1010 -850 1130 -850 {lab=vdd}
N 1130 -790 1150 -790 {lab=vdd}
N 1150 -850 1150 -790 {lab=vdd}
N 1070 -790 1090 -790 {lab=vb2}
N 1070 -790 1070 -730 {lab=vb2}
N 1070 -730 1130 -730 {lab=vb2}
N 890 -850 1010 -850 {lab=vdd}
N 990 -850 990 -820 {lab=vdd}
N 970 -790 990 -790 {lab=vdd}
N 970 -850 970 -790 {lab=vdd}
N 990 -760 990 -440 {lab=vb1}
N 880 -350 1000 -350 {lab=vss}
N 990 -380 990 -350 {lab=vss}
N 990 -410 1000 -410 {lab=vss}
N 1000 -410 1000 -350 {lab=vss}
N 950 -450 1070 -450 {lab=#net5}
N 1090 -450 1090 -410 {lab=#net5}
N 930 -410 950 -410 {lab=vb1}
N 930 -470 930 -410 {lab=vb1}
N 930 -470 990 -470 {lab=vb1}
N 870 -470 870 -440 {lab=#net9}
N 470 -570 650 -570 {lab=vb1}
N 870 -610 870 -590 {lab=osci}
N 870 -600 930 -600 {lab=osci}
N 860 -640 870 -640 {lab=vdd}
N 860 -560 870 -560 {lab=vss}
N 690 -670 690 -640 {lab=#net8}
N 690 -760 690 -730 {lab=#net10}
N 730 -700 830 -700 {lab=vb2}
N 870 -760 870 -730 {lab=#net11}
N 650 -570 790 -570 {lab=vb1}
N 790 -570 790 -500 {lab=vb1}
N 790 -500 830 -500 {lab=vb1}
N 910 -640 930 -640 {lab=qnot}
N 910 -560 930 -560 {lab=qb}
N 330 -720 330 -700 {lab=vss}
N 330 -810 330 -780 {lab=vin}
N 400 -810 400 -780 {lab=iref}
N 400 -720 400 -700 {lab=vss}
N 310 -380 310 -350 {lab=iref}
N 930 -600 1150 -600 {lab=osci}
N 1130 -850 1150 -850 {lab=vdd}
N 1030 -790 1070 -790 {lab=vb2}
N 410 -410 410 -330 {lab=#net5}
N 410 -330 410 -310 {lab=#net5}
C {lab_wire.sym} 1360 -650 2 0 {name=p4 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1360 -430 2 0 {name=p5 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1360 -550 0 1 {name=p6 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1360 -770 0 1 {name=p7 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1270 -460 0 0 {name=p8 sig_type=std_logic lab=vlow}
C {lab_wire.sym} 1270 -740 0 0 {name=p9 sig_type=std_logic lab=vhigh}
C {lab_wire.sym} 1640 -690 0 0 {name=p12 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1640 -510 2 1 {name=p13 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1710 -630 0 1 {name=p14 sig_type=std_logic lab=q}
C {lab_wire.sym} 1710 -570 0 1 {name=p15 sig_type=std_logic lab=qb}
C {vsource.sym} 1000 -950 0 0 {name=V1 value=3.3 savecurrent=false}
C {gnd.sym} 1000 -900 0 0 {name=l3 lab=GND}
C {vsource.sym} 1060 -950 0 0 {name=V2 value=0 savecurrent=false}
C {gnd.sym} 1060 -900 0 0 {name=l4 lab=GND}
C {lab_wire.sym} 1000 -1000 0 0 {name=p18 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1060 -1000 0 0 {name=p19 sig_type=std_logic lab=vss}
C {parax_cap.sym} 1200 -530 0 0 {name=C1 gnd=0 value=1p m=1}
C {devices/code_shown.sym} 2140 -730 0 0 {name=Simulation only_toplevel=false value="
.param par_vth=0 par_k=0 par_l=0 par_w=0 par_leff=0 par_weff=0 p_sqrtarea=0 var_k=0 var_vth=0
.control
save all

**OP
**show all > op.log
**show all

** Source settings
**alter @V5[PULSE] = [ 1.64 1.66 20n 0.1n 0.1n 19.98n 40n 0 ]
**alter @V4[PULSE] = [ 1.66 1.64 20n 0.1n 0.1n 19.98n 40n 0 ]
**alter @V3[PULSE] = [ 0 3.3 10n 0.01n 0.01n 9.98n 20n 0 ]
**alter @V4[PULSE] = [ 0 3.3 50u 0.1u 0.1u 49.8u 100u 0 ]
alter @V1[PULSE] = [ 0 3.3 5n 1n 1n 49.998u 100u 0 ]

** Simulation settings

tran 1n 10u

write RVCO_0814.raw
.endc
"}
C {lab_wire.sym} 1260 -600 0 0 {name=p10 sig_type=std_logic lab=osci}
C {isource.sym} 1380 -950 0 0 {name=I1 value=200u}
C {isource.sym} 1460 -950 0 0 {name=I2 value=200u}
C {lab_wire.sym} 1380 -1000 0 0 {name=p11 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1380 -900 2 1 {name=p20 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 1420 -670 2 0 {name=p23 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 1460 -1000 0 0 {name=p24 sig_type=std_logic lab=irefp}
C {lab_wire.sym} 1460 -900 2 1 {name=p25 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1420 -450 2 0 {name=p26 sig_type=std_logic lab=irefp}
C {lab_wire.sym} 920 -640 0 1 {name=p31 sig_type=std_logic lab=qnot}
C {lab_wire.sym} 920 -560 0 1 {name=p32 sig_type=std_logic lab=qb}
C {lab_wire.sym} 760 -1100 0 0 {name=p1 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 760 -940 2 1 {name=p2 sig_type=std_logic lab=vss}
C {lab_wire.sym} 670 -1020 0 0 {name=p3 sig_type=std_logic lab=q}
C {lab_wire.sym} 910 -1020 0 0 {name=p16 sig_type=std_logic lab=qnot}
C {res.sym} 1490 -230 0 0 {name=R1
value=8k
footprint=1206
device=resistor
m=1}
C {res.sym} 1490 -330 0 0 {name=R2
value=25k
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 1490 -390 0 0 {name=p33 sig_type=std_logic lab=vdd}
C {gnd.sym} 1490 -180 0 0 {name=l2 lab=GND}
C {lab_wire.sym} 1520 -280 0 1 {name=p35 sig_type=std_logic lab=vlow}
C {res.sym} 1610 -230 0 0 {name=R3
value=25k
footprint=1206
device=resistor
m=1}
C {res.sym} 1610 -330 0 0 {name=R4
value=8k
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 1610 -390 0 0 {name=p36 sig_type=std_logic lab=vdd}
C {gnd.sym} 1610 -180 0 0 {name=l5 lab=GND}
C {lab_wire.sym} 1640 -280 0 1 {name=p37 sig_type=std_logic lab=vhigh}
C {lab_wire.sym} 1870 -860 0 0 {name=p21 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1870 -500 0 0 {name=p22 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1870 -700 2 1 {name=p38 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1870 -340 2 1 {name=p39 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1740 -780 0 0 {name=p40 sig_type=std_logic lab=q}
C {lab_wire.sym} 1740 -420 0 0 {name=p41 sig_type=std_logic lab=qb}
C {lab_wire.sym} 2060 -780 0 1 {name=p42 sig_type=std_logic lab=fout}
C {lab_wire.sym} 2060 -420 0 1 {name=p43 sig_type=std_logic lab=foutb}
C {libs/qw_core_analog/SRlatch.sym} 1640 -600 0 0 {name=x9}
C {libs/qw_core_analog/PMOScomparator.sym} 1380 -490 2 1 {name=x2}
C {libs/qw_core_analog/NMOScomparator.sym} 1380 -710 2 1 {name=x10}
C {libs/qw_core_analog/INV.sym} 770 -890 0 0 {name=x3}
C {libs/qw_core_analog/schmitt_trigger.sym} 1800 -780 0 0 {name=x1}
C {libs/qw_core_analog/schmitt_trigger.sym} 1800 -420 0 0 {name=x4}
C {libs/qw_core_analog/INV.sym} 1940 -650 0 0 {name=x5}
C {libs/qw_core_analog/INV.sym} 1940 -290 0 0 {name=x7}
C {libs/qw_core_analog/OTAforChargePump/OTAforChargePump.sym} 310 -410 0 0 {name=x6}
C {symbols/nfet_03v3.sym} 490 -410 0 0 {name=M5
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 490 -530 0 0 {name=M1
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 670 -410 0 0 {name=M2
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 670 -530 0 0 {name=M3
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 850 -410 0 0 {name=M4
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 850 -500 0 0 {name=M6
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 520 -530 0 1 {name=p27 sig_type=std_logic lab=vss}
C {lab_wire.sym} 700 -530 0 1 {name=p28 sig_type=std_logic lab=vss}
C {lab_wire.sym} 880 -500 0 1 {name=p29 sig_type=std_logic lab=vss}
C {lab_wire.sym} 550 -350 0 1 {name=p30 sig_type=std_logic lab=vss}
C {symbols/pfet_03v3.sym} 710 -700 0 1 {name=M7
L=0.5u
W=40u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 710 -790 0 1 {name=M8
L=0.5u
W=40u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 850 -700 0 0 {name=M9
L=0.5u
W=40u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 850 -790 0 0 {name=M10
L=0.5u
W=40u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 710 -850 0 1 {name=p34 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 880 -700 0 1 {name=p44 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 680 -700 0 0 {name=p45 sig_type=std_logic lab=vdd}
C {res.sym} 510 -670 0 0 {name=R5
value=23k
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 250 -340 2 0 {name=p46 sig_type=std_logic lab=vss}
C {lab_wire.sym} 250 -480 0 1 {name=p47 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 220 -390 0 0 {name=p48 sig_type=std_logic lab=vin}
C {lab_wire.sym} 790 -700 0 1 {name=p49 sig_type=std_logic lab=vb2}
C {lab_wire.sym} 570 -570 0 1 {name=p50 sig_type=std_logic lab=vb1}
C {symbols/nfet_03v3.sym} 1110 -410 0 0 {name=M11
L=0.5u
W=16u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 1110 -790 0 0 {name=M12
L=0.5u
W=10u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 1110 -730 0 0 {name=p51 sig_type=std_logic lab=vb2}
C {symbols/pfet_03v3.sym} 1010 -790 0 1 {name=M13
L=0.5u
W=10u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 970 -410 0 0 {name=M14
L=0.5u
W=4u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 940 -470 0 1 {name=p52 sig_type=std_logic lab=vb1}
C {symbols/nfet_03v3.sym} 890 -560 0 1 {name=M15
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 890 -640 0 1 {name=M16
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {lab_wire.sym} 860 -560 0 0 {name=p53 sig_type=std_logic lab=vss}
C {lab_wire.sym} 860 -640 0 0 {name=p54 sig_type=std_logic lab=vdd}
C {vsource.sym} 330 -750 0 0 {name=V6 value=2 savecurrent=false}
C {lab_wire.sym} 330 -800 0 1 {name=p60 sig_type=std_logic lab=vin}
C {lab_wire.sym} 370 -610 0 0 {name=p63 sig_type=std_logic lab=vmir}
C {isource.sym} 400 -750 0 0 {name=I0 value=200u}
C {lab_wire.sym} 400 -800 0 1 {name=p64 sig_type=std_logic lab=iref}
C {lab_wire.sym} 310 -360 2 0 {name=p65 sig_type=std_logic lab=iref}
C {devices/code_shown.sym} 2130 -930 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {parax_cap.sym} 410 -300 0 0 {name=C2 gnd=0 value=1p m=1}
C {lab_wire.sym} 330 -710 2 0 {name=p17 sig_type=std_logic lab=vss}
C {lab_wire.sym} 400 -710 2 0 {name=p55 sig_type=std_logic lab=vss}
