.include "nominal.jsim"
.include "lab1checkoff.jsim"

.subckt F A B C Z
* BEGIN ANSWER
* Drain, Gate, Source, Bulk
* NOT F CMOS circuitry: Pullup
MPU1 PU A vdd vdd PENH sw=10 sl=1
MPU2 PU B vdd vdd PENH sw=10 sl=1
MPU3 IN C PU vdd PENH sw=10 sl=1

* NOT F CMOS circuitry: Pulldown
MPD1 IN A PD 0 NENH sw=8 sl=1
MPD2 PD B 0 0 NENH sw=8 sl=1
MPD3 IN C 0 0 NENH sw=8 sl=1

* Inverter
MIPU Z IN vdd vdd PENH sw=10 sl=1
MIPD Z IN 0 0 NENH sw=8 sl=1

*END ANSWER
.ends