[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MSP430FR5949IRHAT production of TEXAS INSTRUMENTS from the text:Product\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nMSP430FR596x, MSP430FR594x Mixed-Signal Microcontrollers\n1Device Overview\n11.1 Features\n1\n(1) RTC isclocked bya3.7-pF crystal.•Embedded Microcontroller\n–16-Bit RISC Architecture upto16‑MHz Clock\n–Wide Supply Voltage Range From 3.6VDown\nto1.8V(Minimum Supply Voltage isRestricted\nbySVS Levels, See theSVS Specifications )\n•Optimized Ultra-Low-Power Modes\n–Active Mode: Approximately 100µA/MHz\n–Standby (LPM3 With VLO): 0.4µA(Typical)\n–Real-Time Clock (LPM3.5): 0.25 µA(Typical)(1)\n–Shutdown (LPM4.5): 0.02 µA(Typical)\n•Ultra-Low-Power Ferroelectric RAM (FRAM)\n–Upto64KB ofNonvolatile Memory\n–Ultra-Low-Power Writes\n–Fast Write at125nsPerWord (64KB in4ms)\n–Unified Memory =Program +Data +Storage in\nOne Single Space\n–1015Write Cycle Endurance\n–Radiation Resistant andNonmagnetic\n•Intelligent Digital Peripherals\n–32-Bit Hardware Multiplier (MPY)\n–3-Channel Internal DMA\n–Real-Time Clock (RTC) With Calendar and\nAlarm Functions\n–Five 16-Bit Timers With uptoSeven\nCapture/Compare Registers Each\n–16-Bit Cyclic Redundancy Checker (CRC)\n•High-Performance Analog\n–16-Channel Analog Comparator\n–12-Bit Analog-to-Digital Converter (ADC)\nWith Internal Reference andSample-and-Hold\nandupto16External Input Channels\n•Multifunction Input/Output Ports\n–AllPins Support Capacitive Touch Capability\nWith NoNeed forExternal Components–Accessible Bit-, Byte-, andWord-Wise (inPairs)\n–Edge-Selectable Wake From LPM onAllPorts\n–Programmable Pullup andPulldown onAllPorts\n•Code Security andEncryption\n–128-Bit or256-Bit AES Security Encryption and\nDecryption Coprocessor\n–Random Number Seed forRandom Number\nGeneration Algorithms\n•Enhanced Serial Communication\n–eUSCI_A0 andeUSCI_A1 Support\n–UART With Automatic Baud-Rate Detection\n–IrDA Encode andDecode\n–SPI\n–eUSCI_B0 Supports\n–I2CWith Multiple Slave Addressing\n–SPI\n–Hardware UART andI2CBootloader (BSL)\n•Flexible Clock System\n–Fixed-Frequency DCO With 10Selectable\nFactory-Trimmed Frequencies\n–Low-Power Low-Frequency Internal Clock\nSource (VLO)\n–32-kHz Crystals (LFXT)\n–High-Frequency Crystals (HFXT)\n•Development Tools andSoftware\n–Free Professional Development Environments\nWith EnergyTrace++ ™Technology\n–Development Kit(MSP-TS430RGZ48C )\n•Family Members\n–Device Comparison Summarizes theAvailable\nDevice Variants andPackage Types\n•ForComplete Module Descriptions, See the\nMSP430FR58xx, MSP430FR59xx, and\nMSP430FR6xx Family User \'sGuide\n1.2 Applications\n•Metering\n•Energy Harvested Sensor Nodes\n•Wearable Electronics•Sensor Management\n•Data Logging\n1.3 Description\nThe MSP430 ™ultra-low-power (ULP) FRAM platform combines uniquely embedded FRAM and aholistic\nultra-low-power system architecture, allowing innovators toincrease performance atlowered energy\nbudgets. FRAM technology combines thespeed, flexibility, and endurance ofSRAM with thestability and\nreliability offlash atmuch lower power.\nEEM\n(S: 3 + 1)Comp_E\n(up to 16\ninputs)\nFRAM\n64KB\n48KB\n32KBRAM\n2KB\n1KBPower\nMgmt\nLDO\nSVS\nBrownoutSMCLKACLKLFXOUT,\nHFXOUTLFXIN,\nHFXIN\nSpy-Bi-WireCRC16Bus\nControl\nLogicMAB\nMDB\nMABMDBMCLKP1.x, P2.x\n2x8\nI/O Port\nPJ\n1x8 I/OsI/O Ports\nP3, P4\n2x8 I/Os\nPB\n1x16 I/OsI/O Ports\nP1, P2\n2x8 I/Os\nPA\n1x16 I/OsP3.x, P4.x PJ.x\n2 1x x8 8\nMPY32AES256\nSecurity\nEncryption,\nDecryption\n(128, 256)ADC12_B\n(up to 16\nstandard\ninputs,\nup to 8\ndifferential\ninputs)Clock\nSystem\nCPUXV2\nincl. 16\nRegisters\nJTAG\nInterfaceDMA\nController\n3Channel\nWatchdogREF_A\nVoltage\nReference\nMPU\nIP Encap\nTB0\nTimer_B\n7 CC\nRegisters\n(int, ext)TA0\nTimer_A\n3 CC\nRegisters\n(int, ext)TA1\nTimer_A\n3 CC\nRegisters\n(int, ext)TA2\nTA3\nTimer_A\n2 CC\nRegisters\n(int. only)\nRTC_BeUSCI_A0\neUSCI_A1\n(UART,\nIrDA,\nSPI)eUSCI_B0\n(I C,2\nSPI)Capacitive Touch I/O 0,\nCapacitive Touch I/O 1\nLPM3.5 DomainEnergyTrace++\n2MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Device Overview Copyright ©2012 –2018, Texas Instruments IncorporatedThe MSP430 ULP FRAM portfolio consists ofadiverse setofdevices featuring FRAM, theULP 16-bit\nMSP430 CPU, and intelligent peripherals targeted forvarious applications. The ULP architecture\nshowcases seven low-power modes, optimized toachieve extended battery lifeinenergy-challenged\napplications.\n(1) Forthemost current part, package, andordering information forallavailable devices, seethePackage\nOption Addendum inSection 9,orseetheTIwebsite atwww.ti.com .\n(2) The sizes shown here areapproximations. Forthepackage dimensions with tolerances, seethe\nMechanical Data inSection 9.Device Information(1)\nPART NUMBER PACKAGE BODY SIZE(2)\nMSP430FR5969IRGZ VQFN (48) 7mm×7mm\nMSP430FR5959IRHA VQFN (40) 6mm×6mm\nMSP430FR5959IDA TSSOP (38) 12.5 mm×6.2mm\n1.4 Functional Block Diagram\nFigure 1-1shows thefunctional block diagram ofthedevices.\nA. The low-frequency (LF) crystal oscillator and thecorresponding LFXIN and LFXOUT pins are available inthe\nMSP430FR5x6x andMSP430FR5x4x devices only.\nRTC_B isavailable only inconjunction with theLFcrystal oscillator inMSP430FR5x6x andMSP430FR5x4x devices.\nB. The high-frequency (HF) crystal oscillator and thecorresponding HFXIN and HFXOUT pins areavailable inthe\nMSP430FR5x6x andMSP430FR5x5x devices only.\nMSP430FR5x5x devices with theHFcrystal oscillator only donotinclude theRTC_B module.\nFigure 1-1.Functional Block Diagram\n3MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Table ofContents Copyright ©2012 –2018, Texas Instruments IncorporatedTable ofContents\n1Device Overview ......................................... 1\n1.1 Features .............................................. 1\n1.2 Applications ........................................... 1\n1.3 Description ............................................ 1\n1.4 Functional Block Diagram ............................ 2\n2Revision History ......................................... 4\n3Device Comparison ..................................... 5\n3.1 Related Products ..................................... 6\n4Terminal Configuration andFunctions .............. 7\n4.1 PinDiagrams ......................................... 7\n4.2 Signal Descriptions .................................. 12\n4.3 PinMultiplexing ..................................... 16\n4.4 Connection ofUnused Pins......................... 16\n5Specifications ........................................... 17\n5.1 Absolute Maximum Ratings ......................... 17\n5.2 ESD Ratings ........................................ 17\n5.3 Recommended Operating Conditions ............... 17\n5.4 Active Mode Supply Current IntoVCCExcluding\nExternal Current .................................... 18\n5.5 Typical Characteristics –Active Mode Supply\nCurrents ............................................. 19\n5.6 Low-Power Mode (LPM0, LPM1) Supply Currents\nIntoVCCExcluding External Current ................ 19\n5.7 Low-Power Mode (LPM2, LPM3, LPM4) Supply\nCurrents (Into VCC)Excluding External Current .... 20\n5.8 Low-Power Mode (LPM3.5, LPM4.5) Supply\nCurrents (Into VCC)Excluding External Current .... 21\n5.9 Typical Characteristics, Low-Power Mode Supply\nCurrents ............................................. 22\n5.10 Typical Characteristics, Current Consumption per\nModule .............................................. 23\n5.11 Thermal Resistance Characteristics ................ 23\n5.12 Timing andSwitching Characteristics ............... 245.13 Emulation and Debug ............................... 52\n6Detailed Description ................................... 53\n6.1 Overview ............................................ 53\n6.2 CPU................................................. 53\n6.3 Operating Modes .................................... 54\n6.4 Interrupt Vector Table andSignatures .............. 57\n6.5 Memory Organization ............................... 60\n6.6 Bootloader (BSL).................................... 60\n6.7 JTAG Operation ..................................... 61\n6.8 FRAM................................................ 62\n6.9 Memory Protection Unit Including IPEncapsulation 62\n6.10 Peripherals .......................................... 63\n6.11 Input/Output Diagrams ............................. 84\n6.12 Device Descriptor (TLV)........................... 112\n6.13 Identification ........................................ 114\n7Applications, Implementation, andLayout ...... 115\n7.1 Device Connection andLayout Fundamentals .... 115\n7.2 Peripheral- andInterface-Specific Design\nInformation ......................................... 119\n8Device andDocumentation Support .............. 121\n8.1 Getting Started andNext Steps................... 121\n8.2 Device Nomenclature .............................. 121\n8.3 Tools and Software ................................ 122\n8.4 Documentation Support ............................ 124\n8.5 Related Links...................................... 125\n8.6 Community Resources ............................. 126\n8.7 Trademarks ........................................ 126\n8.8 Electrostatic Discharge Caution ................... 126\n8.9 Export Control Notice .............................. 126\n8.10 Glossary ............................................ 126\n9Mechanical, Packaging, andOrderable\nInformation ............................................. 127\n4MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Revision History Copyright ©2012 –2018, Texas Instruments Incorporated2Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from March 10,2017 toAugust 29,2018 Page\n•Updated Section 3.1,Related Products ........................................................................................... 6\n•Added note (1)toTable 5-2,SVS................................................................................................. 25\n•Changed capacitor value from 4.7µFto470nFinFigure 7-5,ADC12_B Grounding andNoise Considerations ...119\n•Changed capacitor value from 4.7µFto470nFinthelastparagraph ofSection 7.2.1.2 ,Design Requirements ...120\n•Updated textandfigure inSection 8.2,Device Nomenclature .............................................................. 121\n5MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Device Comparison Copyright ©2012 –2018, Texas Instruments Incorporated(1) Forthemost current device, package, andordering information forallavailable devices, seethePackage Option Addendum in\nSection 9,orseetheTIwebsite atwww.ti.com .\n(2) Package drawings, standard packing quantities, thermal data, symbolization, andPCB design guidelines areavailable at\nwww.ti.com/packaging .\n(3) Each number inthesequence represents aninstantiation ofTimer_A with itsassociated number ofcapture/compare registers andPWM\noutput generators available. Forexample, anumber sequence of3,5would represent twoinstantiations ofTimer_A, thefirst\ninstantiation having 3capture/compare registers andPWM output generators andthesecond instantiation having 5capture/compare\nregisters andPWM output generators, respectively.\n(4) Each number inthesequence represents aninstantiation ofTimer_B with itsassociated number ofcapture/compare registers andPWM\noutput generators available. Forexample, anumber sequence of3,5would represent twoinstantiations ofTimer_B, thefirst\ninstantiation having 3capture/compare registers andPWM output generators andthesecond instantiation having 5capture/compare\nregisters andPWM output generators, respectively.\n(5) eUSCI_A supports UART with automatic baud-rate detection, IrDA encode anddecode, andSPI.\n(6) eUSCI_B supports I2Cwith multiple slave addresses, andSPI.\n(7) Timers TA0 andTA1 provide internal andexternal capture/compare inputs andinternal andexternal PWM outputs.\n(8) Timers TA2 andTA3 provide only internal capture/compare inputs andonly internal PWM outputs (ifany).3Device Comparison\nTable 3-1summarizes theavailable family members.\nTable 3-1.Device Comparison(1)(2)\nDEVICEFRAM\n(KB)SRAM\n(KB)CLOCK\nSYSTEMADC12_B Comp_E Timer_A(3)Timer_B(4)eUSCI\nAES BSL I/O PACKAGE\nA(5)B(6)\nMSP430FR5969 64 2DCO\nHFXT\nLFXT16ext,2int\nch.16ch.3,3(7)\n2,2(8) 7 2 1 yes UART 40 48RGZ\nMSP430FR59691 64 2DCO\nHFXT\nLFXT16ext,2int\nch.16ch.3,3(7)\n2,2(8) 7 2 1 yes I2C 40 48RGZ\nMSP430FR5968 48 2DCO\nHFXT\nLFXT16ext,2int\nch.16ch.3,3(7)\n2,2(8) 7 2 1 yes UART 40 48RGZ\nMSP430FR5967 32 1DCO\nHFXT\nLFXT16ext,2int\nch.16ch.3,3(7)\n2,2(8) 7 2 1 yes UART 40 48RGZ\nMSP430FR5949 64 2DCO\nLFXT14ext,2int\nch.\n16ch.3,3(7)\n2,2(8) 7 2 1 yes UART33 40RHA\n12ext,\n2intch.31 38DA\nMSP430FR5948 48 2DCO\nLFXT14ext,\n2intch.\n16ch.3,3(7)\n2,2(8) 7 2 1 yes UART33 40RHA\n12ext,\n2intch.31 38DA\nMSP430FR5947 32 1DCO\nLFXT14ext,\n2intch.\n16ch.3,3(7)\n2,2(8) 7 2 1 yes UART33 40RHA\n12ext,\n2intch.31 38DA\nMSP430FR59471 32 1DCO\nLFXT14ext,\n2intch.16ch.3,3(7)\n2,2(8) 7 2 1 yes I2C 33 40RHA\nMSP430FR5959 64 2DCO\nHFXT14ext,\n2intch.\n16ch.3,3(7)\n2,2(8) 7 2 1 yes UART33 40RHA\n12ext,\n2intch.31 38DA\nMSP430FR5958 48 2DCO\nHFXT14ext,\n2intch.\n16ch.3,3(7)\n2,2(8) 7 2 1 yes UART33 40RHA\n12ext,\n2intch.31 38DA\nMSP430FR5957 32 1DCO\nHFXT14ext,\n2intch.\n16ch.3,3(7)\n2,2(8) 7 2 1 yes UART33 40RHA\n12ext,\n2intch.31 38DA\n6MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Device Comparison Copyright ©2012 –2018, Texas Instruments Incorporated3.1 Related Products\nForinformation about other devices inthisfamily ofproducts orrelated products, seethefollowing links.\nTI16-bit and32-bit microcontrollers High-performance, low-power solutions toenable theautonomous\nfuture\nProducts forMSP430 ultra-low-power sensing andmeasurement microcontrollers One platform.\nOne ecosystem. Endless possibilities.\nProducts forMSP430 ultrasonic andperformance sensing microcontrollers Ultra-low-power single-\nchip MCUs with integrated sensing peripherals\nCompanion Products forMSP430FR5969 Review products that arefrequently purchased orused with\nthisproduct.\nReference Designs forMSP430FR5969 The TIDesigns Reference Design Library isarobust reference\ndesign library that spans analog, embedded processor, and connectivity. Created byTI\nexperts tohelp youjump start your system design, allTIDesigns include schematic orblock\ndiagrams, BOMs, and design files tospeed your time tomarket. Search and download\ndesigns atti.com/tidesigns .\nP1.4/TB0.1/UCA0STE/A4/C41 P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/VREF-/VeREF-\n2 P1.1/TA0.2/TA1CLK/COUT/A1/C1/VREF+/VeREF+\n3 P1.2/TA1.1/TA0CLK/COUT/A2/C2\n4 P3.0/A12/C12\n5 P3.1/A13/C13\n6 P3.2/A14/C14\n7 P3.3/A15/C15\n8\nP1.3/TA1.2/UCB0STE/A3/C3 9\n10\nP1.5/TB0.2/UCA0CLK/A5/C5 11P4.7\n12 PJ.0/TDO/TB0OUTH/SMCLK/SRSCG1/C6\n13\nPJ.1/TDI/TCLK/MCLK/SRSCG0/C714\nPJ.2/TMS/ACLK/SROSCOFF/C815\nPJ.3/TCK/SRCPUOFF/C916\nP4.0/A817\nP4.1/A918\nP4.2/A1019\nP4.3/A1120\nP2.5/TB0.0/UCA1TXD/UCA1SIMO21\nP2.6/TB0.1/UCA1RXD/UCA1SOMI22\nTEST/SBWTCK23\nRST/NMI/SBWTDIO24\nP2.0/TB0.6/UCA0TXD/UCA0SIMO/TB0CLK/ACLK25 P2.1/TB0.0/UCA0RXD/UCA0SOMI/TB0.026 P2.2/TB0.2/UCB0CLK27 P3.4/TB0.3/SMCLK28 P3.5/TB0.4/COUT29 P3.6/TB0.530 P3.7/TB0.631 P1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.032 P1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.033 P4.4/TB0.534 P4.535 P4.636 DVSS37\nDVCC\n38\nP2.7\n39\nP2.3/TA0.0/UCA1STE/A6/C10\n4041\nAVSS\n42\nPJ.6/HFXIN\n43\nPJ.7/HFXOUT\n44\nAVSS\n45\nPJ.4/LFXIN\n46\nPJ.5/LFXOUT\n47\nAVSS\n48\nAVCC P2.4/TA1.0/UCA1CLK/A7/C11\n7MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Terminal Configuration andFunctions Copyright ©2012 –2018, Texas Instruments Incorporated4Terminal Configuration andFunctions\n4.1 PinDiagrams\nFigure 4-1shows the48-pin RGZ package fortheMSP430FR596x andMSP430FR596x1 MCUs.\nNOTE: TIrecommends connecting theQFN package padtoVSS.\nNOTE: Ondevices with UART BSL: P2.0: BSLTX; P2.1: BSLRX\nNOTE: Ondevices with I2CBSL: P1.6: BSLSDA; P1.7: BSLSCL\nFigure 4-1.48-Pin RGZ Package (Top View) –MSP430FR596x andMSP430FR596x1\n1 P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/VREF-/VeREF-\n2 P1.1/TA0.2/TA1CLK/COUT/A1/C1/VREF+/VeREF+\n3 P1.2/TA1.1/TA0CLK/COUT/A2/C2\n4 P3.0/A12/C12\n5 P3.1/A13/C13\n6 P3.2/A14/C14\n7 P3.3/A15/C15\n8 P1.3/TA1.2/UCB0STE/A3/C3\n9 P1.4/TB0.1/UCA0STE/A4/C4\n10 P1.5/TB0.2/UCA0CLK/A5/C5\n11\nPJ.0/TDO/TB0OUTH/SMCLK/SRSCG1/C612\nPJ.1/TDI/TCLK/MCLK/SRSCG0/C713\nPJ.2/TMS/ACLK/SROSCOFF/C814\nPJ.3/TCK/SRCPUOFF/C915 16\nP4.1/A917\nP2.5/TB0.0/UCA1TXD/UCA1SIMO18\nP2.6/TB0.1/UCA1RXD/UCA1SOMI19\nTEST/SBWTCK20\nRST/NMI/SBWTDIO21 P2.0/TB0.6/UCA0TXD/UCA0SIMO/TB0CLK/ACLK22 P2.1/TB0.0/UCA0RXD/UCA0SOMI/TB0.023 P2.2/TB0.2/UCB0CLK24 P3.4/TB0.3/SMCLK25 P3.5/TB0.4/COUT26 P3.6/TB0.527 P3.7/TB0.628 P1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.029 P1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.030 P4.4/TB0.531\nDVSS\n32\nDVCC\n33\nP2.7\n34\nP2.3/TA0.0/UCA1STE/A6/C10\n35\nP2.4/TA1.0/UCA1CLK/A7/C11\n36\nAVSS\n37\nPJ.4/LFXIN\n38\nPJ.5/LFXOUT\n39\nAVSS\n40\nAVCC\nP4.0/A8\n8MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Terminal Configuration andFunctions Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 4-2shows the40-pin RHA package fortheMSP430FR594x and MSP430FR594x1 MCUs (LFXT\nonly).\nNOTE: TIrecommends connecting theQFN package padtoVSS.\nNOTE: Ondevices with UART BSL: P2.0: BSLTX; P2.1: BSLRX\nNOTE: Ondevices with I2CBSL: P1.6: BSLSDA; P1.7: BSLSCL\nFigure 4-2.40-Pin RHA Package (Top View) –MSP430FR594x andMSP430FR594x1\n1 PJ.4/LFXIN\n2 PJ.5/LFXOUT\n3 AVSS\n4 AVCC\n5 P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/VREF-/VeREF-\n6 P1.1/TA0.2/TA1CLK/COUT/A1/C1/VREF+/VeREF+\n7 P1.2/TA1.1/TA0CLK/COUT/A2/C2\n8 P3.0/A12/C12\n9 P3.1/A13/C13\n10 P3.2/A14/C14\n11 P3.3/A15/C15\n12 P1.3/TA1.2/UCB0STE/A3/C3\n13 P1.4/TB0.1/UCA0STE/A4/C4\n14 P1.5/TB0.2/UCA0CLK/A5/C5\n15 PJ.0/TDO/TB0OUTH/SMCLK/SRSCG1/C6\n16 PJ.1/TDI/TCLK/MCLK/SRSCG0/C7\n17 PJ.2/TMS/ACLK/SROSCOFF/C8\n18 PJ.3/TCK/SRCPUOFF/C9\n19 P2.5/TB0.0/UCA1TXD/UCA1SIMO 20 P2.6/TB0.1/UCA1RXD/UCA1SOMI21 TEST/SBWTCK22 RST/NMI/SBWTDIO23 P2.0/TB0.6/UCA0TXD/UCA0SIMO/TB0CLK/ACLK24 P2.1/TB0.0/UCA0RXD/UCA0SOMI/TB0.025 P2.2/TB0.2/UCB0CLK26 P3.4/TB0.3/SMCLK27 P3.5/TB0.4/COUT28 P3.6/TB0.529 P3.7/TB0.630 P1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.031 P1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.032 P4.4/TB0.533 DVSS34 DVCC35 P2.736 P2.3/TA0.0/UCA1STE/A6/C1037 P2.4/TA1.0/UCA1CLK/A7/C1138 AVSS\n9MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Terminal Configuration andFunctions Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 4-3shows the38-pin DApackage fortheMSP430FR594x MCUs (LFXT only).\nNOTE: Ondevices with UART BSL: P2.0: BSLTX; P2.1: BSLRX\nFigure 4-3.38-Pin DAPackage (Top View) –MSP430FR594x\n1 P1.0/TA0.1/DMAE0/A0/C0/VREF-/VeREF-\n2 P1.1/TA0.2/TA1CLK/COUT/A1/C1/VREF+/VeREF+\n3 P1.2/TA1.1/TA0CLK/COUT/A2/C2\n4 P3.0/A12/C12\n5 P3.1/A13/C13\n6 P3.2/A14/C14\n7 P3.3/A15/C15\n8 P1.3/TA1.2/UCB0STE/A3/C3\n9 P1.4/TB0.1/UCA0STE/A4/C4\n10 P1.5/TB0.2/UCA0CLK/A5/C5\n11\nPJ.0/TDO/TB0OUTH/SMCLK/SRSCG1/C612\nPJ.1/TDI/TCLK/MCLK/SRSCG0/C713\nPJ.2/TMS/ACLK/SROSCOFF/C814\nPJ.3/TCK/SRCPUOFF/C915\nP4.0/A816\nP4.1/A917\nP2.5/TB0.0/UCA1TXD/UCA1SIMO18\nP2.6/TB0.1/UCA1RXD/UCA1SOMI19\nTEST/SBWTCK20\nRST/NMI/SBWTDIO21 P2.0/TB0.6/UCA0TXD/UCA0SIMO/TB0CLK/ACLK22 P2.1/TB0.0/UCA0RXD/UCA0SOMI/TB0.023 P2.2/TB0.2/UCB0CLK24 P3.4/TB0.3/SMCLK25 P3.5/TB0.4/COUT26 P3.6/TB0.527 P3.7/TB0.628 P1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.029 P1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.030 P4.4/TB0.531\nDVSS\n32\nDVCC\n33\nP2.7\n34\nP2.3/TA0.0/UCA1STE/A6/C10\n35\nP2.4/TA1.0/UCA1CLK/A7/C11\n36\nAVSS\n37\nPJ.6/HFXIN\n38\nPJ.7/HFXOUT\n39\nAVSS\n40\nAVCC\n10MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Terminal Configuration andFunctions Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 4-4shows the40-pin RHA package fortheMSP430FR595x MCUs (HFXT only).\nNOTE: TIrecommends connecting theQFN package padtoVSS.\nNOTE: Ondevices with UART BSL: P2.0: BSLTX; P2.1: BSLRX\nFigure 4-4.40-Pin RHA Package (Top View) –MSP430FR595x\n1 PJ.6/HFXIN\n2 PJ.7/HFXOUT\n3 AVSS\n4 AVCC\n5 P1.0/TA0.1/DMAE0/A0/C0/VREF-/VeREF-\n6 P1.1/TA0.2/TA1CLK/COUT/A1/C1/VREF+/VeREF+\n7 P1.2/TA1.1/TA0CLK/COUT/A2/C2\n8 P3.0/A12/C12\n9 P3.1/A13/C13\n10 P3.2/A14/C14\n11 P3.3/A15/C15\n12 P1.3/TA1.2/UCB0STE/A3/C3\n13 P1.4/TB0.1/UCA0STE/A4/C4\n14 P1.5/TB0.2/UCA0CLK/A5/C5\n15 PJ.0/TDO/TB0OUTH/SMCLK/SRSCG1/C6\n16 PJ.1/TDI/TCLK/MCLK/SRSCG0/C7\n17 PJ.2/TMS/ACLK/SROSCOFF/C8\n18 PJ.3/TCK/SRCPUOFF/C9\n19 P2.5/TB0.0/UCA1TXD/UCA1SIMO 20 P2.6/TB0.1/UCA1RXD/UCA1SOMI21 TEST/SBWTCK22 RST/NMI/SBWTDIO23 P2.0/TB0.6/UCA0TXD/UCA0SIMO/TB0CLK/ACLK24 P2.1/TB0.0/UCA0RXD/UCA0SOMI/TB0.025 P2.2/TB0.2/UCB0CLK26 P3.4/TB0.3/SMCLK27 P3.5/TB0.4/COUT28 P3.6/TB0.529 P3.7/TB0.630 P1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.031 P1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.032 P4.4/TB0.533 DVSS34 DVCC35 P2.736 P2.3/TA0.0/UCA1STE/A6/C1037 P2.4/TA1.0/UCA1CLK/A7/C1138 AVSS\n11MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Terminal Configuration andFunctions Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 4-5shows the38-pin DApackage fortheMSP430FR595x MCUs (HFXT only).\nNOTE: Ondevices with UART BSL: P2.0: BSLTX; P2.1: BSLRX\nFigure 4-5.38-Pin DAPackage (Top View) –MSP430FR595x\n12MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Terminal Configuration andFunctions Copyright ©2012 –2018, Texas Instruments Incorporated(1) I=input, O=output\n(2) N/A=notavailable4.2 Signal Descriptions\nTable 4-1describes thesignals foralldevice variants andpackage options.\nTable 4-1.Signal Descriptions\nTERMINAL\nI/O(1)DESCRIPTION\nNAMENO.(2)\nRGZ RHA DA\nP1.0/TA0.1/DMAE0/\nRTCCLK/A0/C0/VREF-/\nVeREF-1 1 5 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTA0 CCR1 capture: CCI1A input, compare: Out1\nExternal DMA trigger\nRTC clock calibration output (not available onMSP430FR5x5x devices)\nAnalog input A0forADC\nComparator input C0\nOutput ofnegative reference voltage\nInput foranexternal negative reference voltage totheADC\nP1.1/TA0.2/TA1CLK/\nCOUT/A1/C1/VREF+/\nVeREF+2 2 6 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTA0 CCR2 capture: CCI2A input, compare: Out2\nTA1 input clock\nComparator output\nAnalog input A1forADC\nComparator input C1\nOutput ofpositive reference voltage\nInput foranexternal positive reference voltage totheADC\nP1.2/TA1.1/TA0CLK/\nCOUT/A2/C23 3 7 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTA1 CCR1 capture: CCI1A input, compare: Out1\nTA0 input clock\nComparator output\nAnalog input A2forADC\nComparator input C2\nP3.0/A12/C12 4 4 8 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nAnalog input A12 forADC\nComparator input C12\nP3.1/A13/C13 5 5 9 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nAnalog input A13 forADC\nComparator input C13\nP3.2/A14/C14 6 6 10 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nAnalog input A14 forADC\nComparator input C14\nP3.3/A15/C15 7 7 11 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nAnalog input A15 forADC\nComparator input C15\nP4.7 8 N/A N/A I/O General-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nP1.3/TA1.2/UCB0STE/\nA3/C39 8 12 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTA1 CCR2 capture: CCI2A input, compare: Out2\nSlave transmit enable –eUSCI_B0 SPImode\nAnalog input A3forADC\nComparator input C3\n13MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Terminal Configuration andFunctions Copyright ©2012 –2018, Texas Instruments IncorporatedTable 4-1.Signal Descriptions (continued)\nTERMINAL\nI/O(1)DESCRIPTION\nNAMENO.(2)\nRGZ RHA DA\nP1.4/TB0.1/UCA0STE/\nA4/C410 9 13 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR1 capture: CCI1A input, compare: Out1\nSlave transmit enable –eUSCI_A0 SPImode\nAnalog input A4forADC\nComparator input C4\nP1.5/TB0.2/UCA0CLK/\nA5/C511 10 14 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR2 capture: CCI2A input, compare: Out2\nClock signal input –eUSCI_A0 SPIslave mode,\nClock signal output –eUSCI_A0 SPImaster mode\nAnalog input A5forADC\nComparator input C5\nPJ.0/TDO/TB0OUTH/\nSMCLK/SRSCG1/C612 11 15 I/OGeneral-purpose digital I/O\nTest data output port\nSwitch allPWM outputs high impedance input –TB0\nSMCLK output\nLow-Power Debug: CPU Status Register BitSCG1\nComparator input C6\nPJ.1/TDI/TCLK/MCLK/\nSRSCG0/C713 12 16 I/OGeneral-purpose digital I/O\nTest data input ortestclock input\nMCLK output\nLow-Power Debug: CPU Status Register BitSCG0\nComparator input C7\nPJ.2/TMS/ACLK/\nSROSCOFF/C814 13 17 I/OGeneral-purpose digital I/O\nTest mode select\nACLK output\nLow-Power Debug: CPU Status Register BitOSCOFF\nComparator input C8\nPJ.3/TCK/\nSRCPUOFF/C915 14 18 I/OGeneral-purpose digital I/O\nTest clock\nLow-Power Debug: CPU Status Register BitCPUOFF\nComparator input C9\nP4.0/A8 16 15 N/A I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nAnalog input A8forADC\nP4.1/A9 17 16 N/A I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nAnalog input A9forADC\nP4.2/A10 18 N/A N/A I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nAnalog input A10 forADC\nP4.3/A11 19 N/A N/A I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nAnalog input A11 forADC\nP2.5/TB0.0/UCA1TXD/\nUCA1SIMO20 17 19 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR0 capture: CCI0B input, compare: Out0\nTransmit data –eUSCI_A1 UART mode\nSlave in,master out–eUSCI_A1 SPImode\n14MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Terminal Configuration andFunctions Copyright ©2012 –2018, Texas Instruments IncorporatedTable 4-1.Signal Descriptions (continued)\nTERMINAL\nI/O(1)DESCRIPTION\nNAMENO.(2)\nRGZ RHA DA\nP2.6/TB0.1/UCA1RXD/\nUCA1SOMI21 18 20 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR1 compare: Out1\nReceive data –eUSCI_A1 UART mode\nSlave out,master in–eUSCI_A1 SPImode\nTEST/SBWTCK 22 19 21 ITest mode pin–select digital I/OonJTAG pins\nSpy-Bi-Wire input clock\nRST/NMI/SBWTDIO 23 20 22 I/OReset input active low\nNonmaskable interrupt input\nSpy-Bi-Wire data input/output\nP2.0/TB0.6/UCA0TXD/\nUCA0SIMO/TB0CLK/\nACLK24 21 23 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR6 capture: CCI6B input, compare: Out6\nTransmit data –eUSCI_A0 UART mode\nBSL Transmit (UART BSL)\nSlave in,master out–eUSCI_A0 SPImode\nTB0 clock input\nACLK output\nP2.1/TB0.0/UCA0RXD/\nUCA0SOMI/TB0.025 22 24 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR0 capture: CCI0A input, compare: Out0\nReceive data –eUSCI_A0 UART mode\nBSL receive (UART BSL)\nSlave out,master in–eUSCI_A0 SPImode\nTB0 CCR0 capture: CCI0A input, compare: Out0\nP2.2/TB0.2/UCB0CLK 26 23 25 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR2 compare: Out2\nClock signal input –eUSCI_B0 SPIslave mode\nClock signal output –eUSCI_B0 SPImaster mode\nP3.4/TB0.3/SMCLK 27 24 26 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR3 capture: CCI3A input, compare: Out3\nSMCLK output\nP3.5/TB0.4/COUT 28 25 27 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR4 capture: CCI4A input, compare: Out4\nComparator output\nP3.6/TB0.5 29 26 28 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR5 capture: CCI5A input, compare: Out5\nP3.7/TB0.6 30 27 29 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR6 capture: CCI6A input, compare: Out6\nP1.6/TB0.3/UCB0SIMO/\nUCB0SDA/TA0.031 28 30 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR3 capture: CCI3B input, compare: Out3\nSlave in,master out–eUSCI_B0 SPImode\nI2Cdata –eUSCI_B0 I2Cmode\nBSL Data (I2CBSL)\nTA0 CCR0 capture: CCI0A input, compare: Out0\n15MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Terminal Configuration andFunctions Copyright ©2012 –2018, Texas Instruments IncorporatedTable 4-1.Signal Descriptions (continued)\nTERMINAL\nI/O(1)DESCRIPTION\nNAMENO.(2)\nRGZ RHA DA\nP1.7/TB0.4/UCB0SOMI/\nUCB0SCL/TA1.032 29 31 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0 CCR4 capture: CCI4B input, compare: Out4\nSlave out,master in–eUSCI_B0 SPImode\nI2Cclock –eUSCI_B0 I2Cmode\nBSL clock (I2CBSL)\nTA1 CCR0 capture: CCI0A input, compare: Out0\nP4.4/TB0.5 33 30 32 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTB0CCR5 capture: CCI5B input, compare: Out5\nP4.5 34 N/A N/A I/O General-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nP4.6 35 N/A N/A I/O General-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nDVSS 36 31 33 Digital ground supply\nDVCC 37 32 34 Digital power supply\nP2.7 38 33 35 I/O General-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nP2.3/TA0.0/UCA1STE/\nA6/C1039 34 36 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTA0 CCR0 capture: CCI0B input, compare: Out0\nSlave transmit enable –eUSCI_A1 SPImode\nAnalog input A6forADC\nComparator input C10\nP2.4/TA1.0/UCA1CLK/\nA7/C1140 35 37 I/OGeneral-purpose digital I/Owith port interrupt andwakeup from LPMx.5\nTA1 CCR0 capture: CCI0B input, compare: Out0\nClock signal input –eUSCI_A1 SPIslave mode\nClock signal output –eUSCI_A1 SPImaster mode\nAnalog input A7forADC\nComparator input C11\nAVSS 41 36 38 Analog ground supply\nPJ.6/HFXIN 42 37 1 I/OGeneral-purpose digital I/O\nInput forhigh-frequency crystal oscillator HFXT (inRHA andDApackages:\nMSP430FR595x devices only)\nPJ.7/HFXOUT 43 38 2 I/OGeneral-purpose digital I/O\nOutput forhigh-frequency crystal oscillator HFXT (inRHA andDApackages:\nMSP430FR595x devices only)\nAVSS 44 N/A N/A Analog ground supply\nPJ.4/LFXIN 45 37 1 I/OGeneral-purpose digital I/O\nInput forlow-frequency crystal oscillator LFXT (inRHA andDApackages:\nMSP430FR594x devices only)\nPJ.5/LFXOUT 46 38 2 I/OGeneral-purpose digital I/O\nOutput oflow-frequency crystal oscillator LFXT (inRHA andDApackages:\nMSP430FR594x devices only)\nAVSS 47 39 3 Analog ground supply\nAVCC 48 40 4 Analog power supply\nQFN Pad Pad Pad N/A QFN package exposed thermal pad. TIrecommends connection toVSS.\n16MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Terminal Configuration andFunctions Copyright ©2012 –2018, Texas Instruments Incorporated4.3 PinMultiplexing\nPin multiplexing forthese devices iscontrolled byboth register settings and operating modes (for\nexample, ifthedevice isintest mode). Fordetails ofthesettings foreach pinand diagrams ofthe\nmultiplexed ports, seeSection 6.11.\n4.4 Connection ofUnused Pins\nTable 4-2lists thecorrect termination ofallunused pins.\n(1) Any unused pinwith asecondary function thatisshared with general-purpose I/Oshould follow the\nPx.0 toPx.7 unused pinconnection guidelines.\n(2) The pulldown capacitor should notexceed 2.2nFwhen using devices inSpy-Bi-Wire mode orin4-\nwire JTAG mode with TItools likeFET interfaces orGANG programmers. IfJTAG orSpy-Bi-Wire\naccess isnotneeded, uptoa10-nF pulldown capacitor may beused.Table 4-2.Connection ofUnused Pins(1)\nPIN POTENTIAL COMMENT\nAVCC DVCC\nAVSS DVSS\nPx.0 toPx.7 Open Settoport function, output direction (PxDIR.n =1)\nRST/NMI DVCCorVCC 47-kΩpullup orinternal pullup selected with 2.2-nF (10-nF(2))pulldown\nPJ.0/TDO\nPJ.1/TDI\nPJ.2/TMS\nPJ.3/TCKOpenThe JTAG pins areshared with general-purpose I/Ofunction (PJ.x). Ifnot\nused asJTAG pins, these pins should beswitched toport function, output\ndirection. When used asJTAG pins, these pins should remain open.\nTEST Open This pinalways hasaninternal pulldown enabled.\n17MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Voltage differences between DVCC andAVCC exceeding thespecified limits may cause malfunction ofthedevice including erroneous\nwrites toRAM andFRAM.\n(3) Allvoltages referenced toVSS.\n(4) Higher temperature may beapplied during board soldering according tothecurrent JEDEC J-STD-020 specification with peak reflow\ntemperatures nothigher than classified onthedevice label ontheshipping boxes orreels.5Specifications\n5.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVoltage applied atDVCC andAVCC pins toVSS –0.3 4.1 V\nVoltage difference between DVCC andAVCC pins(2)±0.3 V\nVoltage applied toanypin(3)–0.3VCC+0.3V\n(4.1 Max)V\nDiode current atanydevice pin ±2 mA\nStorage temperature, Tstg(4)–40 125 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Pins listed as\n±1000 Vmay actually have higher performance.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Pins listed as±250V\nmay actually have higher performance.5.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±250\n(1) TIrecommends powering AVCC andDVCC pins from thesame source. Ataminimum, during power up,power down, anddevice\noperation, thevoltage difference between AVCC andDVCC must notexceed thelimits specified inAbsolute Maximum Ratings .\nExceeding thespecified limits may cause malfunction ofthedevice including erroneous writes toRAM andFRAM.\n(2) See Table 5-1foradditional important information.\n(3) Modules may have adifferent supply voltage range specification. See thespecification oftherespective module inthisdata sheet.\n(4) The minimum supply voltage isdefined bythesupervisor SVS levels. See Table 5-2forthevalues.\n(5) Connect alow-ESR capacitor with atleast thevalue specified andamaximum tolerance of20% asclose aspossible totheDVCC pin.\n(6) Modules may have adifferent maximum input clock specification. See thespecification oftherespective module inthisdata sheet.\n(7) DCO settings andHFcrystals with atypical value less orequal thespecified MAX value arepermitted.\n(8) Wait states only occur onactual FRAM accesses; thatis,onFRAM cache misses. RAM andperipheral accesses arealways executed\nwithout wait states.\n(9) DCO settings andHFcrystals with atypical value less orequal thespecified MAX value arepermitted. Ifaclock sources with alarger\ntypical value isused, theclock must bedivided intheclock system.5.3 Recommended Operating Conditions\nTypical data arebased onVCC=3.0V,TA=25°C(unless otherwise noted)\nMIN NOM MAX UNIT\nVCCSupply voltage range applied atallDVCC andAVCC\npins(1)(2)(3) 1.8(4)3.6 V\nVSS Supply voltage applied atallDVSS andAVSS pins 0 V\nTA Operating free-air temperature –40 85 °C\nTJ Operating junction temperature –40 85 °C\nCDVCC Capacitor value atDVCC(5)1–20% µF\nfSYSTEM Processor frequency (maximum MCLK frequency)(6)NoFRAM wait states\n(NWAITSx =0)0 8(7)\nMHz\nWith FRAM wait states\n(NWAITSx =1)(8) 0 16(9)\nfACLK Maximum ACLK frequency 50 kHz\nfSMCLK Maximum SMCLK frequency 16(9)MHz\n18MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated(1) Allinputs aretiedto0VortoVCC.Outputs donotsource orsink anycurrent.\n(2) Characterized with program executing typical data processing.\nfACLK =32768 Hz,fMCLK =fSMCLK =fDCOatspecified frequency, except for12MHz. For12MHz, fDCO=24MHz and\nfMCLK =fSMCLK =fDCO/2.\nAtMCLK frequencies above 8MHz, theFRAM requires wait states. When wait states arerequired, theeffective MCLK frequency\n(fMCLK,eff )decreases. The effective MCLK frequency also depends onthecache hitratio. SMCLK isnotaffected bythenumber ofwait\nstates orthecache hitratio.\nThe following equation canbeused tocompute fMCLK,eff :\nfMCLK,eff =fMCLK /[wait states ×(1–cache hitratio) +1]\nForexample, with 1wait state and75% cache hitratio, fMCKL,eff =fMCLK /[1×(1–0.75) +1]=fMCLK /1.25.\n(3) Represents typical program execution. Program anddata reside entirely inFRAM. Allexecution isfrom FRAM.\n(4) Program resides inFRAM. Data resides inSRAM. Average current dissipation varies with cache hit-to-miss ratio asspecified. Cache hit\nratio represents number cache accesses divided bythetotal number ofFRAM accesses. Forexample, a75% ratio implies three of\nevery four accesses isfrom cache, andtheremaining areFRAM accesses.\n(5) See Figure 5-1fortypical curves. Each characteristic equation shown inthegraph iscomputed using theleast squares method forbest\nlinear fitusing thetypical data from Section 5.4.\n(6) Program anddata reside entirely inRAM. Allexecution isfrom RAM.\n(7) Program anddata reside entirely inRAM. Allexecution isfrom RAM. FRAM isoff.5.4 Active Mode Supply Current IntoVCCExcluding External Current\nover recommended operating free-air temperature (unless otherwise noted)(1)(2)\nPARAMETEREXECUTION\nMEMORYVCCFREQUENCY (fMCLK =fSMCLK )\nUNIT1MHz\n0wait states\n(NWAITSx =0)4MHz\n0wait states\n(NWAITSx =0)8MHz\n0wait states\n(NWAITSx =0)12MHz\n1wait states\n(NWAITSx =1)16MHz\n1wait states\n(NWAITSx =1)\nTYP MAX TYP MAX TYP MAX TYP MAX TYP MAX\nIAM, FRAM_UNI\n(Unified memory)(3) FRAM 3.0V 210 640 1220 1475 1845 µA\nIAM, FRAM (0%)(4)(5)FRAM\n0%cache hit\nratio3.0V 370 1280 2510 2080 2650 µA\nIAM, FRAM (50%)(4)(5)FRAM\n50% cache hit\nratio3.0V 240 745 1440 1575 1990 µA\nIAM, FRAM (66%)(4)(5)FRAM\n66% cache hit\nratio3.0V 200 560 1070 1300 1620 µA\nIAM, FRAM (75%)(4)(5)FRAM\n75% cache hit\nratio3.0V 170 255 480 890 1085 1155 1310 1420 1620 µA\nIAM, FRAM (100%)(4)(5)FRAM\n100% cache hit\nratio3.0V 110 235 420 640 730 µA\nIAM, RAM(6)RAM 3.0V 130 320 585 890 1070 µA\nIAM, RAM only(7)(5)RAM 3.0V 100 180 290 555 860 1040 1300 µA\n050010001500200025003000\n0 1 2 3 4 5 6 7 8 9Active Mode Current (µA)\nMCLK Frequency (MHz)I(AM,0%)\nI(AM,50%)\nI(AM,66%)\nI(AM,75%)\nI(AM,100%)\nI(AM,RAMonly)\nC001I(AM,75%) [µA] = 103 f [MHz] + 68 ×\n19MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.5 Typical Characteristics –Active Mode Supply Currents\nNOTE: I(AM, cache hitratio): Program resides inFRAM. Data resides inSRAM. Average current dissipation varies with\ncache hit-to-miss ratio asspecified. Cache hitratio represents number cache accesses divided bythetotal number of\nFRAM accesses. Forexample, a75% ratio implies three ofevery four accesses isfrom cache, andtheremaining are\nFRAM accesses.\nNOTE: I(AM, RAMonly): Program anddata reside entirely inRAM. Allexecution isfrom RAM. FRAM isoff.\nFigure 5-1.Typical Active Mode Supply Currents vsMCLK frequency, NoWait States\n(1) Allinputs aretiedto0VortoVCC.Outputs donotsource orsink anycurrent.\n(2) Current forwatchdog timer clocked bySMCLK included.\nfACLK =32768 Hz,fMCLK =0MHz, fSMCLK =fDCOatspecified frequency, except for12MHz. For12MHz, fDCO=24MHz andfSMCLK =\nfDCO/2.5.6 Low-Power Mode (LPM0, LPM1) Supply Currents IntoVCCExcluding External Current\nover recommended operating free-air temperature (unless otherwise noted)(1)(2)\nPARAMETER VCCFREQUENCY (fSMCLK )\nUNIT 1MHz 4MHz 8MHz 12MHz 16MHz\nTYP MAX TYP MAX TYP MAX TYP MAX TYP MAX\nILPM02.2V 70 95 150 250 215\nµA\n3.0V 80 115 105 160 260 225 260\nILPM12.2V 35 60 115 215 180\nµA\n3.0V 35 60 60 115 215 180 205\n20MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated(1) Allinputs aretiedto0VortoVCC.Outputs donotsource orsink anycurrent.\n(2) Notapplicable fordevices with HFcrystal oscillator only.\n(3) Characterized with aMicro Crystal MS1V-T1K crystal with aload capacitance of12.5 pF.The internal andexternal load capacitance are\nchosen toclosely match therequired 12.5-pF load.\n(4) Low-power mode 2,crystal oscillator testconditions:\nCurrent forwatchdog timer clocked byACLK andRTC clocked byXT1 areincluded. Current forbrownout andSVS areincluded.\nCPUOFF =1,SCG0 =0SCG1 =1,OSCOFF =0(LPM2),\nfXT1=32768 Hz,fACLK =fXT1,fMCLK =fSMCLK =0MHz\n(5) Characterized with aSSP-T7-FL (SMD) crystal with aload capacitance of3.7pF.The internal andexternal load capacitance arechosen\ntoclosely match therequired 3.7-pF load.\n(6) Low-power mode 2,VLO testconditions:\nCurrent forwatchdog timer clocked byACLK isincluded. RTC disabled (RTCHOLD =1).Current forbrownout andSVS areincluded.\nCPUOFF =1,SCG0 =0SCG1 =1,OSCOFF =0(LPM2),\nfXT1=0Hz,fACLK =fVLO,fMCLK =fSMCLK =0MHz\n(7) Low-power mode 3,12-pF crystal, excludes SVS testconditions:\nCurrent forwatchdog timer clocked byACLK andRTC clocked byXT1 areincluded. Current forbrownout isincluded. SVS disabled\n(SVSHE =0).\nCPUOFF =1,SCG0 =1SCG1 =1,OSCOFF =0(LPM3),\nfXT1=32768 Hz,fACLK =fXT1,fMCLK =fSMCLK =0MHz\n(8) Low-power mode 3,3.7-pF crystal, excludes SVS testconditions:\nCurrent forwatchdog timer clocked byACLK andRTC clocked byXT1 areincluded. Current forbrownout isincluded. SVS disabled\n(SVSHE =0).\nCPUOFF =1,SCG0 =1SCG1 =1,OSCOFF =0(LPM3),\nfXT1=32768 Hz,fACLK =fXT1,fMCLK =fSMCLK =0MHz\n(9) Low-power mode 3,VLO, excludes SVS testconditions:\nCurrent forwatchdog timer clocked byACLK isincluded. RTC disabled (RTCHOLD =1).Current forbrownout isincluded. SVS is\ndisabled (SVSHE =0).\nCPUOFF =1,SCG0 =1SCG1 =1,OSCOFF =0(LPM3),\nfXT1=0Hz,fACLK =fVLO,fMCLK =fSMCLK =0MHz\n(10) Low-power mode 4,includes SVS testconditions:\nCurrent forbrownout andSVS areincluded (SVSHE =1).\nCPUOFF =1,SCG0 =1SCG1 =1,OSCOFF =1(LPM4),\nfXT1=0Hz,fACLK =0Hz,fMCLK =fSMCLK =0MHz\n(11) Low-power mode 4,excludes SVS testconditions:\nCurrent forbrownout isincluded. SVS isdisabled (SVSHE =0).\nCPUOFF =1,SCG0 =1SCG1 =1,OSCOFF =1(LPM4),\nfXT1=0Hz,fACLK =0Hz,fMCLK =fSMCLK =0MHz5.7 Low-Power Mode (LPM2, LPM3, LPM4) Supply Currents (Into VCC)Excluding External\nCurrent\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)(1)\nPARAMETER VCC–40°C 25°C 60°C 85°C\nUNIT\nTYP MAX TYP MAX TYP MAX TYP MAX\nILPM2,XT12Low-power mode 2,12-pF\ncrystal(2)(3)(4)2.2V 0.5 0.9 2.2 6.1\nμA\n3.0V 0.5 0.9 1.8 2.2 6.1 17\nILPM2,XT3.7Low-power mode 2,3.7-pF\ncyrstal(2)(5)(4)2.2V 0.5 0.9 2.2 6.0\nμA\n3.0V 0.5 0.9 2.2 6.0\nILPM2,VLOLow-power mode 2,VLO,\nincludes SVS(6)2.2V 0.3 0.7 1.9 5.8\nμA\n3.0V 0.3 0.7 1.6 1.9 5.8 16.7\nILPM3,XT12Low-power mode 3,12-pF\ncrystal, excludes SVS(2)(3)\n(7)2.2V 0.5 0.6 0.9 1.85\nμA\n3.0V 0.5 0.6 0.9 0.9 1.85 4.9\nILPM3,XT3.7Low-power mode 3,3.7-pF\ncyrstal, excludes SVS(2)(5)\n(8)\n(also seeFigure 5-2)2.2V 0.4 0.5 0.8 1.7\nμA\n3.0V 0.4 0.5 0.8 1.7\nILPM3,VLOLow-power mode 3,\nVLO, excludes SVS(9)2.2V 0.3 0.4 0.7 1.6\nμA\n3.0V 0.3 0.4 0.7 0.7 1.6 4.7\nILPM4,SVSLow-power mode 4,includes\nSVS(10)\n(also seeFigure 5-3)2.2V 0.4 0.5 0.8 1.7\nμA\n3.0V 0.4 0.5 0.8 0.8 1.7 4.8\nILPM4Low-power mode 4,\nexcludes SVS(11)2.2V 0.2 0.3 0.6 1.5\nμA\n3.0V 0.2 0.3 0.6 0.6 1.5 4.6\n21MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedLow-Power Mode (LPM2, LPM3, LPM4) Supply Currents (Into VCC)Excluding External\nCurrent (continued)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)(1)\nPARAMETER VCC–40°C 25°C 60°C 85°C\nUNIT\nTYP MAX TYP MAX TYP MAX TYP MAX\nIIDLE,GroupAAdditional idlecurrent ifone\normore modules from Group\nA(see Table 6-3)are\nactivated inLPM3 orLPM4.3.0V 0.02 0.33 1.3μA\nIIDLE,GroupBAdditional idlecurrent ifone\normore modules from Group\nB(see Table 6-3)are\nactivated inLPM3 orLPM43.0V 0.015 0.25 1.0μA\n(1) Allinputs aretiedto0VortoVCC.Outputs donotsource orsink anycurrent.\n(2) Notapplicable fordevices with HFcrystal oscillator only.\n(3) Characterized with aMicro Crystal MS1V-T1K crystal with aload capacitance of12.5 pF.The internal andexternal load capacitance are\nchosen toclosely match therequired 12.5-pF load.\n(4) Low-power mode 3.5,12-pF crystal, includes SVS testconditions:\nCurrent forRTC clocked byXT1 isincluded. Current forbrownout andSVS areincluded (SVSHE =1).Core regulator isdisabled.\nPMMREGOFF =1,CPUOFF =1,SCG0 =1SCG1 =1,OSCOFF =1(LPMx.5),\nfXT1=32768 Hz,fACLK =fXT1,fMCLK =fSMCLK =0MHz\n(5) Characterized with aSSP-T7-FL (SMD) crystal with aload capacitance of3.7pF.The internal andexternal load capacitance arechosen\ntoclosely match therequired 3.7-pF load.\n(6) Low-power mode 3.5,3.7-pF crystal, excludes SVS testconditions:\nCurrent forRTC clocked byXT1 isincluded. Current forbrownout isincluded. SVS isdisabled (SVSHE =0).Core regulator isdisabled.\nPMMREGOFF =1,CPUOFF =1,SCG0 =1SCG1 =1,OSCOFF =1(LPMx.5),\nfXT1=32768 Hz,fACLK =fXT1,fMCLK =fSMCLK =0MHz\n(7) Low-power mode 4.5,includes SVS testconditions:\nCurrent forbrownout andSVS areincluded (SVSHE =1).Core regulator isdisabled.\nPMMREGOFF =1,CPUOFF =1,SCG0 =1SCG1 =1,OSCOFF =1(LPMx.5),\nfXT1=0Hz,fACLK =0Hz,fMCLK =fSMCLK =0MHz\n(8) Low-power mode 4.5,excludes SVS testconditions:\nCurrent forbrownout isincluded. SVS isdisabled (SVSHE =0).Core regulator isdisabled.\nPMMREGOFF =1,CPUOFF =1,SCG0 =1SCG1 =1,OSCOFF =1(LPMx.5),\nfXT1=0Hz,fACLK =0Hz,fMCLK =fSMCLK =0MHz5.8 Low-Power Mode (LPM3.5, LPM4.5) Supply Currents (Into VCC)Excluding External Current\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)(1)\nPARAMETER VCC–40°C 25°C 60°C 85°C\nUNIT\nTYP MAX TYP MAX TYP MAX TYP MAX\nILPM3.5,XT12Low-power mode 3.5,12-pF\ncrystal, includes SVS(2)(3)(4)2.2V 0.4 0.45 0.5 0.7\nμA\n3.0V 0.4 0.45 0.7 0.5 0.7 1.2\nILPM3.5,XT3.7Low-power mode 3.5,3.7-pF\ncyrstal, excludes SVS(2)(5)(6)\n(also seeFigure 5-4)2.2V 0.2 0.25 0.3 0.45\nμA\n3.0V 0.2 0.25 0.3 0.5\nILPM4.5,SVSLow-power mode 4.5,\nincludes SVS(7)\n(also seeFigure 5-5)2.2V 0.2 0.2 0.2 0.3\nμA\n3.0V 0.2 0.2 0.4 0.2 0.3 0.55\nILPM4.5Low-power mode 4.5,\nexcludes SVS(8)\n(also seeFigure 5-5)2.2V 0.02 0.02 0.02 0.08\nμA\n3.0V 0.02 0.02 0.02 0.08 0.35\n00.10.20.30.40.5\n-50.00 0.00 50.00 100.00LPM3.5 Supply Current (µA)\nTemperature (°C)3.0 V, SVS off\n2.2 V, SVS off\nC003\n00.10.20.30.40.5\n-50.00 0.00 50.00 100.00LPM4.5 Supply Current (µA)\nTemperature (°C)3.0 V, SVS on\n2.2 V, SVS on\n3.0 V, SVS off\n2.2 V, SVS off\nC004\n00.20.40.60.811.21.41.61.82\n-50.00 0.00 50.00 100.00LPM3 Supply Current (µA)\nTemperature (°C)3.0 V, SVS on\n2.2 V, SVS on\n3.0 V, SVS off\n2.2 V, SVS off\nC003\n00.20.40.60.811.21.41.61.82\n-50.00 0.00 50.00 100.00LPM4 Supply Current (µA)\nTemperature (°C)3.0 V, SVS on\n2.2 V, SVS on\nC001\n22MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.9 Typical Characteristics, Low-Power Mode Supply Currents\nFigure 5-2.LPM3,XT3.7 Supply Current vsTemperature Figure 5-3.LPM4,SVS Supply Current vsTemperature\nFigure 5-4.LPM3.5,XT3.7 Supply Current vsTemperature Figure 5-5.LPM4.5 Supply Current vsTemperature\n23MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated(1) Forother module currents notlisted here, seethemodule specific parameter sections.5.10 Typical Characteristics, Current Consumption perModule(1)\nMODULE TEST CONDITIONS REFERENCE CLOCK MIN TYP MAX UNIT\nTimer_A Module input clock 3 μA/MHz\nTimer_B Module input clock 5 μA/MHz\neUSCI_A UART mode Module input clock 5.5 μA/MHz\neUSCI_A SPImode Module input clock 3.5 μA/MHz\neUSCI_B SPImode Module input clock 3.5 μA/MHz\neUSCI_B I2Cmode, 100kbaud Module input clock 3.5 μA/MHz\nRTC_B 32kHz 100 nA\nMPY Only from start toendofoperation MCLK 25 μA/MHz\nAES Only from start toendofoperation MCLK 21 μA/MHz\nCRC Only from start toendofoperation MCLK 2.5 μA/MHz\n(1) The junction-to-ambient thermal resistance under natural convection isobtained inasimulation onaJEDEC-standard, High-K board, as\nspecified inJESD51-7, inanenvironment described inJESD51-2a.\n(2) The junction-to-case (top) thermal resistance isobtained bysimulating acold plate testonthepackage top.Nospecific JEDEC-\nstandard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\n(3) The junction-to-board thermal resistance isobtained bysimulating inanenvironment with aringcold plate fixture tocontrol thePCB\ntemperature, asdescribed inJESD51-8.\n(4) The junction-to-case (bottom) thermal resistance isobtained bysimulating acold plate testontheexposed (power) pad. Nospecific\nJEDEC standard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.5.11 Thermal Resistance Characteristics\nTHERMAL METRIC PACKAGE VALUE UNIT\nθJA Junction-to-ambient thermal resistance, stillair(1)\nQFN-48 (RGZ)30.6 °C/W\nθJC(TOP) Junction-to-case (top) thermal resistance(2)17.2 °C/W\nθJB Junction-to-board thermal resistance(3)7.2 °C/W\nΨJB Junction-to-board thermal characterization parameter 7.2 °C/W\nΨJT Junction-to-top thermal characterization parameter 0.2 °C/W\nθJC(BOTTOM) Junction-to-case (bottom) thermal resistance(4)1.2 °C/W\nθJA Junction-to-ambient thermal resistance, stillair(1)\nQFN-40 (RHA)30.1 °C/W\nθJC(TOP) Junction-to-case (top) thermal resistance(2)18.7 °C/W\nθJB Junction-to-board thermal resistance(3)6.4 °C/W\nΨJB Junction-to-board thermal characterization parameter 6.3 °C/W\nΨJT Junction-to-top thermal characterization parameter 0.3 °C/W\nθJC(BOTTOM) Junction-to-case (bottom) thermal resistance(4)1.5 °C/W\nθJA Junction-to-ambient thermal resistance, stillair(1)\nTSSOP-38 (DA)65.5 °C/W\nθJC(TOP) Junction-to-case (top) thermal resistance(2)12.5 °C/W\nθJB Junction-to-board thermal resistance(3)32.3 °C/W\nΨJB Junction-to-board thermal characterization parameter 31.8 °C/W\nΨJT Junction-to-top thermal characterization parameter 0.3 °C/W\nθJC(BOTTOM) Junction-to-case (bottom) thermal resistance(4)N/A °C/W\n00.511.52\n1 10 100 1000 10000 100000Brownout Power-Down Level (V)\nSupply Voltage Power-Down Slope (V/s)VVCC_BOR- for reliable\ndevice start-upProcess-Temperature Corner Case 1\nTypical\nProcess-Temperature Corner Case 2\nMIN Limit\n24MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12 Timing andSwitching Characteristics\n5.12.1 Power Supply Sequencing\nTIrecommends powering AVCC and DVCC pins from thesame source. Ataminimum, during power up,\npower down, anddevice operation, thevoltage difference between AVCC andDVCC must notexceed the\nlimits specified inAbsolute Maximum Ratings .Exceeding thespecified limits may cause malfunction ofthe\ndevice including erroneous writes toRAM andFRAM.\nAtpower up,thedevice does notstart executing code before thesupply voltage reaches VSVSH+ ifthe\nsupply rises monotonically tothislevel.\nTable 5-1lists thereset power ramp requirements.\n(1) Incase ofasupply voltage brownout, thedevice supply voltages need toramp down tothespecified brownout power-down level\nVVCC_BOR- before thevoltage isramped upagain toensure areliable device start-up andperformance according tothedata sheet\nincluding thecorrect operation oftheon-chip SVS module.\n(2) Fast supply voltage changes cantrigger aBOR reset even within therecommended supply voltage range. Toavoid unwanted BOR\nresets, thesupply voltage must change byless than 0.05 Vpermicrosecond (±0.05 V/µs).Following thedata sheet recommendation for\ncapacitor CDVCC should limit theslopes accordingly.\n(3) The brownout levels aremeasured with aslowly changing supply. With faster slopes theMIN level required toreset thedevice properly\ncandecrease to0V.Use thegraph inFigure 5-6toestimate theVVCC_BOR- level based onthedown slope ofthesupply voltage. After\nremoving VCC thedown slope canbeestimated based onthecurrent consumption andthecapacitance onDVCC: dV/dt =I/Cwith\ndV/dt: slope, I:current, C:capacitance.\n(4) The brownout levels aremeasured with aslowly changing supply.Table 5-1.Brownout andDevice Reset Power Ramp Requirements\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVVCC_BOR – Brownout power-down level(1)(2)|dDV CC/dt|<3V/s(3)0.7 1.66 V\n|dDV CC/dt|>300V/s(3)0 V\nVVCC_BOR+ Brownout power-up level(2)|dDV CC/dt|<3V/s(4)0.79 1.68 V\nFigure 5-6.Brownout Power-Down Level vsSupply Voltage Down Slope\n25MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-2lists thecharacteristics oftheSVS.\n(1) Foradditional information, seetheDynamic Voltage Scaling Power Solution forMSP430 Devices With Single-Channel LDO Reference\nDesign .Table 5-2.SVS\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISVSH,LPM SVS Hcurrent consumption, lowpower modes 170 300 nA\nVSVSH- SVS Hpower-down level(1)1.75 1.80 1.85 V\nVSVSH+ SVS Hpower-up level(1)1.77 1.88 1.99 V\nVSVSH_hys SVS Hhysteresis 40 120 mV\ntPD,SVSH, AM SVS Hpropagation delay, active mode dVVcc/dt=–10mV/µs 10 µs\n5.12.2 Reset Timing\nTable 5-11 lists therequired reset input timing.\n(1) Notapplicable ifRST/NMI pinconfigured asNMI.Table 5-3.Reset Input\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nVCC MIN MAX UNIT\nt(RST) External reset pulse duration onRST(1)2.2V,3.0V 2 µs\n26MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12.3 Clock Specifications\nTable 5-4lists thecharacteristics oftheLFXT.\n(1) Toimprove EMI ontheLFXT oscillator, observe thefollowing guidelines.\n•Keep thetrace between thedevice andthecrystal asshort aspossible.\n•Design agood ground plane around theoscillator pins.\n•Prevent crosstalk from other clock ordata lines intooscillator pins LFXIN andLFXOUT.\n•Avoid running PCB traces underneath oradjacent totheLFXIN andLFXOUT pins.\n•Use assembly materials andprocesses thatavoid anyparasitic load ontheoscillator LFXIN andLFXOUT pins.\n•Ifconformal coating isused, ensure thatitdoes notinduce capacitive orresistive leakage between theoscillator pins.\n(2) When LFXTBYPASS isset,LFXT circuits areautomatically powered down. Input signal isadigital square wave with parametrics\ndefined intheSchmitt-trigger Inputs section ofthisdata sheet. Duty cycle requirements aredefined byDCLFXT, SW.\n(3) Maximum frequency ofoperation oftheentire device cannot beexceeded.\n(4) Oscillation allowance isbased onasafety factor of5forrecommended crystals. The oscillation allowance isafunction ofthe\nLFXTDRIVE settings andtheeffective load. Ingeneral, comparable oscillator allowance canbeachieved based onthefollowing\nguidelines, butshould beevaluated based ontheactual crystal selected fortheapplication:\n•ForLFXTDRIVE ={0},CL,eff=3.7pF.\n•ForLFXTDRIVE ={1},CL,eff=6pF\n•ForLFXTDRIVE ={2},6pF≤CL,eff≤9pF\n•ForLFXTDRIVE ={3},9pF≤CL,eff≤12.5 pF\n(5) This represents alltheparasitic capacitance present attheLFXIN andLFXOUT terminals, respectively, including parasitic bond and\npackage capacitance. The effective load capacitance, CL,effcanbecomputed asCIN×COUT/(CIN+COUT),where CINandCOUTarethe\ntotal capacitance attheLFXIN andLFXOUT terminals, respectively.\n(6) Requires external capacitors atboth terminals tomeet theeffective load capacitance specified bycrystal manufacturers. Recommended\neffective load capacitance values supported are3.7pF,6pF,9pF,and12.5 pF.Maximum shunt capacitance of1.6pF.The PCB adds\nadditional capacitance, soitmust also beconsidered intheoverall capacitance. Verify thattherecommended effective load capacitance\noftheselected crystal ismet.Table 5-4.Low-Frequency Crystal Oscillator, LFXT(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nIVCC.LFXT Current consumptionfOSC=32768 Hz,\nLFXTBYPASS =0,LFXTDRIVE ={0},\nTA=25°C,CL,eff=3.7pF,ESR≈44kΩ\n3.0V180\nnAfOSC=32768 Hz,\nLFXTBYPASS =0,LFXTDRIVE ={1},\nTA=25°C,CL,eff=6pF,ESR≈40kΩ185\nfOSC=32768 Hz,\nLFXTBYPASS =0,LFXTDRIVE ={2},\nTA=25°C,CL,eff=9pF,ESR≈40kΩ225\nfOSC=32768 Hz,\nLFXTBYPASS =0,LFXTDRIVE ={3},\nTA=25°C,CL,eff=12.5 pF,ESR≈40kΩ330\nfLFXT LFXT oscillator crystal frequency LFXTBYPASS =0 32768 Hz\nDCLFXT LFXT oscillator duty cycleMeasured atACLK,\nfLFXT =32768 Hz30% 70%\nfLFXT,SWLFXT oscillator logic-level\nsquare-wave input frequencyLFXTBYPASS =1(2)(3)10.5 32.768 50 kHz\nDCLFXT, SWLFXT oscillator logic-level\nsquare-wave input duty cycleLFXTBYPASS =1 30% 70%\nOALFXTOscillation allowance for\nLFcrystals(4)LFXTBYPASS =0,LFXTDRIVE ={1},\nfLFXT =32768 Hz,CL,eff=6pF210\nkΩ\nLFXTBYPASS =0,LFXTDRIVE ={3},\nfLFXT =32768 Hz,CL,eff=12.5 pF300\nCLFXINIntegrated load capacitance at\nLFXIN terminal(5)(6) 2 pF\nCLFXOUTIntegrated load capacitance at\nLFXOUT terminal(5)(6) 2 pF\n27MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-4.Low-Frequency Crystal Oscillator, LFXT(1)(continued)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\n(7) Includes start-up counter of1024 clock cycles.\n(8) Frequencies above theMAX specification donotsetthefault flag. Frequencies between theMIN andMAX specification may setthe\nflag. Astatic condition orstuck atfault condition sets theflag.\n(9) Measured with logic-level input frequency butalso applies tooperation with crystals.tSTART,LFXT Start-up time(7)fOSC=32768 Hz,\nLFXTBYPASS =0,LFXTDRIVE ={0},\nTA=25°C,CL,eff=3.7pF3.0V 800\nms\nfOSC=32768 Hz,\nLFXTBYPASS =0,LFXTDRIVE ={3},\nTA=25°C,CL,eff=12.5 pF3.0V 1000\nfFault,LFXT Oscillator fault frequency(8)(9)0 3500 Hz\nTable 5-5lists thecharacteristics oftheHFXT.\n(1) Toimprove EMI ontheHFXT oscillator, observe thefollowing guidelines.\n•Keep thetraces between thedevice andthecrystal asshort aspossible.\n•Design agood ground plane around theoscillator pins.\n•Prevent crosstalk from other clock ordata lines intooscillator pins HFXIN andHFXOUT.\n•Avoid running PCB traces underneath oradjacent totheHFXIN andHFXOUT pins.\n•Use assembly materials andprocesses thatavoid anyparasitic load ontheoscillator HFXIN andHFXOUT pins.\n•Ifconformal coating isused, ensure thatitdoes notinduce capacitive orresistive leakage between theoscillator pins.\n(2) HFFREQ ={0}isnotsupported forHFXT crystal mode ofoperation.\n(3) Maximum frequency ofoperation oftheentire device cannot beexceeded.\n(4) When HFXTBYPASS isset,HFXT circuits areautomatically powered down. Input signal isadigital square wave with parametrics\ndefined intheSchmitt-trigger Inputs section ofthisdata sheet. Duty cycle requirements aredefined byDCHFXT, SW.Table 5-5.High-Frequency Crystal Oscillator, HFXT(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nIDVCC.HFXTHFXT oscillator\ncrystal current HF\nmode attypical\nESRfOSC=4MHz,\nHFXTBYPASS =0,HFXTDRIVE =0,HFFREQ =1(2)\nTA=25°C,CL,eff=18pF,Typical ESR, Cshunt\n3.0V75\nμAfOSC=8MHz,\nHFXTBYPASS =0,HFXTDRIVE =1,HFFREQ =1,\nTA=25°C,CL,eff=18pF,Typical ESR, Cshunt120\nfOSC=16MHz,\nHFXTBYPASS =0,HFXTDRIVE =2,HFFREQ =2,\nTA=25°C,CL,eff=18pF,Typical ESR, Cshunt190\nfOSC=24MHz,\nHFXTBYPASS =0,HFXTDRIVE =3,HFFREQ =3,\nTA=25°C,CL,eff=18pF,Typical ESR, Cshunt250\nfHFXTHFXT oscillator\ncrystal frequency,\ncrystal modeHFXTBYPASS =0,HFFREQ =1(2)(3)4 8\nMHz HFXTBYPASS =0,HFFREQ =2(3)8.01 16\nHFXTBYPASS =0,HFFREQ =3(3)16.01 24\nDCHFXTHFXT oscillator\nduty cycleMeasured atSMCLK, fHFXT =16MHz 40% 50% 60%\nfHFXT,SWHFXT oscillator\nlogic-level square-\nwave input\nfrequency, bypass\nmodeHFXTBYPASS =1,HFFREQ =0(4)(3)0.9 4\nMHzHFXTBYPASS =1,HFFREQ =1(4)(3)4.01 8\nHFXTBYPASS =1,HFFREQ =2(4)(3)8.01 16\nHFXTBYPASS =1,HFFREQ =3(4)(3)16.01 24\nDCHFXT, SWHFXT oscillator\nlogic-level square-\nwave input duty\ncycleHFXTBYPASS =1 40% 60%\n28MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-5.High-Frequency Crystal Oscillator, HFXT(1)(continued)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\n(5) Includes start-up counter of1024 clock cycles.\n(6) This represents alltheparasitic capacitance present attheHFXIN andHFXOUT terminals, respectively, including parasitic bond and\npackage capacitance. The effective load capacitance, CL,effcanbecomputed asCIN×COUT/(CIN+COUT),where CINandCOUTarethe\ntotal capacitance attheHFXIN andHFXOUT terminals, respectively.\n(7) Requires external capacitors atboth terminals tomeet theeffective load capacitance specified bycrystal manufacturers. Recommended\neffective load capacitance values supported are14pF,16pF,and18pF.Maximum shunt capacitance of7pF.The PCB adds\nadditional capacitance, soitmust also beconsidered intheoverall capacitance. Verify thattherecommended effective load capacitance\noftheselected crystal ismet.\n(8) Frequencies above theMAX specification donotsetthefault flag. Frequencies between theMIN andMAX might settheflag. Astatic\ncondition orstuck atfault condition settheflag.\n(9) Measured with logic-level input frequency butalso applies tooperation with crystals.tSTART,HFXT Start-up time(5)fOSC=4MHz,\nHFXTBYPASS =0,HFXTDRIVE =0,HFFREQ =1,\nTA=25°C,CL,eff=16pF3.0V 1.6\nms\nfOSC=24MHz ,\nHFXTBYPASS =0,HFXTDRIVE =3,HFFREQ =3,\nTA=25°C,CL,eff=16pF3.0V 0.6\nCHFXINIntegrated load\ncapacitance at\nHFXIN terminaI(6)\n(7)2 pF\nCHFXOUTIntegrated load\ncapacitance at\nHFXOUT\nterminaI(6)(7)2 pF\nfFault,HFXTOscillator fault\nfrequency(8)(9) 0 800 kHz\n29MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-6lists thecharacteristics oftheDCO.\n(1) After awakeup from LPM1, LPM2, LPM3, orLPM4, theDCO frequency fDCOmight exceed thespecified frequency range forafewclock\ncycles byupto5%before settling intothespecified steady-state frequency range.\n(2) Calculated using theboxmethod: (MAX( –40ºCto85ºC)–MIN( –40ºCto85ºC))/MIN( –40ºCto85ºC)/(85ºC–(–40ºC))Table 5-6.DCO\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfDCO1DCO frequency range\n1MHz, trimmedMeasured atSMCLK, divide by1,\nDCORSEL =0,DCOFSEL =0,\nDCORSEL =1,DCOFSEL =01 ±3.5% MHz\nfDCO2.7DCO frequency range\n2.7MHz, trimmedMeasured atSMCLK, divide by1,\nDCORSEL =0,DCOFSEL =12.667 ±3.5% MHz\nfDCO3.5DCO frequency range\n3.5MHz, trimmedMeasured atSMCLK, divide by1,\nDCORSEL =0,DCOFSEL =23.5 ±3.5% MHz\nfDCO4DCO frequency range\n4MHz, trimmedMeasured atSMCLK, divide by1,\nDCORSEL =0,DCOFSEL =34 ±3.5% MHz\nfDCO5.3DCO frequency range\n5.3MHz, trimmedMeasured atSMCLK, divide by1,\nDCORSEL =0,DCOFSEL =4,\nDCORSEL =1,DCOFSEL =15.333 ±3.5% MHz\nfDCO7DCO frequency range\n7MHz, trimmedMeasured atSMCLK, divide by1,\nDCORSEL =0,DCOFSEL =5,\nDCORSEL =1,DCOFSEL =27 ±3.5% MHz\nfDCO8DCO frequency range\n8MHz, trimmedMeasured atSMCLK, divide by1,\nDCORSEL =0,DCOFSEL =6,\nDCORSEL =1,DCOFSEL =38 ±3.5% MHz\nfDCO16DCO frequency range\n16MHz, trimmedMeasured atSMCLK, divide by1,\nDCORSEL =1,DCOFSEL =416 ±3.5%(1)MHz\nfDCO21DCO frequency range\n21MHz, trimmedMeasured atSMCLK, divide by2,\nDCORSEL =1,DCOFSEL =521 ±3.5%(1)MHz\nfDCO24DCO frequency range\n24MHz, trimmedMeasured atSMCLK, divide by2,\nDCORSEL =1,DCOFSEL =624 ±3.5%(1)MHz\nfDCO,DC Duty cycleMeasured atSMCLK, divide by1,\nnoexternal divide, all\nDCORSEL/DCOFSEL settings except\nDCORSEL =1,DCOFSEL =5and\nDCORSEL =1,DCOFSEL =648% 50% 52%\ntDCO, JITTER DCO jitterBased onfsignal =10kHz andDCO used\nfor12-bit SAR ADC sampling source.\nThis achieves >74dBSNR duetojitter\n(that is,itislimited byADC\nperformance).2 3 ns\ndfDCO/dT DCO temperature drift(2)3.0V 0.01 %/ºC\n30MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-7lists thecharacteristics oftheVLO.\n(1) Calculated using theboxmethod: (MAX( –40ºCto85°C)–MIN( –40ºCto85°C))/MIN( –40ºCto85°C)/(85°C–(–40°C))\n(2) Calculated using theboxmethod: (MAX(1.8 Vto3.6V)–MIN(1.8 Vto3.6V))/MIN(1.8 Vto3.6V)/(3.6 V–1.8V)Table 5-7.Internal Very-Low-Power Low-Frequency Oscillator (VLO)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIVLO Current consumption 100 nA\nfVLO VLO frequency Measured atACLK 6 9.4 14 kHz\ndfVLO/dT VLO frequency temperature drift Measured atACLK(1)0.2 %/°C\ndfVLO/dVCC VLO frequency supply voltage drift Measured atACLK(2)0.7 %/V\nfVLO,DC Duty cycle Measured atACLK 40% 50% 60%\nTable 5-8lists thecharacteristics oftheMODOSC.\n(1) Calculated using theboxmethod: (MAX( –40ºCto85°C)–MIN( –40ºCto85°C))/MIN( –40ºCto85°C)/(85°C–(–40°C))\n(2) Calculated using theboxmethod: (MAX(1.8 Vto3.6V)–MIN(1.8 Vto3.6V))/MIN(1.8 Vto3.6V)/(3.6 V–1.8V)Table 5-8.Module Oscillator (MODOSC)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIMODOSC Current consumption Enabled 25 μA\nfMODOSC MODOSC frequency 4.0 4.8 5.4 MHz\nfMODOSC /dT MODOSC frequency temperature drift(1)0.08 %/℃\nfMODOSC /dV CCMODOSC frequency supply voltage\ndrift(2) 1.4 %/V\nDCMODOSC Duty cycle Measured atSMCLK, divide by1 40% 50% 60%\n31MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12.4 Wake-up Characteristics\nTable 5-9listthedevice wake-up times.\n(1) The wake-up time ismeasured from theedge ofanexternal wake-up signal (forexample, port interrupt orwake-up event) tothefirst\nexternally observable MCLK clock edge. MCLK issourced bytheDCO andtheMCLK divider issettodivide-by-1 (DIVMx =000b,\nfMCLK =fDCO).This time includes theactivation oftheFRAM during wakeup.\n(2) The wake-up time ismeasured from theedge ofanexternal wake-up signal (forexample, port interrupt orwake-up event) until thefirst\ninstruction oftheuser program isexecuted.Table 5-9.Wake-up Times From Low-Power Modes andReset\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETERTEST\nCONDITIONSVCC MIN TYP MAX UNIT\ntWAKE-UP FRAM(Additional) wake-up time toactivate theFRAM\ninAMifpreviously disabled bytheFRAM\ncontroller orfrom anLPM ifimmediate\nactivation isselected forwakeup6 10μs\ntWAKE-UP LPM0 Wake-up time from LPM0 toactive mode(1)2.2V,3.0V400+\n1.5/fDCOns\ntWAKE-UP LPM1 Wake-up time from LPM1 toactive mode(1)2.2V,3.0V 6 μs\ntWAKE-UP LPM2 Wake-up time from LPM2 toactive mode(1)2.2V,3.0V 6 μs\ntWAKE-UP LPM3 Wake-up time from LPM3 toactive mode(1)2.2V,3.0V 7 10μs\ntWAKE-UP LPM4 Wake-up time from LPM4 toactive mode(1)2.2V,3.0V 7 10μs\ntWAKE-UP LPM3.5 Wake-up time from LPM3.5 toactive mode(2)2.2V,3.0V 250 350μs\ntWAKE-UP LPM4.5 Wake-up time from LPM4.5 toactive mode(2)SVSHE =1 2.2V,3.0V 250 350μs\nSVSHE =0 2.2V,3.0V 1 1.5 ms\ntWAKE-UP-RSTWake-up time from aRST pintriggered reset to\nactive mode(2) 2.2V,3.0V 250 350μs\ntWAKE-UP-BOR Wake-up time from power-up toactive mode(2)2.2V,3.0V 1 1.5 ms\nTable 5-10 listthetypical wake-up charges.\n(1) Charge used during thewake-up time from agiven low-power mode toactive mode. This does notinclude theenergy required inactive\nmode (forexample, foraninterrupt service routine).\n(2) Charge required until start ofuser code. This does notinclude theenergy required toreconfigure thedevice.Table 5-10. Typical Wake-up Charge(1)\nalso seeFigure 5-7andFigure 5-8\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nQWAKE-UP FRAMCharge used foractivating theFRAM inAMorduring wakeup\nfrom LPM0 ifpreviously disabled bytheFRAM controller.15.1 nAs\nQWAKE-UP LPM0Charge used forwakeup from LPM0 toactive mode (with FRAM\nactive)4.4 nAs\nQWAKE-UP LPM1Charge used forwakeup from LPM1 toactive mode (with FRAM\nactive)15.1 nAs\nQWAKE-UP LPM2Charge used forwakeup from LPM2 toactive mode (with FRAM\nactive)15.3 nAs\nQWAKE-UP LPM3Charge used forwakeup from LPM3 toactive mode (with FRAM\nactive)16.5 nAs\nQWAKE-UP LPM4Charge used forwakeup from LPM4 toactive mode (with FRAM\nactive)16.5 nAs\nQWAKE-UP LPM3.5 Charge used forwakeup from LPM3.5 toactive mode(2)76 nAs\nQWAKE-UP LPM4.5 Charge used forwakeup from LPM4.5 toactive mode(2)SVSHE =1 77 nAs\nSVSHE =0 77.5 nAs\nQWAKE-UP-RESET Charge used forreset from RST orBOR event toactive mode(2)75 nAs\n0.101.0010.00100.001000.0010000.00\n0.001 0.01 0.1 1 10 100 1000 10000 100000Average Wake-up Current (µA)\nWake-up Frequency (Hz)LPM0\nLPM1\nLPM2,XT12\nLPM3,XT12\nLPM3.5,XT12\n0.101.0010.00100.001000.0010000.00\n0.001 0.01 0.1 1 10 100 1000 10000 100000Average Wake-up Current (µ A)\nWake-up Frequency (Hz)LPM0\nLPM1\nLPM2,XT12\nLPM3,XT12\nLPM3.5,XT12\n32MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12.4.1 Typical Characteristics, Average LPM Currents vsWake-up Frequency\nNOTE: The average wakeup current does notinclude theenergy required inactive mode; forexample, foraninterrupt\nservice routine ortoreconfigure thedevice.\nFigure 5-7.Average LPM Currents vsWake-up Frequency at25°C\nNOTE: The average wakeup current does notinclude theenergy required inactive mode; forexample, foraninterrupt\nservice routine ortoreconfigure thedevice.\nFigure 5-8.Average LPM Currents vsWake-up Frequency at85°C\n33MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12.5 Digital I/Os\nTable 5-11 lists thecharacteristics ofthedigital inputs.\n(1) Iftheport pins PJ.4/LFXIN andPJ.5/LFXOUT areused asdigital I/Os, they areconnected bya4-pF capacitor anda35-MΩresistor in\nseries. Atfrequencies ofapproximately 1kHz andlower, the4-pF capacitor canaddtothepincapacitance ofPJ.4/LFXIN and/or\nPJ.5/LFXOUT.\n(2) The input leakage current ismeasured with VSSorVCCapplied tothecorresponding pins, unless otherwise noted.\n(3) The input leakage ofthedigital port pins ismeasured individually. The port pinisselected forinput, andthepullup orpulldown resistor is\ndisabled.\n(4) Anexternal signal sets theinterrupt flagevery time theminimum interrupt pulse duration t(int)ismet. Itmay besetbytrigger signals\nshorter than t(int).\n(5) Notapplicable ifRST/NMI pinconfigured asNMI.Table 5-11. Digital Inputs\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVIT+ Positive-going input threshold voltage2.2V 1.2 1.65\nV\n3.0V 1.65 2.25\nVIT– Negative-going input threshold voltage2.2V 0.55 1.00\nV\n3.0V 0.75 1.35\nVhys Input voltage hysteresis (VIT+–VIT–)2.2V 0.44 0.98\nV\n3.0V 0.60 1.30\nRPull Pullup orpulldown resistorForpullup: VIN=VSS\nForpulldown: VIN=VCC20 35 50 kΩ\nCI,dig Input capacitance, digital only port pins VIN=VSSorVCC 3 pF\nCI,anaInput capacitance, port pins with shared analog\nfunctions(1) VIN=VSSorVCC 5 pF\nIlkg(Px.y) High-impedance input leakage current See(2)(3) 2.2V,\n3.0V–20 +20 nA\nt(int)External interrupt timing (external trigger pulse\nduration tosetinterrupt flag)(4)Ports with interrupt capability\n(see Section 1.4and\nSection 4.2)2.2V,\n3.0V20 ns\nt(RST) External reset pulse duration onRST(5) 2.2V,\n3.0V2 µs\n34MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-12 lists thecharacteristics ofthedigital outputs.\n(1) The maximum total current, I(OHmax) andI(OLmax) ,foralloutputs combined should notexceed ±48mAtohold themaximum voltage drop\nspecified.\n(2) The maximum total current, I(OHmax) andI(OLmax) ,foralloutputs combined should notexceed ±100mAtohold themaximum voltage\ndrop specified.\n(3) The port canoutput frequencies atleast uptothespecified limit, andtheport might support higher frequencies.\n(4) Aresistive divider with 2×R1andR1=1.6kΩbetween VCCandVSSisused asload. The output isconnected tothecenter tapofthe\ndivider. CL=20pFisconnected from theoutput toVSS.\n(5) The output voltage reaches atleast 10% and90% VCCatthespecified toggle frequency.Table 5-12. Digital Outputs\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted) (also seeFigure 5-\n9,Figure 5-10,Figure 5-11,andFigure 5-12)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVOH High-level output voltageI(OHmax) =–1mA(1)\n2.2VVCC–0.25 VCC\nVI(OHmax) =–3mA(2)VCC–0.60 VCC\nI(OHmax) =–2mA(1)\n3.0VVCC–0.25 VCC\nI(OHmax) =–6mA(2)VCC–0.60 VCC\nVOL Low-level output voltageI(OLmax) =1mA(1)\n2.2VVSS VSS+0.25\nVI(OLmax) =3mA(2)VSS VSS+0.60\nI(OLmax) =2mA(1)\n3.0VVSS VSS+0.25\nI(OLmax) =6mA(2)VSS VSS+0.60\nfPx.y Port output frequency (with load)(3)CL=20pF,RL(4)(5)2.2V 16\nMHz\n3.0V 16\nfPort_CLK Clock output frequency(3)ACLK, MCLK, orSMCLK at\nconfigured output port,\nCL=20pF(5)2.2V 16\nMHz\n3.0V 16\ntrise,digPort output risetime, digital only port\npinsCL=20pF2.2V 4 15\nns\n3.0V 3 15\ntfall,digPort output falltime, digital only port\npinsCL=20pF2.2V 4 15\nns\n3.0V 3 15\ntrise,anaPort output risetime, port pins with\nshared analog functionsCL=20pF2.2V 6 15\nns\n3.0V 4 15\ntfall,anaPort output falltime, port pins with\nshared analog functionsCL=20pF2.2V 6 15\nns\n3.0V 4 15\n-15-10-50\n0 0.5 1 1.5 2High-Level Output Current (mA)\nHigh-Level Output Voltage (V)25°C\n85°C\nC001P1.1\n-30-20-100\n0 0.5 1 1.5 2 2.5 3High-Level Output Current (mA)\nHigh-Level Output Voltage (V)25°C\n85°C\nC001P1.1\n051015\n0 0.5 1 1.5 2Low-Level Output Current (mA)\nLow-Level Output Voltage (V)25°C\n85°C\nC001P1.1\n0102030\n0 0.5 1 1.5 2 2.5 3Low-Level Output Current (mA)\nLow-Level Output Voltage (V)25°C\n85°C\nC001P1.1\n35MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12.5.1 Typical Characteristics, Digital Outputs at3.0Vand2.2V\nVCC=2.2V\nFigure 5-9.Typical Low-Level Output Current vs\nLow-Level Output VoltageVCC=3.0V\nFigure 5-10. Typical Low-Level Output Current vs\nLow-Level Output Voltage\nVCC=2.2V\nFigure 5-11. Typical High-Level Output Current vs\nHigh-Level Output VoltageVCC=3.0V\nFigure 5-12. Typical High-Level Output Current vs\nHigh-Level Output Voltage\n1001000\n10 100Pin Oscillator Frequency (kHz)\nExternal Load Capacitance (pF) (Including Board)Fitted\n25°C\n85°C\nC002\n1001000\n10 100Pin Oscillator Frequency (kHz)\nExternal Load Capacitance (pF) (Including Board)Fitted\n25°C\n85°C\nC002\n36MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-13 lists thefrequencies ofthepinoscillator.\n(1) CListheexternal load capacitance connected from theoutput toVSSandincludes allparasitic effects such asPCB traces.Table 5-13. Pin-Oscillator Frequency, Ports Px\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted) (see Figure 5-13\nandFigure 5-14)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfoPx.y Pin-oscillator frequencyPx.y, CL=10pF(1)\n3.0V1640\nkHz\nPx.y, CL=20pF(1)870\n5.12.5.2 Typical Characteristics, Pin-Oscillator Frequency\nVCC=2.2V One output active atatime.\nFigure 5-13. Typical Oscillation Frequency vsLoad CapacitanceVCC=3.0V One output active atatime.\nFigure 5-14. Typical Oscillation Frequency vsLoad Capacitance\n37MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12.6 Timer_A andTimer_B\nTable 5-14 lists thecharacteristics oftheTimer_A.\nTable 5-14. Timer_A\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfTA Timer_A input clock frequencyInternal: SMCLK orACLK,\nExternal: TACLK,\nDuty cycle =50% ±10%2.2V,\n3.0V16 MHz\ntTA,cap Timer_A capture timingAllcapture inputs, minimum pulse\nduration required forcapture2.2V,\n3.0V20 ns\nTable 5-15 lists thecharacteristics oftheTimer_B.\nTable 5-15. Timer_B\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfTB Timer_B input clock frequencyInternal: SMCLK orACLK,\nExternal: TBCLK,\nDuty cycle =50% ±10%2.2V,\n3.0V16 MHz\ntTB,cap Timer_B capture timingAllcapture inputs, minimum pulse\nduration required forcapture2.2V,\n3.0V20 ns\n38MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12.7 eUSCI\nTable 5-16 lists thesupported clock frequencies oftheeUSCI inUART mode.\nTable 5-16. eUSCI (UART Mode) Clock Frequency\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nfeUSCI eUSCI input clock frequencyInternal: SMCLK orACLK,\nExternal: UCLK,\nDuty cycle =50% ±10%16 MHz\nfBITCLKBITCLK clock frequency\n(equals baud rate inMBaud)4 MHz\nTable 5-17 lists thedeglitch times oftheeUSCI inUART mode.\n(1) Pulses ontheUART receive input (UCxRX) shorter than theUART receive deglitch time aresuppressed. Thus theselected deglitch\ntime canlimit themaximum usable baud rate. Toensure thatpulses arecorrectly recognized, their duration should exceed the\nmaximum specification ofthedeglitch time.Table 5-17. eUSCI (UART Mode)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\ntt UART receive deglitch time(1)UCGLITx =0\n2.2V,3.0V5 30\nnsUCGLITx =1 20 90\nUCGLITx =2 35 160\nUCGLITx =3 50 220\nTable 5-18 lists thesupported clock frequencies oftheeUSCI inSPImaster mode.\nTable 5-18. eUSCI (SPI Master Mode) Clock Frequency\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nfeUSCI eUSCI input clock frequencyInternal: SMCLK orACLK,\nDuty cycle =50% ±10%16 MHz\n39MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-19 lists thecharacteristics oftheeUSCI inSPImaster mode.\n(1) fUCxCLK =1/2tLO/HI with tLO/HI =max(t VALID,MO(eUSCI) +tSU,SI(Slave) ,tSU,MI(eUSCI) +tVALID,SO(Slave) )\nFortheslave parameters tSU,SI(Slave) andtVALID,SO(Slave) ,seetheSPIparameters oftheattached slave.\n(2) Specifies thetime todrive thenext valid data totheSIMO output after theoutput changing UCLK clock edge. See thetiming diagrams\ninFigure 5-15 andFigure 5-16.\n(3) Specifies how long data ontheSIMO output isvalid after theoutput changing UCLK clock edge. Negative values indicate thatthedata\nontheSIMO output canbecome invalid before theoutput changing clock edge observed onUCLK. See thetiming diagrams inFigure 5-\n15andFigure 5-16.Table 5-19. eUSCI (SPI Master Mode)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted) (see note(1))\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\ntSTE,LEAD STE lead time, STE active toclock UCSTEM =1,UCMODEx =01or10 1 UCxCLK\ncycles tSTE,LAG STE lagtime, lastclock toSTE inactive UCSTEM =1,UCMODEx =01or10 1\ntSTE,ACCSTE access time, STE active toSIMO\ndata outUCSTEM =0,UCMODEx =01or10 2.2V,3.0V 60 ns\ntSTE,DISSTE disable time, STE inactive to\nSOMI high impedanceUCSTEM =0,UCMODEx =01or10 2.2V,3.0V 60 ns\ntSU,MI SOMI input data setup time2.2V 35\nns\n3.0V 35\ntHD,MI SOMI input data hold time2.2V 0\nns\n3.0V 0\ntVALID,MO SIMO output data valid time(2)UCLK edge toSIMO valid, CL=20pF2.2V 10\nns\n3.0V 10\ntHD,MO SIMO output data hold time(3)CL=20pF2.2V 0\nns\n3.0V 0\ntSU,MItHD,MIUCLK\nSOMI\nSIMOtVALID,MOCKPL = 0\nCKPL = 1\ntLOW/HIGH tLOW/HIGH1/fUCxCLKtSTE,LEAD tSTE,LAG\ntSTE,ACCUCMODEx = 01\nUCMODEx = 10STE\ntHD,MO\ntSTE,DIS\ntSU,MI\ntHD,MIUCLK\nSOMI\nSIMOtVALID,MOCKPL = 0\nCKPL = 1\ntLOW/HIGH tLOW/HIGH1/fUCxCLKSTE tSTE,LEAD tSTE,LAGUCMODEx = 01\nUCMODEx = 10\ntHD,MO\ntSTE,ACC tSTE,DIS\n40MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 5-15. SPIMaster Mode, CKPH =0\nFigure 5-16. SPIMaster Mode, CKPH =1\n41MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-20 lists thecharacteristics oftheeUSCI inSPIslave mode.\n(1) fUCxCLK =1/2t LO/HI with tLO/HI≥max(t VALID,MO(Master) +tSU,SI(eUSCI) ,tSU,MI(Master) +tVALID,SO(eUSCI) )\nForthemaster parameters tSU,MI(Master) andtVALID,MO(Master) ,seetheSPIparameters oftheattached master.\n(2) Specifies thetime todrive thenext valid data totheSOMI output after theoutput changing UCLK clock edge. See thetiming diagrams\ninFigure 5-17 andFigure 5-18.\n(3) Specifies how long data ontheSOMI output isvalid after theoutput changing UCLK clock edge. See thetiming diagrams inFigure 5-17\nandFigure 5-18.Table 5-20. eUSCI (SPI Slave Mode)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted) (see Note(1))\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\ntSTE,LEAD STE lead time, STE active toclock2.2V 45\nns\n3.0V 40\ntSTE,LAG STE lagtime, lastclock toSTE inactive2.2V 0\nns\n3.0V 0\ntSTE,ACC STE access time, STE active toSOMI data out2.2V 45\nns\n3.0V 40\ntSTE,DISSTE disable time, STE inactive toSOMI high\nimpedance2.2V 40\nns\n3.0V 35\ntSU,SI SIMO input data setup time2.2V 4\nns\n3.0V 4\ntHD,SI SIMO input data hold time2.2V 7\nns\n3.0V 7\ntVALID,SO SOMI output data valid time(2) UCLK edge toSOMI valid,\nCL=20pF2.2V 35\nns\n3.0V 35\ntHD,SO SOMI output data hold time(3)CL=20pF2.2V 0\nns\n3.0V 0\nUCLKCKPL = 0\nCKPL = 1\nSOMISIMOtSU,SItHD,SI\ntVALID,SOtHD,SOtLOW/HIGH1/fUCxCLK\ntLOW/HIGH\ntSTE,DIS tSTE,ACCSTE tSTE,LEAD tSTE,LAGUCMODEx = 01\nUCMODEx = 10\nUCLKCKPL = 0\nCKPL = 1\nSOMISIMOtSU,SI\ntHD,SI\ntVALID,SOtLOW/HIGH1/fUCxCLK\ntLOW/HIGH\ntSTE,DIS tSTE,ACCSTE tSTE,LEAD tSTE,LAGUCMODEx = 01\nUCMODEx = 10\ntHD,SO\n42MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 5-17. SPISlave Mode, CKPH =0\nFigure 5-18. SPISlave Mode, CKPH =1\nSDA\nSCL\ntHD,DATtSU,DATtHD,STA\ntHIGH tLOWtBUF tHD,STA tSU,STA\ntSP\ntSU,STO\n43MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-21 lists thecharacteristics oftheeUSCI inI2Cmode.\nTable 5-21. eUSCI (I2CMode)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted) (see Figure 5-19)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfeUSCI eUSCI input clock frequencyInternal: SMCLK orACLK,\nExternal: UCLK,\nDuty cycle =50% ±10%16 MHz\nfSCL SCL clock frequency 2.2V,3.0V 0 400 kHz\ntHD,STA Hold time (repeated) STARTfSCL=100kHz\n2.2V,3.0V4.0\nµs\nfSCL>100kHz 0.6\ntSU,STA Setup time forarepeated STARTfSCL=100kHz\n2.2V,3.0V4.7\nµs\nfSCL>100kHz 0.6\ntHD,DAT Data hold time 2.2V,3.0V 0 ns\ntSU,DAT Data setup time 2.2V,3.0V 100 ns\ntSU,STO Setup time forSTOPfSCL=100kHz\n2.2V,3.0V4.0\nµs\nfSCL>100kHz 0.6\ntBUFBus free time between aSTOP and\nSTART conditionfSCL=100kHz 4.7\nµs\nfSCL>100kHz 1.3\ntSPPulse duration ofspikes suppressed by\ninput filterUCGLITx =0\n2.2V,3.0V50 250\nnsUCGLITx =1 25 125\nUCGLITx =2 12.5 62.5\nUCGLITx =3 6.3 31.5\ntTIMEOUT Clock lowtime-outUCCLTOx =1\n2.2V,3.0V27\nms UCCLTOx =2 30\nUCCLTOx =3 33\nFigure 5-19. I2CMode Timing\n44MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12.8 ADC\nTable 5-22 lists theinput requirements oftheADC.\n(1) The analog input voltage range must bewithin theselected reference voltage range VR+toVR-forvalid conversion results.\n(2) The internal reference supply current isnotincluded incurrent consumption parameter I(ADC12_B) .\n(3) Approximately 60% (typical) ofthetotal current intotheAVCC andDVCC terminals isfrom AVCC.Table 5-22. 12-Bit ADC, Power Supply andInput Range Conditions\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN NOM MAX UNIT\nV(Ax) Analog input voltage range(1)AllADC12 analog input pins Ax 0 AVCC V\nI(ADC12_B)\nsingle-\nended modeOperating supply current into\nAVCC plus DVCC terminals(2)(3)fADC12CLK =MODCLK, ADC12ON =1,\nADC12PWRMD =0,ADC12DIF =0,\nREFON =0,ADC12SHTx =0,\nADC12DIV =03.0V 145 185\nµA\n2.2V 140 180\nI(ADC12_B)\ndifferential\nmodeOperating supply current into\nAVCC plus DVCC terminals(2)(3)fADC12CLK =MODCLK, ADC12ON =1,\nADC12PWRMD =0,ADC12DIF =1,\nREFON =0,ADC12SHTx= 0,\nADC12DIV =03.0V 175 225\nµA\n2.2V 170 220\nCI Input capacitanceOnly oneterminal Axcanbeselected\natonetime2.2V 10 15 pF\nRI Input MUX ONresistance 0V≤V(Ax)≤AVCC>2V 0.5 4 kΩ\n<2V 1 10 kΩ\n45MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-23 lists thetiming parameters oftheADC.\n(1) The ADC12OSC issourced directly from MODOSC inside theUCS.\n(2) 14×1/fADC12CLK .IfADC12WINC =1,then 15×1/fADC12CLK\n(3) The condition isthattheerror inaconversion started after tADC12ON isless than ±0.5LSB. The reference andinput signal arealready\nsettled.\n(4) Approximately 10Tau (τ)areneeded togetanerror ofless than ±0.5LSB: tsample =ln(2n+2)×(RS+RI)×(CI+Cpext),RS<10kΩ,\nwhere n=ADC resolution =12,RS=external source resistance, Cpext=external parasitic capacitance.\n(5) 6×1/fADC12CLKTable 5-23. 12-Bit ADC, Timing Parameters\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfADC12CLKFrequency forspecified\nperformanceForspecified performance ofADC12 linearity parameters\nwith ADC12PWRMD =0.\nIfADC12PWRMD =1,themaximum is1/4ofthevalue\nshown here.0.45 5.4 MHz\nfADC12CLKFrequency forreduced\nperformanceLinearity parameters have reduced performance 32.768 kHz\nfADC12OSC Internal oscillator(1)ADC12DIV =0,fADC12CLK =fADC12OSC from MODCLK 4 4.8 5.4 MHz\ntCONVERT Conversion timeREFON =0,Internal oscillator,\nfADC12CLK =fADC12OSC from MODCLK, ADC12WINC =02.6 3.5\nµs\nExternal fADC12CLK from ACLK, MCLK, orSMCLK,\nADC12SSEL ≠0See(2)\ntADC12ONTurnon settling time of\ntheADCSee(3)100 ns\ntADC12OFFTime ADC must beoff\nbefore itcanbeturned\nonagaintADC12OFF must bemettomake sure thattADC12ON time\nholds.100 ns\ntSample Sampling timeRS=400Ω,RI=4kΩ,\nCI=15pF,Cpext=8pF(4)Allpulse sample mode\n(ADC12SHP =1)and\nextended sample mode\n(ADC12SHP =0)with\nbuffered reference\n(ADC12VRSEL =0x1, 0x3,\n0x5, 0x7, 0x9, 0xB, 0xD,\n0xF)1 µs\nExtended sample mode\n(ADC12SHP =0)with\nunbuffered reference\n(ADC12VRSEL= 0x0, 0x2,\n0x4, 0x6, 0xC, 0xE)See(5)µs\n46MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-24 lists thelinearity parameters oftheADC when using anexternal reference.\n(1) See Table 5-26 andTable 5-32 formore information oninternal reference performance, andseeDesigning With theMSP430FR59xx\nandMSP430FR58xx ADC fordetails onoptimizing ADC performance foryour application with thechoice ofinternal orexternal\nreference.\n(2) Offset ismeasured astheinput voltage (atwhich ADC output transitions from 0to1)minus 0.5LSB.\n(3) Offset increases asIRdrop increases when VR–isAVSS.\n(4) Fordetails, seethedevice descriptor intheMSP430FR58xx, MSP430FR59xx, MSP430FR68xx, andMSP430FR69xx Family User \'s\nGuide .Table 5-24. 12-Bit ADC, Linearity Parameters With External Reference(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nResolutionNumber ofnomissing code\noutput-code bits12 bits\nEIIntegral linearity error (INL) for\ndifferential input1.2V≤VR+–VR–≤AVCC ±1.8 LSB\nEIIntegral linearity error (INL) for\nsingle ended inputs1.2V≤VR+–VR–≤AVCC ±2.2 LSB\nED Differential linearity error (DNL) –0.99 +1.0 LSB\nEO Offset error(2)(3)ADC12VRSEL =0x2or0x4without TLV calibration,\nTLV calibration data canbeused toimprove the\nparameter(4)±0.5 ±1.5 mV\nEG,ext Gain errorWith external voltage reference without internal\nbuffer (ADC12VRSEL =0x2or0x4) without TLV\ncalibration,\nTLV calibration data canbeused toimprove the\nparameter(4),\nVR+=2.5V,VR–=AVSS±0.8 ±2.5\nLSB\nWith external voltage reference with internal buffer\n(ADC12VRSEL =0x3),\nVR+=2.5V,VR–=AVSS±1 ±20\nET,ext Total unadjusted errorWith external voltage reference without internal\nbuffer (ADC12VRSEL =0x2or0x4) without TLV\ncalibration,\nTLV calibration data canbeused toimprove the\nparameter(4),\nVR+=2.5V,VR–=AVSS±1.4 ±3.5\nLSB\nWith external voltage reference with internal buffer\n(ADC12VRSEL =0x3),\nVR+=2.5V,VR–=AVSS±1.4 ±21.0\n47MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-25 lists thedynamic performance characteristics oftheADC with differential inputs and an\nexternal reference.\n(1) See Table 5-26 andTable 5-32 formore information oninternal reference performance, andseeDesigning With theMSP430FR59xx\nandMSP430FR58xx ADC fordetails onoptimizing ADC performance foryour application with thechoice ofinternal orexternal\nreference.\n(2) ENOB =(SINAD –1.76) /6.02Table 5-25. 12-Bit ADC, Dynamic Performance forDifferential Inputs With External Reference(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSNR Signal-to-noise VR+=2.5V,VR–=AVSS 68 71 dB\nENOB Effective number ofbits(2)VR+=2.5V,VR–=AVSS 10.7 11.2 bits\nTable 5-26 lists thedynamic performance characteristics oftheADC with differential inputs andaninternal\nreference.\n(1) See Table 5-32 formore information oninternal reference performance, andseeDesigning With theMSP430FR59xx and\nMSP430FR58xx ADC fordetails onoptimizing ADC performance foryour application with thechoice ofinternal orexternal reference.\n(2) ENOB =(SINAD –1.76) /6.02Table 5-26. 12-Bit ADC, Dynamic Performance forDifferential Inputs With Internal Reference(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nENOB Effective number ofbits(2)VR+=2.5V,VR–=AVSS 10.3 10.7 Bits\nTable 5-27 lists thedynamic performance characteristics oftheADC with single-ended inputs and an\nexternal reference.\n(1) See Table 5-28 andTable 5-32 formore information oninternal reference performance, andseeDesigning With theMSP430FR59xx\nandMSP430FR58xx ADC fordetails onoptimizing ADC performance foryour application with thechoice ofinternal orexternal\nreference.\n(2) ENOB =(SINAD –1.76) /6.02Table 5-27. 12-Bit ADC, Dynamic Performance forSingle-Ended Inputs With External Reference(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSNR Signal-to-noise VR+=2.5V,VR–=AVSS 64 68 dB\nENOB Effective number ofbits(2)VR+=2.5V,VR–=AVSS 10.2 10.7 bits\nTable 5-28 lists thedynamic performance characteristics oftheADC with single-ended inputs and an\ninternal reference.\n(1) See Table 5-32 formore information oninternal reference performance, andseeDesigning With theMSP430FR59xx and\nMSP430FR58xx ADC fordetails onoptimizing ADC performance foryour application with thechoice ofinternal orexternal reference.\n(2) ENOB =(SINAD –1.76) /6.02Table 5-28. 12-Bit ADC, Dynamic Performance forSingle-Ended Inputs With Internal Reference(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nENOB Effective number ofbits(2)VR+=2.5V,VR–=AVSS 9.4 10.4 bits\nTable 5-29 lists thedynamic performance characteristics oftheADC using a32.678-kHz clock.\n(1) ENOB =(SINAD –1.76) /6.02Table 5-29. 12-Bit ADC, Dynamic Performance With 32.768-kHz Clock\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS TYP UNIT\nENOB Effective number ofbits(1) Reduced performance with fADC12CLK from ACLK LFXT 32.768 kHz,\nVR+=2.5V,VR–=AVSS10 bits\n500550600650700750800850900950\n–40 –20 0 20 40 60 80Typical Temperature Sensor Voltage  (mV)\nAmbient Temperature (°C)\n48MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-30 lists thecharacteristics ofthetemperature sensor andbuilt-in V1/2oftheADC.\n(1) The temperature sensor offset canbeasmuch as±30°C.TIrecommends asingle-point calibration tominimize theoffset error ofthe\nbuilt-in temperature sensor.\n(2) The device descriptor structure contains calibration values for30°C±3°Cand85°C±3°Cforeach available reference voltage level. The\nsensor voltage canbecomputed asVSENSE =TCSENSOR ×(Temperature, °C)+VSENSOR ,where TCSENSOR andVSENSOR canbe\ncomputed from thecalibration values forhigher accuracy.\n(3) The typical equivalent impedance ofthesensor is250kΩ.The sample time required includes thesensor-on time tSENSOR(on) .\n(4) The on-time tV1/2(on) isincluded inthesampling time tV1/2(sample) ;noadditional ontime isneeded.Table 5-30. 12-Bit ADC, Temperature Sensor andBuilt-In V1/2\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVSENSOR See(1)(2)(also seeFigure 5-20)ADC12ON =1,ADC12TCMAP =1,\nTA=0°C700 mV\nTCSENSOR See(2)ADC12ON =1,ADC12TCMAP =1 2.5 mV/°C\ntSENSOR(sample)Sample time required ifADCTCMAP =1and\nchannel (MAX –1)isselected(3)ADC12ON =1,ADC12TCMAP =1,\nError ofconversion result≤1LSB30 µs\nV1/2AVCC voltage divider forADC12BATMAP =1\nonMAX input channelADC12ON =1,ADC12BATMAP =1 47.5% 50% 52.5%\nIV1/2 Current forbattery monitor during sample time ADC12ON =1,ADC12BATMAP =1 38 63 µA\ntV1/2(sample)Sample time required ifADC12BATMAP =1\nandchannel MAX isselected(4) ADC12ON =1,ADC12BATMAP =1 1.7 µs\nFigure 5-20. Typical Temperature Sensor Voltage\n49MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments IncorporatedTable 5-31 lists theexternal reference requirements fortheADC.\n(1) The external reference isused during ADC conversion tocharge anddischarge thecapacitance array. The input capacitance, CI,isalso\nthedynamic load foranexternal reference during conversion. The dynamic impedance ofthereference supply should follow the\nrecommendations onanalog-source impedance toallow thecharge tosettle for12-bit accuracy.\n(2) Connect twodecoupling capacitors, 10µFand470nF,toVeREF todecouple thedynamic current required foranexternal reference\nsource ifitisused fortheADC12_B. Also seetheMSP430FR58xx, MSP430FR59xx, MSP430FR68xx, andMSP430FR69xx Family\nUser \'sGuide .Table 5-31. 12-Bit ADC, External Reference(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVR+Positive external reference voltage input\nVeREF+ orVeREF- based onADC12VRSEL bitVR+>VR– 1.2 AVCC V\nVR–Negative external reference voltage input\nVeREF+ orVeREF- based onADC12VRSEL bitVR+>VR– 0 1.2 V\nVR+–VR– Differential external reference voltage input VR+>VR– 1.2 AVCC V\nIVeREF+ ,\nIVeREF-Static input current, singled-ended input mode1.2V≤VeREF+≤VAVCC ,VeREF –=0V\nfADC12CLK =5MHz, ADC12SHTx =1h,\nADC12DIF =0,ADC12PWRMD =0±10\nµA\n1.2V≤VeREF+≤VAVCC ,VeREF –=0V\nfADC12CLK =5MHz, ADC12SHTx =8h,\nADC12DIF =0,ADC12PWRMD =01±2.5\nIVeREF+ ,\nIVeREF-Static input current, differential input mode1.2V≤VeREF+≤VAVCC ,VeREF –=0V\nfADC12CLK =5MHz, ADC12SHTx =1h,\nADC12DIF =1,ADC12PWRMD =0±20\nµA\n1.2V≤VeREF+≤VAVCC ,VeREF –=0V\nfADC12CLK =5MHz, ADC12SHTx =8h,\nADC12DIF =1,ADC12PWRMD =1±5\nIVeREF+ Peak input current with single-ended input 0V≤VeREF+≤VAVCC ,ADC12DIF =0 1.5 mA\nIVeREF+ Peak input current with differential input 0V≤VeREF+≤VAVCC ,ADC12DIF =1 3 mA\nCVeREF+/- Capacitance atVeREF+ orVeREF- terminal See(2)10 µF\n50MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12.9 Reference\nTable 5-32 lists thecharacteristics ofthebuilt-in voltage reference.\n(1) Internal reference noise affects ADC performance when ADC uses internal reference. See Designing With theMSP430FR59xx and\nMSP430FR58xx ADC fordetails onoptimizing ADC performance foryour application with thechoice ofinternal versus external\nreference.\n(2) Buffer offset affects ADC gain error andthus total unadjusted error.\n(3) The internal reference current issupplied through theAVCC terminal.\n(4) Calculated using theboxmethod: (MAX( –40°Cto85°C)–MIN( –40°Cto85°C))/MIN( –40°Cto85°C)/(85 °C–(–40°C)).\n(5) The condition isthattheerror inaconversion started after tREFON isless than ±0.5LSB.Table 5-32. REF, Built-In Reference\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVREF+Positive built-in reference\nvoltage outputREFVSEL ={2}for2.5V,REFON =1 2.7V 2.5 ±1.5%\nV REFVSEL ={1}for2.0V,REFON =1 2.2V 2.0 ±1.5%\nREFVSEL ={0}for1.2V,REFON =1 1.8V 1.2 ±1.8%\nNoise RMS noise atVREF(1)From 0.1Hzto10Hz,REFVSEL ={0} 110 600 µV\nVOS_BUF_INTVREF ADC BUF_INT buffer\noffset(2)TA=25°C,ADC ON, REFVSEL ={0},\nREFON =1,REFOUT =0–12 +12 mV\nVOS_BUF_EXTVREF ADC BUF_EXT\nbuffer offset(2)TA=25°C,REFVSEL ={0},REFOUT =1,\nREFON =1orADC ON–12 +12 mV\nAVCC(min)AVCC minimum voltage,\nPositive built-in reference\nactiveREFVSEL ={0}for1.2V 1.8\nV REFVSEL ={1}for2.0V 2.2\nREFVSEL ={2}for2.5V 2.7\nIREF+Operating supply current\nintoAVCC terminal(3) REFON =1 3V 8 15 µA\nIREF+_ADC_BUFOperating supply current\nintoAVCC terminal(3)ADC ON, REFOUT =0,REFVSEL ={0,1,2},\nADC12PWRMD =0,\n3V225 355\nµAADC ON, REFOUT =1,REFVSEL ={0,1,2},\nADC12PWRMD =01030 1660\nADC ON, REFOUT =0,REFVSEL ={0,1,2},\nADC12PWRMD =1120 185\nADC ON, REFOUT =1,REFVSEL ={0,1,2},\nADC12PWRMD =1545 895\nADC OFF, REFON =1,REFOUT =1,\nREFVSEL ={0,1,2}1085 1780\nIO(VREF+)VREF maximum load\ncurrent, VREF+ terminalREFVSEL ={0,1,2},AVCC =AVCC(min) for\neach reference level,\nREFON =REFOUT =1–1000 +10 µA\nΔVout/ΔIo\n(VREF+)Load-current regulation,\nVREF+ terminalREFVSEL ={0,1,2},\nIO(VREF+) =+10µAor–1000 µA,\nAVCC=AVCC(min) foreach reference level,\nREFON =REFOUT =12500 µV/mA\nCVREF+/-Capacitance atVREF+ and\nVREF- terminalsREFON =REFOUT =1 0 100 pF\nTCREF+Temperature coefficient of\nbuilt-in referenceREFVSEL ={0,1,2},REFON =REFOUT =1,\nTA=–40°Cto85°C(4) 18 50ppm/K\nPSRR_DCPower supply rejection ratio\n(DC)AVCC=AVCC(min) toAVCC(max) ,TA=25°C,\nREFVSEL ={0,1,2},REFON =REFOUT =1120 400 µV/V\nPSRR_ACPower supply rejection ratio\n(AC)dAV CC=0.1Vat1kHz 3.0 mV/V\ntSETTLESettling time ofreference\nvoltage(5)AVCC=AVCC(min)toAVCC(max) ,\nREFVSEL ={0,1,2},REFON =0→175 80 µs\n51MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12.10 Comparator\nTable 5-33 lists thecharacteristics ofthecomparator.\nTable 5-33. Comparator_E\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nIAVCC_COMPComparator operating supply\ncurrent intoAVCC, excludes\nreference resistor ladderCEPWRMD =00,CEON =1,\nCERSx =00(fast)\n2.2V,\n3.0V11 20\nµACEPWRMD =01,CEON =1,\nCERSx =00(medium)9 17\nCEPWRMD =10,CEON =1,\nCERSx =00(slow), TA=30°C0.5\nCEPWRMD =10,CEON =1,\nCERSx =00(slow), TA=85°C1.3\nIAVCC_REFQuiescent current ofresistor\nladder intoAVCC, including\nREF module currentCEREFLx =01,CERSx =10,REFON =0,\nCEON =0,CEREFACC =02.2V,\n3.0V12 15\nµA\nCEREFLx =01,CERSx =10,REFON =0,\nCEON =0,CEREFACC =15 7\nVREF Reference voltage levelCERSx =11,CEREFLx =01,CEREFACC =0 1.8V 1.17 1.2 1.23\nVCERSx =11,CEREFLx =10,CEREFACC =0 2.2V 1.92 2.0 2.08\nCERSx =11,CEREFLx =11,CEREFACC =0 2.7V 2.40 2.5 2.60\nCERSx =11,CEREFLx =01,CEREFACC =1 1.8V 1.10 1.2 1.245\nCERSx =11,CEREFLx =10,CEREFACC =1 2.2V 1.90 2.0 2.08\nCERSx =11,CEREFLx =11,CEREFACC =1 2.7V 2.35 2.5 2.60\nVIC Common-mode input range 0 VCC–1 V\nVOFFSET Input offset voltageCEPWRMD =00 –32 32\nmV CEPWRMD =01 –32 32\nCEPWRMD =10 –30 30\nCIN Input capacitanceCEPWRMD =00orCEPWRMD =01 9\npF\nCEPWRMD =10 9\nRSIN Series input resistanceOn(switch closed) 1 3 kΩ\nOff(switch open) 50 MΩ\ntPDPropagation delay, response\ntimeCEPWRMD =00,CEF =0,Overdrive ≥20mV 260 330\nns\nCEPWRMD =01,CEF =0,Overdrive ≥20mV 350 460\nCEPWRMD =10,CEF =0,Overdrive ≥20mV 15 µs\ntPD,filterPropagation delay with filter\nactiveCEPWRMD =00or01,CEF =1,\nOverdrive ≥20mV, CEFDLY =00700 1000 ns\nCEPWRMD =00or01,CEF =1,\nOverdrive ≥20mV, CEFDLY =011.0 1.8\nµsCEPWRMD =00or01,CEF =1,\nOverdrive ≥20mV, CEFDLY =102.0 3.5\nCEPWRMD =00or01,CEF =1,\nOverdrive ≥20mV, CEFDLY =114.0 7.0\ntEN_CMP Comparator enable timeCEON =0→1,VIN+, VIN- from pins,\nOverdrive ≥20mV, CEPWRMD =000.9 1.5\nµsCEON =0→1,VIN+, VIN- from pins,\nOverdrive ≥20mV, CEPWRMD =010.9 1.5\nCEON =0→1,VIN+, VIN- from pins,\nOverdrive ≥20mV, CEPWRMD =1015 100\ntEN_CMP_VREFComparator andreference\nladder andreference voltage\nenable timeCEON =0→1,CEREFLX =10,CERSx =10or11,\nCEREF0 =CEREF1 =0x0F,\nOverdrive ≥20mV350 1500 µs\nVCE_REFReference voltage fora\ngiven tapVIN=reference intoresistor ladder,\nn=0to31VIN×\n(n+0.5)\n/32VIN×\n(n+1)\n/32VIN×\n(n+1.5)\n/32V\n52MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Specifications Copyright ©2012 –2018, Texas Instruments Incorporated5.12.11 FRAM\nTable 5-34 lists thecharacteristics oftheFRAM.\n(1) Writing toFRAM does notrequire asetup sequence oradditional power when compared toreading from FRAM. The FRAM read\ncurrent IREAD isincluded intheactive mode current consumption numbers IAM,FRAM .\n(2) FRAM does notrequire aspecial erase sequence.\n(3) Writing intoFRAM isasfastasreading.\n(4) The maximum read (and write) speed isspecified byfSYSTEM using theappropriate wait state settings (NWAITSx).Table 5-34. FRAM\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nRead andwrite endurance 1015cycles\ntRetention Data retention durationTJ=25°C 100\nyears TJ=70°C 40\nTJ=85°C 10\nIWRITE Current towrite intoFRAM IREAD(1)nA\nIERASE Erase current n/a(2)nA\ntWRITE Write time tREAD(3)ns\ntREAD Read timeNWAITSx =0 1/fSYSTEM(4)\nns\nNWAITSx =1 2/fSYSTEM(4)\n5.13 Emulation andDebug\nTable 5-35 lists thecharacteristics oftheJTAG andSpy-Bi-Wire interface.\n(1) Tools thataccess theSpy-Bi-Wire andBSL interfaces must wait forthetSBW,En time after thefirsttransition oftheTEST/SBWTCK pin\n(low tohigh), before thesecond transition ofthepin(high tolow) during theentry sequence.\n(2) fTCKmay berestricted tomeet thetiming requirements ofthemodule selected.Table 5-35. JTAG andSpy-Bi-Wire Interface\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETERTEST\nCONDITIONSMIN TYP MAX UNIT\nIJTAG Supply current adder when JTAG active (but notclocked) 2.2V,3.0V 40 100μA\nfSBW Spy-Bi-Wire input frequency 2.2V,3.0V 0 10 MHz\ntSBW,Low Spy-Bi-Wire lowclock pulse duration 2.2V,3.0V 0.04 15μs\ntSBW, EnSpy-Bi-Wire enable time (TEST high toacceptance offirstclock\nedge)(1) 2.2V,3.0V 110μs\ntSBW,Rst Spy-Bi-Wire return tonormal operation time 15 100μs\nfTCK TCK input frequency, 4-wire JTAG(2)2.2V 0 16 MHz\n3.0V 0 16 MHz\nRinternal Internal pulldown resistance onTEST 2.2V,3.0V 20 35 50 kΩ\nfTCLKTCLK/MCLK frequency during JTAG access, noFRAM access\n(limited byfSYSTEM )16 MHz\ntTCLK,Low/High TCLK loworhigh clock pulse duration, noFRAM access 25 ns\nfTCLK,FRAMTCLK/MCLK frequency during JTAG access, including FRAM access\n(limited byfSYSTEM with noFRAM wait states)4MHz\ntTCLK,FRAM,Low/High TCLK loworhigh clock pulse duration, including FRAM accesses 100 ns\n53MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6Detailed Description\n6.1 Overview\nThe Texas Instruments MSP430FR59xx family ofultra-low-power microcontrollers consists ofseveral\ndevices featuring different sets ofperipherals. The architecture, combined with seven low-power modes is\noptimized toachieve extended battery lifeforexample inportable measurement applications. The devices\nfeatures apowerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to\nmaximum code efficiency.\nThe MSP430FR59xx devices aremicrocontroller configurations with uptofive16-bit timers, Comparator,\nuniversal serial communication interfaces (eUSCI) supporting UART, SPI, and I2C,hardware multiplier,\nAES accelerator, DMA, real-time clock module with alarm capabilities, upto40I/Opins, and anhigh-\nperformance 12-bit analog-to-digital converter (ADC).\n6.2 CPU\nThe MSP430 CPU has a16-bit RISC architecture that ishighly transparent totheapplication. All\noperations, other than program-flow instructions, areperformed asregister operations inconjunction with\nseven addressing modes forsource operand andfour addressing modes fordestination operand.\nThe CPU isintegrated with 16registers that provide reduced instruction execution time. The register-to-\nregister operation execution time isonecycle oftheCPU clock.\nFour oftheregisters, R0toR3, arededicated asprogram counter, stack pointer, status register, and\nconstant generator, respectively. The remaining registers aregeneral-purpose registers.\nPeripherals areconnected totheCPU using data, address, andcontrol buses, andcanbehandled with all\ninstructions.\nThe instruction setconsists oftheoriginal 51instructions with three formats and seven address modes\nand additional instructions fortheexpanded address range. Each instruction can operate onword and\nbyte data.\nCopyright ©2012 –2018, Texas Instruments Incorporated Detailed Description\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR5947154MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\n6.3 Operating Modes\nThe MSP430FR59xx MCUs have one active mode and seven software-selectable low-power modes ofoperation (see Table 6-1).Aninterrupt\nevent canwake upthedevice from alow-power mode (LPM0 toLPM4), service therequest, and restore back tothelow-power mode onreturn\nfrom theinterrupt program. Low-power modes LPM3.5 andLPM4.5 disable thecore supply tominimize power consumption.\n(1) FRAM disabled inFRAM controller\n(2) Disabling theFRAM through theFRAM controller allows theapplication tolower theLPM current consumption butthewake-up time increases assoon asFRAM isaccessed (forexample,\ntofetch aninterrupt vector). Forawakeup thatdoes notinvolve theFRAM (forexample, DMA transfer toRAM), thewakeup isnotdelayed.\n(3) Allclocks disabled\n(4) See Table 6-2foradetailed description ofperipherals inhigh-frequency, low-frequency, orunclocked state.\n(5) See Section 6.3.1 ,which describes theuseofperipherals inLPM3 andLPM4.\n(6) Controlled bySMCLKOFF.Table 6-1.Operating Modes\nMODE AM LPM0 LPM1 LPM2 LPM3 LPM4 LPM3.5 LPM4.5\nACTIVEACTIVE,\nFRAM\nOFF(1)CPU Off(2)CPU OFF STANDBY STANDBY OFF RTC ONLYSHUTDOWN\nWITH SVSSHUTDOWN\nWITHOUT SVS\nMaximum system clock 16MHz 16MHz 16MHz 50kHz 50kHz 0(3)50kHz 0(3)\nTypical current consumption,\nTA=25°C103µA/MHz 65µA/MHz 70µAat1MHz 35µAat1MHz 0.7µA 0.4µA 0.3µA 0.25 µA 0.2µA 0.02 µA\nTypical wake-up time N/A instant 6µs 6µs 7µs 7µs 250µs 250µs 1000 µs\nWake-up events N/A all allLF\nI/O\nCompLF\nI/O\nCompI/O\nCompRTC\nI/OI/O\nCPU on off off off off off reset reset\nFRAM on off(1) standby\n(oroff(1))off off off off off off\nPeripherals inhigh-frequency\nstate(4) yes yes yes no no no reset reset\nPeripherals inlow-frequency\nstate(4) yes yes yes yes yes(5)no RTC reset\nPeripherals inunclocked\nstate(4) yes yes yes yes yes(5)yes(5)reset reset\nMCLKon\n(16MHz MAX)off off off off off off off\nSMCLKoptional(6)\n(16MHz MAX)optional(6)\n(16MHz MAX)optional(6)\n(16MHz MAX)off off off off off\nACLKon\n(50kHz MAX)on\n(50kHz MAX)on\n(50kHz MAX)on\n(50kHz MAX)on\n(50kHz MAX)off off off\nExternal clockoptional\n(16MHz MAX)optional\n(16MHz MAX)optional\n(16MHz MAX)optional\n(50kHz MAX)optional\n(50kHz MAX)optional\n(50kHz MAX)off off\nFullretention yes yes yes yes yes yes no no\nCopyright ©2012 –2018, Texas Instruments Incorporated Detailed Description\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR5947155MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nTable 6-1.Operating Modes (continued)\nMODE AM LPM0 LPM1 LPM2 LPM3 LPM4 LPM3.5 LPM4.5\nACTIVEACTIVE,\nFRAM\nOFF(1)CPU Off(2)CPU OFF STANDBY STANDBY OFF RTC ONLYSHUTDOWN\nWITH SVSSHUTDOWN\nWITHOUT SVS\n(7) Activated SVS (SVSHE =1)results inhigher current consumption. SVS isnotincluded intypical current consumption.\n(8) SVSHE =1\n(9) SVSHE =0SVS always always always optional(7)optional(7)optional(7)optional(7)on(8)off(9)\nBrownout always always always always always always always always\n56MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) Peripherals areinastate thatrequires oruses aclock with a"high"frequency ofmore than 50kHz.\n(2) Peripherals areinastate thatrequires oruses aclock with a"low"frequency of50kHz orless.\n(3) Peripherals areinastate thatdoes notrequire ordoes notuseaninternal clock.\n(4) The DMA always transfers data inactive mode butcanwait foratrigger inanylowpower mode. ADMA trigger during alowpower\nmode willcause atemporary transition intoactive mode forthetime ofthetransfer.\n(5) Operates only during active mode andwilleventually delay thetransition intoalowpower mode until itsoperation iscompleted.6.3.1 Peripherals inLow-Power Modes\nPeripherals canbeindifferent states that impact theachievable power modes ofthedevice. The states\ndepend ontheoperational modes oftheperipherals. The states are:\n•Aperipheral isina"high frequency state" ifitrequires oruses aclock with a"high" frequency ofmore\nthan 50kHz.\n•Aperipheral isina"low frequency state" ifitrequires oruses aclock with a"low" frequency of50kHz\norless.\n•Aperipheral isinan"unclocked state" ifitdoes notrequire noruseaninternal clock.\nIftheCPU requests apower mode that does notsupport thecurrent state ofallactive peripherals, the\ndevice cannot enter therequested power mode butdoes enter apower mode thatstillsupports thecurrent\nstate oftheperipherals, unless anexternal clock isused. Ifanexternal clock isused, theapplication must\nensure thecorrect frequency range fortherequested power mode.\nTable 6-2.Peripheral States\nPERIPHERAL INHIGH-FREQUENCY STATE(1)INLOW-FREQUENCY STATE(2)INUNCLOCKED STATE(3)\nWDT Clocked bySMCLK Clocked byACLK Notapplicable\nDMA(4)Notapplicable Notapplicable Waiting foratrigger\nRTC_B Notapplicable Clocked byLFXT Notapplicable\nTimer_A, TAxClocked bySMCLK or\nclocked byexternal clock >50kHzClocked byACLK or\nclocked byexternal clock≤50kHzClocked byexternal clock≤50kHz\nTimer_B, TBxClocked bySMCLK or\nclocked byexternal clock >50kHzClocked byACLK or\nclocked byexternal clock≤50kHzClocked byexternal clock≤50kHz\neUSCI_Ax in\nUART modeClocked bySMCLK Clocked byACLK Waiting forfirstedge ofSTART bit\neUSCI_Ax inSPI\nmaster modeClocked bySMCLK Clocked byACLK Notapplicable\neUSCI_Ax inSPI\nslave modeClocked byexternal clock >50kHz Clocked byexternal clock≤50kHz Clocked byexternal clock≤50kHz\neUSCI_Bx inI2C\nmaster modeClocked bySMCLK or\nclocked byexternal clock >50kHzClocked byACLK or\nclocked byexternal clock≤50kHzNotapplicable\neUSCI_Bx inI2C\nslave modeClocked byexternal clock >50kHz Clocked byexternal clock≤50kHzWaiting forSTART condition or\nclocked byexternal clock≤50kHz\neUSCI_Bx inSPI\nmaster modeClocked bySMCLK Clocked byACLK Notapplicable\neUSCI_Bx inSPI\nslave modeClocked byexternal clock >50kHz Clocked byexternal clock≤50kHz Clocked byexternal clock≤50kHz\nADC12_B Clocked bySMCLK orbyMODOSC Clocked byACLK Waiting foratrigger\nREF_A Notapplicable Notapplicable Always\nCOMP_E Notapplicable Notapplicable Always\nCRC(5)Notapplicable Notapplicable Notapplicable\nMPY(5)Notapplicable Notapplicable Notapplicable\nAES(5)Notapplicable Notapplicable Notapplicable\n0FFFFh\nJTAG PasswordBSL PasswordReset Vector\nInterrupt\nVectors\nSignaturesReserved\n0FF88h\n0FF80h0FFE0h\n57MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.3.1.1 IdleCurrents ofPeripherals inLPM3 andLPM4\nMost peripherals can beactivated tobeoperational inLPM3 ifclocked byACLK. Some modules are\noperational inLPM4, because they donotrequire aclock tooperate (for example, thecomparator).\nActivating aperipheral inLPM3 orLPM4 increases thecurrent consumption due toitsactive supply\ncurrent contribution butalso due toanadditional idle current. Tolimit theidle current adder, certain\nperipherals aregrouped together. Toachieve optimal current consumption, usemodules within onegroup\nand limit thenumber ofgroups with active modules. Table 6-3lists thegrouping oftheperipherals.\nModules notlisted inthistable areeither already included inthestandard LPM3 current consumption or\ncannot beused inLPM3 orLPM4.\nThe idle current adder isvery small atroom temperature (25°C)butincreases athigh temperatures\n(85°C),See theIIDLEcurrent parameters inSection 5.7fordetails.\nTable 6-3.Peripheral Groups\nGroup A Group B\nTimer TA1 Timer TA0\nTimer TA2 Timer TA3\nTimer TB0 Comparator\neUSCI_A0 ADC12_B\neUSCI_A1 REF_A\neUSCI_B0\n6.4 Interrupt Vector Table andSignatures\nThe interrupt vectors, thepower-up start address and signatures areintheaddress range 0FFFFh to\n0FF80h. Figure 6-1summarizes thecontent ofthisaddress range.\nFigure 6-1.Interrupt Vectors, Signatures andPasswords\nThe power-up start address orreset vector isat0FFFFh to0FFFEh. Itcontains a16-bit address that\npoints tothestart address oftheapplication program.\nThe interrupt vectors start at0FFFDh and extend tolower addresses. Each vector contains the16-bit\naddress oftheappropriate interrupt-handler instruction sequence. Table 6-4lists thedevice specific\ninterrupt vector locations.\n58MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) Multiple source flags\n(2) Areset isgenerated iftheCPU tries tofetch instructions from within peripheral space\n(3) (Non)maskable: theindividual interrupt enable bitcandisable aninterrupt event, butthegeneral interrupt enable cannot disable it.The vectors programmed intotheaddress range from 0FFFFh to0FFE0h areused asBSL password (if\nenabled bythecorresponding signature).\nThe signatures arelocated at0FF80h extending tohigher addresses. Signatures areevaluated during\ndevice start-up. Table 6-5lists thedevice specific signature locations.\nAJTAG password canbeprogrammed starting from address 0FF88h andextending tohigher addresses.\nThe password can extend into theinterrupt vector locations using theinterrupt vector addresses as\nadditional bitsforthepassword. The length oftheJTAG password depends ontheJTAG signature.\nSee theSystem Resets, Interrupts, and Operating Modes, System Control Module (SYS) chapter inthe\nMSP430FR58xx, MSP430FR59xx, andMSP430FR6xx Family User \'sGuide fordetails.\nTable 6-4.Interrupt Sources, Flags, andVectors\nINTERRUPT SOURCE INTERRUPT FLAGSYSTEM\nINTERRUPTWORD\nADDRESSPRIORITY\nSystem Reset\nPower up,Brownout, Supply Supervisor\nExternal Reset RST\nWatchdog Time-out (Watchdog mode)\nWDT, FRCTL MPU, CS,PMM Password\nViolation\nFRAM uncorrectable biterror detection\nMPU segment violation\nFRAM access time error\nSoftware POR, BORSVSHIFG\nPMMRSTIFG\nWDTIFG\nWDTPW, FRCTLPW, MPUPW, CSPW, PMMPW\nUBDIFG\nMPUSEGIIFG, MPUSEG1IFG, MPUSEG2IFG,\nMPUSEG3IFG\nACCTEIFG\nPMMPORIFG, PMMBORIFG\n(SYSRSTIV)(1)(2)Reset 0FFFEh highest\nSystem NMI\nVacant Memory Access\nJTAG Mailbox\nFRAM biterror detection\nMPU segment violationVMAIFG\nJMBNIFG, JMBOUTIFG\nCBDIFG, UBDIFG\nMPUSEGIIFG, MPUSEG1IFG, MPUSEG2IFG,\nMPUSEG3IFG\n(SYSSNIV)(1)(3)(Non)maskable 0FFFCh\nUser NMI\nExternal NMI\nOscillator FaultNMIIFG, OFIFG\n(SYSUNIV)(1)(3) (Non)maskable 0FFFAh\nComparator_ECEIFG, CEIIFG\n(CEIV)(1) Maskable 0FFF8h\nTB0 TB0CCR0.CCIFG Maskable 0FFF6h\nTB0TB0CCR1.CCIFG ...TB0CCR6.CCIFG,\nTB0CTL.TBIFG\n(TB0IV)(1)Maskable 0FFF4h\nWatchdog Timer (Interval Timer Mode) WDTIFG Maskable 0FFF2h\neUSCI_A0 Receive orTransmitUCA0IFG: UCRXIFG, UCTXIFG (SPI mode)\nUCA0IFG: UCSTTIFG, UCTXCPTIFG, UCRXIFG,\nUCTXIFG (UART mode)\n(UCA0IV)(1)Maskable 0FFF0h\neUSCI_B0 Receive orTransmitUCB0IFG: UCRXIFG, UCTXIFG (SPI mode)\nUCB0IFG: UCALIFG, UCNACKIFG, UCSTTIFG,\nUCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1,\nUCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3,\nUCTXIFG3, UCCNTIFG, UCBIT9IFG (I2Cmode)\n(UCB0IV)(1)Maskable 0FFEEh\nADC12_BADC12IFG0 toADC12IFG31\nADC12LOIFG, ADC12INIFG, ADC12HIIFG,\nADC12RDYIFG, ADC21OVIFG, ADC12TOVIFG\n(ADC12IV)(1)Maskable 0FFECh\nTA0 TA0CCR0.CCIFG Maskable 0FFEAh\nTA0TA0CCR1.CCIFG, TA0CCR2.CCIFG,\nTA0CTL.TAIFG\n(TA0IV)(1)Maskable 0FFE8h\n59MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-4.Interrupt Sources, Flags, andVectors (continued)\nINTERRUPT SOURCE INTERRUPT FLAGSYSTEM\nINTERRUPTWORD\nADDRESSPRIORITY\neUSCI_A1 Receive orTransmitUCA1IFG: UCRXIFG, UCTXIFG (SPI mode)\nUCA1IFG: UCSTTIFG, UCTXCPTIFG, UCRXIFG,\nUCTXIFG (UART mode)\n(UCA1IV)(1)Maskable 0FFE6h\nDMADMA0CTL.DMAIFG, DMA1CTL.DMAIFG,\nDMA2CTL.DMAIFG\n(DMAIV)(1)Maskable 0FFE4h\nTA1 TA1CCR0.CCIFG Maskable 0FFE2h\nTA1TA1CCR1.CCIFG, TA1CCR2.CCIFG,\nTA1CTL.TAIFG\n(TA1IV)(1)Maskable 0FFE0h\nI/OPort P1P1IFG.0 toP1IFG.7\n(P1IV)(1) Maskable 0FFDEh\nTA2 TA2CCR0.CCIFG Maskable 0FFDCh\nTA2TA2CCR1.CCIFG\nTA2CTL.TAIFG\n(TA2IV)(1)Maskable 0FFDAh\nI/OPort P2P2IFG.0 toP2IFG.7\n(P2IV)(1) Maskable 0FFD8h\nTA3 TA3CCR0.CCIFG Maskable 0FFD6h\nTA3TA3CCR1.CCIFG\nTA3CTL.TAIFG\n(TA3IV)(1)Maskable 0FFD4h\nI/OPort P3P3IFG.0 toP3IFG.7\n(P3IV)(1) Maskable 0FFD2h\nI/OPort P4P4IFG.0 toP4IFG.2\n(P4IV)(1) Maskable 0FFD0h\nRTC_BRTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG,\nRT1PSIFG, RTCOFIFG\n(RTCIV)(1)Maskable 0FFCEh\nAES AESRDYIFG Maskable 0FFCCh lowest\n(1) Must notcontain 0AAAAh ifused asJTAG password andIPencapsulation functionality isnotdesired.Table 6-5.Signatures\nSIGNATURE WORD ADDRESS\nIPEncapsulation Signature 2 0FF8Ah\nIPEncapsulation Signature 1(1)0FF88h\nBSL Signature 2 0FF86h\nBSL Signature 1 0FF84h\nJTAG Signature 2 0FF82h\nJTAG Signature 1 0FF80h\n60MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) Alladdress space notlisted isconsidered vacant memory.6.5 Memory Organization\nTable 6-6summarizes thememory map foralldevice variants.\nTable 6-6.Memory Organization(1)\nMSP430FR59x9 MSP430FR59x8 MSP430FR59x7\nMemory (FRAM)\nMain: interrupt vectors\nandsignatures\nMain: code memoryTotal Size63KB\n00FFFFh to00FF80h\n013FFFh to004400h47KB\n00FFFFh to00FF80h\n00FF7Fh to004400h32KB\n00FFFFh to00FF80h\n00FF7Fh to008000h\nRAM2KB\n0023FFh to001C00h2KB\n0023FFh to001C00h1KB\n001FFFh to001C00h\nDevice Descriptor Info\n(TLV) (FRAM)256B\n001AFFh to001A00h256B\n001AFFh to001A00h256B\n001AFFh to001A00h\nInformation memory\n(FRAM)InfoA128B\n0019FFh to001980h128B\n0019FFh to001980h128B\n0019FFh to001980h\nInfoB128B\n00197Fh to001900h128B\n00197Fh to001900h128B\n00197Fh to001900h\nInfoC128B\n0018FFh to001880h128B\n0018FFh to001880h128B\n0018FFh to001880h\nInfoD128B\n00187Fh to001800h128B\n00187Fh to001800h128B\n00187Fh to001800h\nBootloader (BSL)\nmemory (ROM)BSL 3512B\n0017FFh to001600h512B\n0017FFh to001600h512B\n0017FFh to001600h\nBSL 2512B\n0015FFh to001400h512B\n0015FFh to001400h512B\n0015FFh to001400h\nBSL 1512B\n0013FFh to001200h512B\n0013FFh to001200h512B\n0013FFh to001200h\nBSL 0512B\n0011FFh to001000h512B\n0011FFh to001000h512B\n0011FFh to001000h\nPeripherals Size4KB\n000FFFh to0h4KB\n000FFFh to0h4KB\n000FFFh to0h\n6.6 Bootloader (BSL)\nThe BSL enables users toprogram theFRAM orRAM using aUART serial interface (FRxxxx devices) or\nanI2Cinterface (FRxxxx1 devices). Access tothedevice memory through theBSL isprotected byan\nuser-defined password. Table 6-7listtheBSL pins requirements. BSL entry requires aspecific entry\nsequence ontheRST/NMI/SBWTDIO and TEST/SBWTCK pins. For acomplete description ofthe\nfeatures oftheBSL and itsimplementation, see theMSP430 FRAM Device Bootloader (BSL) User \'s\nGuide .\nTable 6-7.BSL PinRequirements andFunctions\nDEVICE SIGNAL BSL FUNCTION\nRST/NMI/SBWTDIO Entry sequence signal\nTEST/SBWTCK Entry sequence signal\nP2.0 Devices with UART BSL (FRxxxx): Data transmit\nP2.1 Devices with UART BSL (FRxxxx): Data receive\nP1.6 Devices with I2CBSL (FRxxxx1): Data\nP1.7 Devices with I2CBSL (FRxxxx1): Clock\nVCC Power supply\nVSS Ground supply\n61MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.7 JTAG Operation\n6.7.1 JTAG Standard Interface\nThe MSP430 family supports thestandard JTAG interface which requires four signals forsending and\nreceiving data. The JTAG signals areshared with general-purpose I/O.The TEST/SBWTCK pinisused to\nenable theJTAG signals. Inaddition tothese signals, theRST/NMI/SBWTDIO isrequired tointerface with\nMSP430 development tools and device programmers. Table 6-8lists theJTAG pinrequirements. For\nfurther details oninterfacing todevelopment tools and device programmers, see theMSP430 Hardware\nTools User \'sGuide .For acomplete description ofthe features ofthe JTAG interface and its\nimplementation, seeMSP430 Programming With theJTAG Interface .\nTable 6-8.JTAG PinRequirements andFunctions\nDEVICE SIGNAL DIRECTION FUNCTION\nPJ.3/TCK IN JTAG clock input\nPJ.2/TMS IN JTAG state control\nPJ.1/TDI/TCLK IN JTAG data input, TCLK input\nPJ.0/TDO OUT JTAG data output\nTEST/SBWTCK IN Enable JTAG pins\nRST/NMI/SBWTDIO IN External reset\nVCC Power supply\nVSS Ground supply\n6.7.2 Spy-Bi-Wire Interface\nInaddition tothestandard JTAG interface, theMSP430 family supports the2-wire Spy-Bi-Wire interface.\nSpy-Bi-Wire canbeused tointerface with MSP430 development tools anddevice programmers. Table 6-9\nlists theSpy-Bi-Wire interface pinrequirements. Forfurther details oninterfacing todevelopment tools and\ndevice programmers, see theMSP430 Hardware Tools User \'sGuide .Foracomplete description ofthe\nfeatures oftheJTAG interface and itsimplementation, see MSP430 Programming With theJTAG\nInterface .\nTable 6-9.Spy-Bi-Wire PinRequirements andFunctions\nDEVICE SIGNAL DIRECTION FUNCTION\nTEST/SBWTCK IN Spy-Bi-Wire clock input\nRST/NMI/SBWTDIO IN,OUT Spy-Bi-Wire data input andoutput\nVCC Power supply\nVSS Ground supply\n62MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.8 FRAM\nThe FRAM canbeprogrammed through theJTAG port, Spy-Bi-Wire (SBW), theBSL, orin-system bythe\nCPU. Features oftheFRAM include:\n•Ultra-low-power ultra-fast-write nonvolatile memory\n•Byte andword access capability\n•Programmable wait state generation\n•Error correction coding (ECC)\nNOTE\nWait States\nForMCLK frequencies >8MHz, wait states must beconfigured following theflow described\ninthe Wait State Control section ofthe FRAM Controller (FRCTRL) chapter inthe\nMSP430FR58xx, MSP430FR59xx, andMSP430FR6xx Family User \'sGuide .\nForimportant software design information regarding FRAM including butnotlimited topartitioning the\nmemory layout according toapplication-specific code, constant, and data space requirements, theuseof\nFRAM tooptimize application energy consumption, and theuseoftheMemory Protection Unit (MPU) to\nmaximize application robustness byprotecting theprogram code against unintended write accesses, see\nMSP430 ™FRAM Technology –How ToandBest Practices .\n6.9 Memory Protection Unit Including IPEncapsulation\nThe FRAM canbeprotected from inadvertent CPU execution, read access, orwrite access bytheMPU.\nFeatures oftheMPU include:\n•IPencapsulation with programmable boundaries insteps of1KB (prevents reads from "outside"; for\nexample, JTAG ornon-IP software).\n•Main memory partitioning isprogrammable uptothree segments insteps of1KB.\n•Each segment\'s access rights canbeindividually selected (main andinformation memory).\n•Access violation flags with interrupt capability foreasy servicing ofaccess violations.\n63MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.10 Peripherals\nPeripherals areconnected totheCPU through data, address, and control buses. Peripherals can be\nhandled using all instructions. For complete module descriptions, see the MSP430FR58xx,\nMSP430FR59xx, andMSP430FR6xx Family User \'sGuide .\n6.10.1 Digital I/O\nUptofour 8-bit I/Oports areimplemented:\n•Allindividual I/Obitsareindependently programmable.\n•Any combination ofinput, output, andinterrupt conditions ispossible.\n•Programmable pullup orpulldown onallports.\n•Edge-selectable interrupt andLPM3.5 andLPM4.5 wake-up input capability isavailable forallports.\n•Read andwrite access toport control registers issupported byallinstructions.\n•Ports canbeaccessed byte-wise orword-wise inpairs.\n•Allpins ofports P1,P2,P3,P4,andPJsupport Capacitive Touch I/Ofunctionality.\n•Nocross-currents during start-up.\nNOTE\nConfiguration ofDigital I/Os After BOR Reset\nToprevent anycross currents during start-up ofthedevice, allport pins arehigh-impedance\nwith Schmitt triggers, and their module functions disabled. Toenable theI/Ofunctionality\nafter aBOR reset, theports must beconfigured firstand then theLOCKLPM5 bitmust be\ncleared. Fordetails, seetheConfiguration After Reset section oftheDigital I/Ochapter inthe\nMSP430FR58xx, MSP430FR59xx, andMSP430FR6xx Family User \'sGuide .\n6.10.2 Oscillator andClock System (CS)\nThe clock system includes support fora32-kHz watch-crystal oscillator (XT1), aninternal very-low-power\nlow-frequency oscillator (VLO), anintegrated internal digitally controlled oscillator (DCO), and ahigh-\nfrequency crystal oscillator XT2. The clock system module isdesigned tomeet therequirements ofboth\nlowsystem cost and lowpower consumption. Afail-safe mechanism exists forallcrystal sources. The\nclock system module provides thefollowing clock signals:\n•Auxiliary clock (ACLK). ACLK canbesourced from a32-kHz watch crystal (LFXT1), theinternal low-\nfrequency oscillator (VLO), oradigital external low-frequency (<50kHz) clock source.\n•Main clock (MCLK), thesystem clock used bytheCPU. MCLK canbesourced from ahigh-frequency\ncrystal (HFXT2), theinternal digitally controlled oscillator DCO, a32-kHz watch crystal (LFXT1), the\ninternal low-frequency oscillator (VLO), oradigital external clock source.\n•Sub-Main clock (SMCLK), thesubsystem clock used bytheperipheral modules. SMCLK can be\nsourced bysame sources made available toMCLK.\n6.10.3 Power-Management Module (PMM)\nThe primary functions ofthePMM are:\n•Supply regulated voltages tothecore logic\n•Supervise voltages thatareconnected tothedevice (atDVCC pins)\n•Give reset signals tothedevice during power onandpower off\n64MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.10.4 Hardware Multiplier (MPY)\nThe multiplication operation issupported byadedicated peripheral module. The module performs\noperations with 32-, 24-, 16-, and 8-bit operands. The module supports signed multiplication, unsigned\nmultiplication, signed multiply-and-accumulate, andunsigned multiply-and-accumulate operations.\n6.10.5 Real-Time Clock (RTC_B) (Only MSP430FR596x andMSP430FR594x)\nThe RTC_B module contains anintegrated real-time clock (RTC). The RTC integrates aninternal calendar\nthat compensates formonths with less than 31days and includes leap year correction. The RTC_B also\nsupports flexible alarm functions and offset-calibration hardware. RTC operation isavailable inLPM3.5\nmodes tominimize power consumption.\n6.10.6 Watchdog Timer (WDT_A)\nThe primary function oftheWDT_A module istoperform acontrolled system restart ifasoftware problem\noccurs. Iftheselected time interval expires, asystem reset isgenerated. Ifthewatchdog function isnot\nneeded inanapplication, themodule canbeconfigured asaninterval timer andcangenerate interrupts at\nselected time intervals. Table 6-10 lists theclock sources fortheWDT_A module.\nTable 6-10. WDT_A Clocks\nWDTSSELNORMAL OPERATION\n(WATCHDOG AND INTERVAL TIMER MODE)\n00 SMCLK\n01 ACLK\n10 VLOCLK\n11 LFMODCLK\n6.10.7 System Module (SYS)\nThe SYS module manages many ofthesystem functions within thedevice. These system functions\ninclude power onreset (POR) and power upclear (PUC) handling, NMI source selection and\nmanagement, reset interrupt vector generators, bootloader (BSL) entry mechanisms, and configuration\nmanagement (device descriptors). The SYS module also includes adata exchange mechanism through\nJTAG called aJTAG mailbox that can beused intheapplication. Table 6-11 lists theSYS module\ninterrupt vector registers.\n65MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) Indicates incorrect wait state settings.Table 6-11. System Module Interrupt Vector Registers\nINTERRUPT VECTOR\nREGISTERADDRESS INTERRUPT EVENT VALUE PRIORITY\nSYSRSTIV, System Reset 019EhNointerrupt pending 00h\nBrownout (BOR) 02h Highest\nRSTIFG RST/NMI (BOR) 04h\nPMMSWBOR software BOR (BOR) 06h\nLPMx.5 wakeup (BOR) 08h\nSecurity violation (BOR) 0Ah\nReserved 0Ch\nSVSHIFG SVSH event (BOR) 0Eh\nReserved 10h\nReserved 12h\nPMMSWPOR software POR (POR) 14h\nWDTIFG watchdog time-out (PUC) 16h\nWDTPW password violation (PUC) 18h\nFRCTLPW password violation (PUC) 1Ah\nUncorrectable FRAM biterror detection (PUC) 1Ch\nPeripheral area fetch (PUC) 1Eh\nPMMPW PMM password violation (PUC) 20h\nMPUPW MPU password violation (PUC) 22h\nCSPW CSpassword violation (PUC) 24h\nMPUSEGPIFG encapsulated IPmemory segment violation\n(PUC)26h\nMPUSEGIIFG information memory segment violation (PUC) 28h\nMPUSEG1IFG segment 1memory violation (PUC) 2Ah\nMPUSEG2IFG segment 2memory violation (PUC) 2Ch\nMPUSEG3IFG segment 3memory violation (PUC) 2Eh\nACCTEIFG access time error (PUC)(1)30h\nReserved 32hto3Eh Lowest\nSYSSNIV, System NMI 019ChNointerrupt pending 00h\nReserved 02h Highest\nUncorrectable FRAM biterror detection 04h\nReserved 06h\nMPUSEGPIFG encapsulated IPmemory segment violation 08h\nMPUSEGIIFG information memory segment violation 0Ah\nMPUSEG1IFG segment 1memory violation 0Ch\nMPUSEG2IFG segment 2memory violation 0Eh\nMPUSEG3IFG segment 3memory violation 10h\nVMAIFG vacant memory access 12h\nJMBINIFG JTAG mailbox input 14h\nJMBOUTIFG JTAG mailbox output 16h\nCorrectable FRAM biterror detection 18h\nReserved1Ah to\n1EhLowest\n66MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-11. System Module Interrupt Vector Registers (continued)\nINTERRUPT VECTOR\nREGISTERADDRESS INTERRUPT EVENT VALUE PRIORITY\nSYSUNIV, User NMI 019AhNointerrupt pending 00h\nNMIIFG NMI pin 02h Highest\nOFIFG oscillator fault 04h\nReserved 06h\nReserved 08h\nReserved0Ah to\n1EhLowest\n(1) Ifareserved trigger source isselected, notrigger isgenerated.6.10.8 DMA Controller\nThe DMA controller allows movement ofdata from one memory address toanother without CPU\nintervention. Forexample, theDMA controller canbeused tomove data from theADC12_B conversion\nmemory toRAM. Using theDMA controller canincrease thethroughput ofperipheral modules. The DMA\ncontroller reduces system power consumption byallowing theCPU toremain insleep mode, without\nhaving towake tomove data toorfrom aperipheral. Table 6-12 lists theavailable triggers fortheDMA.\nTable 6-12. DMA Trigger Assignments(1)\nTRIGGER CHANNEL 0 CHANNEL 1 CHANNEL 2\n0 DMAREQ DMAREQ DMAREQ\n1 TA0CCR0 CCIFG TA0CCR0 CCIFG TA0CCR0 CCIFG\n2 TA0CCR2 CCIFG TA0CCR2 CCIFG TA0CCR2 CCIFG\n3 TA1CCR0 CCIFG TA1CCR0 CCIFG TA1CCR0 CCIFG\n4 TA1CCR2 CCIFG TA1CCR2 CCIFG TA1CCR2 CCIFG\n5 TA2CCR0 CCIFG TA2CCR0 CCIFG TA2CCR0 CCIFG\n6 TA3CCR0 CCIFG TA3CCR0 CCIFG TA3CCR0 CCIFG\n7 TB0CCR0 CCIFG TB0CCR0 CCIFG TB0CCR0 CCIFG\n8 TB0CCR2 CCIFG TB0CCR2 CCIFG TB0CCR2 CCIFG\n9 Reserved Reserved Reserved\n10 Reserved Reserved Reserved\n11 AES Trigger 0 AES Trigger 0 AES Trigger 0\n12 AES Trigger 1 AES Trigger 1 AES Trigger 1\n13 AES Trigger 2 AES Trigger 2 AES Trigger 2\n14 UCA0RXIFG UCA0RXIFG UCA0RXIFG\n15 UCA0TXIFG UCA0TXIFG UCA0TXIFG\n16 UCA1RXIFG UCA1RXIFG UCA1RXIFG\n17 UCA1TXIFG UCA1TXIFG UCA1TXIFG\n18UCB0RXIFG (SPI)\nUCB0RXIFG0 (I2C)UCB0RXIFG (SPI)\nUCB0RXIFG0 (I2C)UCB0RXIFG (SPI)\nUCB0RXIFG0 (I2C)\n19UCB0TXIFG (SPI)\nUCB0TXIFG0 (I2C)UCB0TXIFG (SPI)\nUCB0TXIFG0 (I2C)UCB0TXIFG (SPI)\nUCB0TXIFG0 (I2C)\n20 UCB0RXIFG1 (I2C) UCB0RXIFG1 (I2C) UCB0RXIFG1 (I2C)\n21 UCB0TXIFG1 (I2C) UCB0TXIFG1 (I2C) UCB0TXIFG1 (I2C)\n22 UCB0RXIFG2 (I2C) UCB0RXIFG2 (I2C) UCB0RXIFG2 (I2C)\n23 UCB0TXIFG2 (I2C) UCB0TXIFG2 (I2C) UCB0TXIFG2 (I2C)\n24 UCB0RXIFG3 (I2C) UCB0RXIFG3 (I2C) UCB0RXIFG3 (I2C)\n25 UCB0TXIFG3 (I2C) UCB0TXIFG3 (I2C) UCB0TXIFG3 (I2C)\n26 ADC12 endofconversion ADC12 endofconversion ADC12 endofconversion\n27 Reserved Reserved Reserved\n67MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-12. DMA Trigger Assignments(1)(continued)\nTRIGGER CHANNEL 0 CHANNEL 1 CHANNEL 2\n28 Reserved Reserved Reserved\n29 MPY ready MPY ready MPY ready\n30 DMA2IFG DMA0IFG DMA1IFG\n31 DMAE0 DMAE0 DMAE0\n6.10.9 Enhanced Universal Serial Communication Interface (eUSCI)\nThe eUSCI modules areused forserial data communication. The eUSCI module supports synchronous\ncommunication protocols such asSPI (3or4pin) and I2C,and asynchronous communication protocols\nsuch asUART, enhanced UART with automatic baudrate detection, andIrDA.\nThe eUSCI_An module provides support forSPI(3or4pin), UART, enhanced UART, andIrDA.\nThe eUSCI_Bn module provides support forSPI(3or4pin)andI2C.\nTwo eUSCI_A modules andoneeUSCI_B module areimplemented.\n68MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.10.10 TA0, TA1\nTA0 and TA1 are16-bit timers and counters (Timer_A type) with three capture/compare registers each.\nTA0 andTAcansupport multiple captures orcompares, PWM outputs, andinterval timing (see Table 6-13\nand Table 6-14).TA0 and TAhave extensive interrupt capabilities. Interrupts may begenerated from the\ncounter onoverflow conditions andfrom each ofthecapture/compare registers.\nTable 6-13. TA0 Signal Connections\nINPUT PORT PINDEVICE INPUT\nSIGNALMODULE INPUT\nSIGNALMODULE\nBLOCKMODULE\nOUTPUT\nSIGNALDEVICE\nOUTPUT\nSIGNALOUTPUT PORT PIN\nP1.2 TA0CLK TACLK\nTimer N/A N/AACLK (internal) ACLK\nSMCLK (internal) SMCLK\nP1.2 TA0CLK INCLK\nP1.6 TA0.0 CCI0A\nCCR0 TA0 TA0.0P1.6\nP2.3 TA0.0 CCI0B P2.3\nDVSS GND\nDVCC VCC\nP1.0 TA0.1 CCI1A\nCCR1 TA1 TA0.1P1.0\nCOUT (internal) CCI1BADC12(internal)\nADC12SHSx ={1}\nDVSS GND\nDVCC VCC\nP1.1 TA0.2 CCI2A\nCCR2 TA2 TA0.2P1.1\nACLK (internal) CCI2B\nDVSS GND\nDVCC VCC\nTable 6-14. TA1 Signal Connections\nINPUT PORT PINDEVICE INPUT\nSIGNALMODULE INPUT\nSIGNALMODULE\nBLOCKMODULE\nOUTPUT\nSIGNALDEVICE\nOUTPUT\nSIGNALOUTPUT PORT PIN\nP1.1 TA1CLK TACLK\nTimer N/A N/AACLK (internal) ACLK\nSMCLK (internal) SMCLK\nP1.1 TA1CLK INCLK\nP1.7 TA1.0 CCI0A\nCCR0 TA0 TA1.0P1.7\nP2.4 TA1.0 CCI0B P2.4\nDVSS GND\nDVCC VCC\nP1.2 TA1.1 CCI1A\nCCR1 TA1 TA1.1P1.2\nCOUT (internal) CCI1BADC12(internal)\nADC12SHSx ={4}\nDVSS GND\nDVCC VCC\nP1.3 TA1.2 CCI2A\nCCR2 TA2 TA1.2P1.3\nACLK (internal) CCI2B\nDVSS GND\nDVCC VCC\n69MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.10.11 TA2, TA3\nTA2 andTA3 are16-bit timers andcounters (Timer_A type) with twocapture/compare registers each and\nwith internal connections only. TA2 and TA3 can support multiple captures orcompares, PWM outputs,\nand interval timing (see Table 6-15 and Table 6-16).TA2 and TA3 have extensive interrupt capabilities.\nInterrupts may begenerated from the counter onoverflow conditions and from each ofthe\ncapture/compare registers.\nTable 6-15. TA2 Signal Connections\nDEVICE INPUT SIGNAL MODULE INPUT NAME MODULE BLOCKMODULE OUTPUT\nSIGNALDEVICE OUTPUT\nSIGNAL\nCOUT (internal) TACLK\nTimer N/AACLK (internal) ACLK\nSMCLK (internal) SMCLK\nFrom Capacitive Touch\nI/O0(internal)INCLK\nTA3 CCR0 output\n(internal)CCI0A\nCCR0 TA0TA3 CCI0A input\nACLK (internal) CCI0B\nDVSS GND\nDVCC VCC\nFrom Capacitive Touch\nI/O0(internal)CCI1A\nCCR1 TA1ADC12(internal)\nADC12SHSx ={5}\nCOUT (internal) CCI1B\nDVSS GND\nDVCC VCC\nTable 6-16. TA3 Signal Connections\nDEVICE INPUT SIGNAL MODULE INPUT NAME MODULE BLOCKMODULE OUTPUT\nSIGNALDEVICE OUTPUT\nSIGNAL\nCOUT (internal) TACLK\nTimer N/AACLK (internal) ACLK\nSMCLK (internal) SMCLK\nFrom Capacitive Touch\nI/O1(internal)INCLK\nTA2 CCR0 output\n(internal)CCI0A\nCCR0 TA0TA2 CCI0A input\nACLK (internal) CCI0B\nDVSS GND\nDVCC VCC\nFrom Capacitive Touch\nI/O1(internal)CCI1A\nCCR1 TA1ADC12(internal)\nADC12SHSx ={6}\nCOUT (internal) CCI1B\nDVSS GND\nDVCC VCC\n70MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.10.12 TB0\nTB0 isa16-bit timer and counter (Timer_B type) with seven capture/compare registers. TB0 cansupport\nmultiple captures orcompares, PWM outputs, and interval timing (see Table 6-17 ).TB0 has extensive\ninterrupt capabilities. Interrupts may begenerated from thecounter onoverflow conditions and from each\nofthecapture/compare registers.\nTable 6-17. TB0 Signal Connections\nINPUT PORT PINDEVICE INPUT\nSIGNALMODULE INPUT\nSIGNALMODULE\nBLOCKMODULE\nOUTPUT\nSIGNALDEVICE\nOUTPUT\nSIGNALOUTPUT PORT PIN\nP2.0 TB0CLK TBCLK\nTimer N/A N/AACLK (internal) ACLK\nSMCLK (internal) SMCLK\nP2.0 TB0CLK INCLK\nP2.1 TB0.0 CCI0A\nCCR0 TB0 TB0.0P2.1\nP2.5 TB0.0 CCI0B P2.5\nDVSS GNDADC12 (internal)\nADC12SHSx ={2}\nDVCC VCC\nP1.4 TB0.1 CCI1A\nCCR1 TB1 TB0.1P1.4\nCOUT (internal) CCI1B P2.6\nDVSS GNDADC12 (internal)\nADC12SHSx ={3}\nDVCC VCC\nP1.5 TB0.2 CCI2A\nCCR2 TB2 TB0.2P1.5\nACLK (internal) CCI2B P2.2\nDVSS GND\nDVCC VCC\nP3.4 TB0.3 CCI3A\nCCR3 TB3 TB0.3P3.4\nP1.6 TB0.3 CCI3B P1.6\nDVSS GND\nDVCC VCC\nP3.5 TB0.4 CCI4A\nCCR4 TB4 TB0.4P3.5\nP1.7 TB0.4 CCI4B P1.7\nDVSS GND\nDVCC VCC\nP3.6 TB0.5 CCI5A\nCCR5 TB5 TB0.5P3.6\nP4.4 TB0.5 CCI5B P4.4\nDVSS GND\nDVCC VCC\nP3.7 TB0.6 CCI6A\nCCR6 TB6 TB0.6P3.7\nP2.0 TB0.6 CCI6B P2.0\nDVSS GND\nDVCC VCC\n71MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.10.13 ADC12_B\nThe ADC12_B module supports fast12-bit analog-to-digital conversions with differential and single-ended\ninputs. The module implements a12-bit SAR core, sample select control, reference generator, and a\nconversion result buffer. Awindow comparator with lower andupper limits allows CPU-independent result\nmonitoring with three window comparator interrupt flags.\nTable 6-18 lists theexternal trigger sources.\nTable 6-18. ADC12_B Trigger Signal Connections\nADC12SHSx CONNECTED TRIGGER\nSOURCE BINARY DECIMAL\n000 0 Software (ADC12SC)\n001 1 TA0 CCR1 output\n010 2 TB0 CCR0 output\n011 3 TB0 CCR1 output\n100 4 TA1 CCR1 output\n101 5 TA2 CCR1 output\n110 6 TA3 CCR1 output\n111 7 Reserved (DVSS)\nTable 6-19 lists theavailable multiplexing between internal andexternal analog inputs.\n(1) N/A=Nointernal signal isavailable onthisdevice.Table 6-19. ADC12_B External andInternal Signal Mapping\nCONTROL BITINADC12CTL3\nREGISTEREXTERNAL ADC INPUT\n(CONTROL BIT=0)INTERNAL ADC INPUT\n(CONTROL BIT=1)\nADC12BATMAP A31 Battery monitor\nADC12TCMAP A30 Temperature sensor\nADC12CH0MAP A29 N/A(1)\nADC12CH1MAP A28 N/A(1)\nADC12CH2MAP A27 N/A(1)\nADC12CH3MAP A26 N/A(1)\n6.10.14 Comparator_E\nThe primary function ofthe Comparator_E module istosupport precision slope analog-to-digital\nconversions, battery voltage supervision, andmonitoring ofexternal analog signals.\n6.10.15 CRC16\nThe CRC16 module produces asignature based onasequence ofentered data values and canbeused\nfordata checking. The CRC16 module signature isbased ontheCRC-CCITT standard.\n6.10.16 AES256 Accelerator\nThe AES accelerator module performs encryption and decryption of128-bit data with 128-, 192-, or256-\nbitkeys according totheAdvanced Encryption Standard (AES) (FIPS PUB 197) inhardware.\n6.10.17 True Random Seed\nThe Device Descriptor (TLV) (see Section 6.12)contains a128-bit true random seed that canbeused to\nimplement adeterministic random number generator.\n72MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.10.18 Shared Reference (REF)\nThe REF module generates allofthecritical reference voltages that canbeused bythevarious analog\nperipherals inthedevice.\n6.10.19 Embedded Emulation\n6.10.19.1 Embedded Emulation Module (EEM)\nThe EEM supports real-time in-system debugging. The Sversion oftheEEM hasthefollowing features:\n•Three hardware triggers orbreakpoints onmemory access\n•One hardware trigger orbreakpoint onCPU register write access\n•Uptofour hardware triggers thatcanbecombined toform complex triggers orbreakpoints\n•One cycle counter\n•Clock control onmodule level\n6.10.19.2 EnergyTrace++ Technology\nThe devices implement circuitry tosupport EnergyTrace++ technology. The EnergyTrace++ technology\nallows youtoobserve information about theinternal states ofthemicrocontroller. These states include the\nCPU Program Counter (PC), theONorOFF status oftheperipherals andthesystem clocks (regardless of\ntheclock source), andthelow-power mode currently inuse. These states canalways beread byadebug\ntool, even when themicrocontroller sleeps inLPMx.5 modes.\nThe activity ofthefollowing modules canbeobserved:\n•MPY iscalculating.\n•WDT iscounting.\n•RTC iscounting.\n•ADC: asequence, sample, orconversion isactive.\n•REF: REFBG orREFGEN active andBGinstatic mode.\n•COMP ison.\n•AES isencrypting ordecrypting.\n•eUSCI_A0 istransferring (receiving ortransmitting) data.\n•eUSCI_A1 istransferring (receiving ortransmitting) data.\n•eUSCI_B0 istransferring (receiving ortransmitting) data.\n•TB0 iscounting.\n•TA0 iscounting.\n•TA1 iscounting.\n•TA2 iscounting.\n•TA3 iscounting.\n73MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.10.20 Peripheral FileMap\nTable 6-20 lists thebase address foreach peripheral. Forcomplete module register descriptions, seethe\nMSP430FR58xx, MSP430FR59xx, andMSP430FR6xx Family User \'sGuide .\nTable 6-20. Peripherals\nMODULE NAME BASE ADDRESSOFFSET ADDRESS\nRANGE\nSpecial Functions (see Table 6-21) 0100h 000h to01Fh\nPMM (see Table 6-22) 0120h 000h to01Fh\nFRAM Control (see Table 6-23) 0140h 000h to00Fh\nCRC16 (see Table 6-24) 0150h 000h to007h\nWatchdog (see Table 6-25) 015Ch 000h to001h\nCS(see Table 6-26) 0160h 000h to00Fh\nSYS (see Table 6-27) 0180h 000h to01Fh\nShared Reference (see Table 6-28) 01B0h 000h to001h\nPort P1,P2(see Table 6-29) 0200h 000h to01Fh\nPort P3,P4(see Table 6-30) 0220h 000h to01Fh\nPort PJ(see Table 6-31) 0320h 000h to01Fh\nTA0 (see Table 6-32) 0340h 000h to02Fh\nTA1 (see Table 6-33) 0380h 000h to02Fh\nTB0 (see Table 6-34) 03C0h 000h to02Fh\nTA2 (see Table 6-35) 0400h 000h to02Fh\nCapacitive Touch I/O0(see Table 6-36) 0430h 000h to00Fh\nTA3 (see Table 6-37) 0440h 000h to02Fh\nCapacitive Touch I/O1(see Table 6-38) 0470h 000h to00Fh\nReal-Time Clock (RTC_B) (see Table 6-39) 04A0h 000h to01Fh\n32-Bit Hardware Multiplier (see Table 6-40) 04C0h 000h to02Fh\nDMA General Control (see Table 6-41) 0500h 000h to00Fh\nDMA Channel 0(see Table 6-41) 0510h 000h to00Fh\nDMA Channel 1(see Table 6-41) 0520h 000h to00Fh\nDMA Channel 2(see Table 6-41) 0530h 000h to00Fh\nMPU Control (see Table 6-42) 05A0h 000h to00Fh\neUSCI_A0 (see Table 6-43) 05C0h 000h to01Fh\neUSCI_A1 (see Table 6-44) 05E0h 000h to01Fh\neUSCI_B0 (see Table 6-45) 0640h 000h to02Fh\nADC12_B (see Table 6-46) 0800h 000h to09Fh\nComparator_E (see Table 6-47) 08C0h 000h to00Fh\nAES (see Table 6-48) 09C0h 000h to00Fh\n74MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-21. Special Function Registers (Base Address: 0100h)\nREGISTER DESCRIPTION REGISTER OFFSET\nSFR interrupt enable SFRIE1 00h\nSFR interrupt flag SFRIFG1 02h\nSFR reset pincontrol SFRRPCR 04h\nTable 6-22. PMM Registers (Base Address: 0120h)\nREGISTER DESCRIPTION REGISTER OFFSET\nPMM control 0 PMMCTL0 00h\nPMM interrupt flags PMMIFG 0Ah\nPM5 control 0 PM5CTL0 10h\nTable 6-23. FRAM Control Registers (Base Address: 0140h)\nREGISTER DESCRIPTION REGISTER OFFSET\nFRAM control 0 FRCTL0 00h\nGeneral control 0 GCCTL0 04h\nGeneral control 1 GCCTL1 06h\nTable 6-24. CRC16 Registers (Base Address: 0150h)\nREGISTER DESCRIPTION REGISTER OFFSET\nCRC data input CRC16DI 00h\nCRC data input reverse byte CRCDIRB 02h\nCRC initialization andresult CRCINIRES 04h\nCRC result reverse byte CRCRESR 06h\nTable 6-25. Watchdog Registers (Base Address: 015Ch)\nREGISTER DESCRIPTION REGISTER OFFSET\nWatchdog timer control WDTCTL 00h\nTable 6-26. CSRegisters (Base Address: 0160h)\nREGISTER DESCRIPTION REGISTER OFFSET\nCScontrol 0 CSCTL0 00h\nCScontrol 1 CSCTL1 02h\nCScontrol 2 CSCTL2 04h\nCScontrol 3 CSCTL3 06h\nCScontrol 4 CSCTL4 08h\nCScontrol 5 CSCTL5 0Ah\nCScontrol 6 CSCTL6 0Ch\nTable 6-27. SYS Registers (Base Address: 0180h)\nREGISTER DESCRIPTION REGISTER OFFSET\nSystem control SYSCTL 00h\nJTAG mailbox control SYSJMBC 06h\nJTAG mailbox input 0 SYSJMBI0 08h\nJTAG mailbox input 1 SYSJMBI1 0Ah\nJTAG mailbox output 0 SYSJMBO0 0Ch\nJTAG mailbox output 1 SYSJMBO1 0Eh\n75MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-27. SYS Registers (Base Address: 0180h) (continued)\nREGISTER DESCRIPTION REGISTER OFFSET\nUser NMI vector generator SYSUNIV 1Ah\nSystem NMI vector generator SYSSNIV 1Ch\nReset vector generator SYSRSTIV 1Eh\nTable 6-28. Shared Reference Registers (Base Address: 01B0h)\nREGISTER DESCRIPTION REGISTER OFFSET\nShared reference control REFCTL 00h\nTable 6-29. Port P1,P2Registers (Base Address: 0200h)\nREGISTER DESCRIPTION REGISTER OFFSET\nPort P1input P1IN 00h\nPort P1output P1OUT 02h\nPort P1direction P1DIR 04h\nPort P1resistor enable P1REN 06h\nPort P1selection 0 P1SEL0 0Ah\nPort P1selection 1 P1SEL1 0Ch\nPort P1interrupt vector word P1IV 0Eh\nPort P1complement selection P1SELC 16h\nPort P1interrupt edge select P1IES 18h\nPort P1interrupt enable P1IE 1Ah\nPort P1interrupt flag P1IFG 1Ch\nPort P2input P2IN 01h\nPort P2output P2OUT 03h\nPort P2direction P2DIR 05h\nPort P2resistor enable P2REN 07h\nPort P2selection 0 P2SEL0 0Bh\nPort P2selection 1 P2SEL1 0Dh\nPort P2complement selection P2SELC 17h\nPort P2interrupt vector word P2IV 1Eh\nPort P2interrupt edge select P2IES 19h\nPort P2interrupt enable P2IE 1Bh\nPort P2interrupt flag P2IFG 1Dh\nTable 6-30. Port P3,P4Registers (Base Address: 0220h)\nREGISTER DESCRIPTION REGISTER OFFSET\nPort P3input P3IN 00h\nPort P3output P3OUT 02h\nPort P3direction P3DIR 04h\nPort P3resistor enable P3REN 06h\nPort P3selection 0 P3SEL0 0Ah\nPort P3selection 1 P3SEL1 0Ch\nPort P3interrupt vector word P3IV 0Eh\nPort P3complement selection P3SELC 16h\nPort P3interrupt edge select P3IES 18h\nPort P3interrupt enable P3IE 1Ah\nPort P3interrupt flag P3IFG 1Ch\n76MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-30. Port P3,P4Registers (Base Address: 0220h) (continued)\nREGISTER DESCRIPTION REGISTER OFFSET\nPort P4input P4IN 01h\nPort P4output P4OUT 03h\nPort P4direction P4DIR 05h\nPort P4resistor enable P4REN 07h\nPort P4selection 0 P4SEL0 0Bh\nPort P4selection 1 P4SEL1 0Dh\nPort P4complement selection P4SELC 17h\nPort P4interrupt vector word P4IV 1Eh\nPort P4interrupt edge select P4IES 19h\nPort P4interrupt enable P4IE 1Bh\nPort P4interrupt flag P4IFG 1Dh\nTable 6-31. Port JRegisters (Base Address: 0320h)\nREGISTER DESCRIPTION REGISTER OFFSET\nPort PJinput PJIN 00h\nPort PJoutput PJOUT 02h\nPort PJdirection PJDIR 04h\nPort PJresistor enable PJREN 06h\nPort PJselection 0 PJSEL0 0Ah\nPort PJselection 1 PJSEL1 0Ch\nPort PJcomplement selection PJSELC 16h\nTable 6-32. TA0 Registers (Base Address: 0340h)\nREGISTER DESCRIPTION REGISTER OFFSET\nTA0 control TA0CTL 00h\nCapture/compare control 0 TA0CCTL0 02h\nCapture/compare control 1 TA0CCTL1 04h\nCapture/compare control 2 TA0CCTL2 06h\nCapture/compare control 3 TA0CCTL3 08h\nCapture/compare control 4 TA0CCTL4 0Ah\nTA0 counter TA0R 10h\nCapture/compare 0 TA0CCR0 12h\nCapture/compare 1 TA0CCR1 14h\nCapture/compare 2 TA0CCR2 16h\nCapture/compare 3 TA0CCR3 18h\nCapture/compare 4 TA0CCR4 1Ah\nTA0 expansion 0 TA0EX0 20h\nTA0 interrupt vector TA0IV 2Eh\nTable 6-33. TA1 Registers (Base Address: 0380h)\nREGISTER DESCRIPTION REGISTER OFFSET\nTA1 control TA1CTL 00h\nCapture/compare control 0 TA1CCTL0 02h\nCapture/compare control 1 TA1CCTL1 04h\nCapture/compare control 2 TA1CCTL2 06h\nTA1 counter TA1R 10h\n77MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-33. TA1 Registers (Base Address: 0380h) (continued)\nREGISTER DESCRIPTION REGISTER OFFSET\nCapture/compare 0 TA1CCR0 12h\nCapture/compare 1 TA1CCR1 14h\nCapture/compare 2 TA1CCR2 16h\nTA1 expansion 0 TA1EX0 20h\nTA1 interrupt vector TA1IV 2Eh\nTable 6-34. TB0 Registers (Base Address: 03C0h)\nREGISTER DESCRIPTION REGISTER OFFSET\nTB0 control TB0CTL 00h\nCapture/compare control 0 TB0CCTL0 02h\nCapture/compare control 1 TB0CCTL1 04h\nCapture/compare control 2 TB0CCTL2 06h\nCapture/compare control 3 TB0CCTL3 08h\nCapture/compare control 4 TB0CCTL4 0Ah\nCapture/compare control 5 TB0CCTL5 0Ch\nCapture/compare control 6 TB0CCTL6 0Eh\nTB0 counter TB0R 10h\nCapture/compare 0 TB0CCR0 12h\nCapture/compare 1 TB0CCR1 14h\nCapture/compare 2 TB0CCR2 16h\nCapture/compare 3 TB0CCR3 18h\nCapture/compare 4 TB0CCR4 1Ah\nCapture/compare 5 TB0CCR5 1Ch\nCapture/compare 6 TB0CCR6 1Eh\nTB0 expansion 0 TB0EX0 20h\nTB0 interrupt vector TB0IV 2Eh\nTable 6-35. TA2 Registers (Base Address: 0400h)\nREGISTER DESCRIPTION REGISTER OFFSET\nTA2 control TA2CTL 00h\nCapture/compare control 0 TA2CCTL0 02h\nCapture/compare control 1 TA2CCTL1 04h\nTA2 counter TA2R 10h\nCapture/compare 0 TA2CCR0 12h\nCapture/compare 1 TA2CCR1 14h\nTA2 expansion 0 TA2EX0 20h\nTA2 interrupt vector TA2IV 2Eh\nTable 6-36. Capacitive Touch I/O0Registers (Base Address: 0430h)\nREGISTER DESCRIPTION REGISTER OFFSET\nCapacitive Touch I/O0control CAPTIO0CTL 0Eh\nTable 6-37. TA3 Registers (Base Address: 0440h)\nREGISTER DESCRIPTION REGISTER OFFSET\nTA3 control TA3CTL 00h\nCapture/compare control 0 TA3CCTL0 02h\n78MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-37. TA3 Registers (Base Address: 0440h) (continued)\nREGISTER DESCRIPTION REGISTER OFFSET\nCapture/compare control 1 TA3CCTL1 04h\nTA3 counter TA3R 10h\nCapture/compare 0 TA3CCR0 12h\nCapture/compare 1 TA3CCR1 14h\nTA3 expansion 0 TA3EX0 20h\nTA3 interrupt vector TA3IV 2Eh\nTable 6-38. Capacitive Touch I/O1Registers (Base Address: 0470h)\nREGISTER DESCRIPTION REGISTER OFFSET\nCapacitive touch I/O1control CAPTIO1CTL 0Eh\nTable 6-39. RTC_B Real-Time Clock Registers (Base Address: 04A0h)\nREGISTER DESCRIPTION REGISTER OFFSET\nRTC control 0 RTCCTL0 00h\nRTC control 1 RTCCTL1 01h\nRTC control 2 RTCCTL2 02h\nRTC control 3 RTCCTL3 03h\nRTC prescaler 0control RTCPS0CTL 08h\nRTC prescaler 1control RTCPS1CTL 0Ah\nRTC prescaler 0 RTCPS0 0Ch\nRTC prescaler 1 RTCPS1 0Dh\nRTC interrupt vector word RTCIV 0Eh\nRTC seconds RTCSEC/RTCNT1 10h\nRTC minutes RTCMIN/RTCNT2 11h\nRTC hours RTCHOUR/RTCNT3 12h\nRTC dayofweek RTCDOW/RTCNT4 13h\nRTC days RTCDAY 14h\nRTC month RTCMON 15h\nRTC year low RTCYEARL 16h\nRTC year high RTCYEARH 17h\nRTC alarm minutes RTCAMIN 18h\nRTC alarm hours RTCAHOUR 19h\nRTC alarm dayofweek RTCADOW 1Ah\nRTC alarm days RTCADAY 1Bh\nBinary-to-BCD conversion BIN2BCD 1Ch\nBCD-to-binary conversion BCD2BIN 1Eh\nTable 6-40. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)\nREGISTER DESCRIPTION REGISTER OFFSET\n16-bit operand 1–multiply MPY 00h\n16-bit operand 1–signed multiply MPYS 02h\n16-bit operand 1–multiply accumulate MAC 04h\n16-bit operand 1–signed multiply accumulate MACS 06h\n16-bit operand 2 OP2 08h\n16×16result lowword RESLO 0Ah\n16×16result high word RESHI 0Ch\n79MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-40. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h) (continued)\nREGISTER DESCRIPTION REGISTER OFFSET\n16×16sum extension SUMEXT 0Eh\n32-bit operand 1–multiply lowword MPY32L 10h\n32-bit operand 1–multiply high word MPY32H 12h\n32-bit operand 1–signed multiply lowword MPYS32L 14h\n32-bit operand 1–signed multiply high word MPYS32H 16h\n32-bit operand 1–multiply accumulate lowword MAC32L 18h\n32-bit operand 1–multiply accumulate high word MAC32H 1Ah\n32-bit operand 1–signed multiply accumulate lowword MACS32L 1Ch\n32-bit operand 1–signed multiply accumulate high word MACS32H 1Eh\n32-bit operand 2–lowword OP2L 20h\n32-bit operand 2–high word OP2H 22h\n32×32result 0–least significant word RES0 24h\n32×32result 1 RES1 26h\n32×32result 2 RES2 28h\n32×32result 3–most significant word RES3 2Ah\nMPY32 control 0 MPY32CTL0 2Ch\nTable 6-41. DMA Registers (Base Address DMA General Control: 0500h,\nDMA Channel 0:0510h, DMA Channel 1:0520h, DMA Channel 2:0530h)\nREGISTER DESCRIPTION REGISTER OFFSET\nDMA channel 0control DMA0CTL 00h\nDMA channel 0source address low DMA0SAL 02h\nDMA channel 0source address high DMA0SAH 04h\nDMA channel 0destination address low DMA0DAL 06h\nDMA channel 0destination address high DMA0DAH 08h\nDMA channel 0transfer size DMA0SZ 0Ah\nDMA channel 1control DMA1CTL 00h\nDMA channel 1source address low DMA1SAL 02h\nDMA channel 1source address high DMA1SAH 04h\nDMA channel 1destination address low DMA1DAL 06h\nDMA channel 1destination address high DMA1DAH 08h\nDMA channel 1transfer size DMA1SZ 0Ah\nDMA channel 2control DMA2CTL 00h\nDMA channel 2source address low DMA2SAL 02h\nDMA channel 2source address high DMA2SAH 04h\nDMA channel 2destination address low DMA2DAL 06h\nDMA channel 2destination address high DMA2DAH 08h\nDMA channel 2transfer size DMA2SZ 0Ah\nDMA module control 0 DMACTL0 00h\nDMA module control 1 DMACTL1 02h\nDMA module control 2 DMACTL2 04h\nDMA module control 3 DMACTL3 06h\nDMA module control 4 DMACTL4 08h\nDMA interrupt vector DMAIV 0Eh\n80MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-42. MPU Control Registers (Base Address: 05A0h)\nREGISTER DESCRIPTION REGISTER OFFSET\nMPU control 0 MPUCTL0 00h\nMPU control 1 MPUCTL1 02h\nMPU segmentation border 2 MPUSEGB2 04h\nMPU segmentation border 1 MPUSEGB1 06h\nMPU access management MPUSAM 08h\nMPU IPcontrol 0 MPUIPC0 0Ah\nMPU IPencapsulation segment border 2 MPUIPSEGB2 0Ch\nMPU IPencapsulation segment border 1 MPUIPSEGB1 0Eh\nTable 6-43. eUSCI_A0 Registers (Base Address: 05C0h)\nREGISTER DESCRIPTION REGISTER OFFSET\neUSCI_A control word 0 UCA0CTLW0 00h\neUSCI _Acontrol word 1 UCA0CTLW1 02h\neUSCI_A baud rate 0 UCA0BR0 06h\neUSCI_A baud rate 1 UCA0BR1 07h\neUSCI_A modulation control UCA0MCTLW 08h\neUSCI_A status word UCA0STATW 0Ah\neUSCI_A receive buffer UCA0RXBUF 0Ch\neUSCI_A transmit buffer UCA0TXBUF 0Eh\neUSCI_A LINcontrol UCA0ABCTL 10h\neUSCI_A IrDA transmit control UCA0IRTCTL 12h\neUSCI_A IrDA receive control UCA0IRRCTL 13h\neUSCI_A interrupt enable UCA0IE 1Ah\neUSCI_A interrupt flags UCA0IFG 1Ch\neUSCI_A interrupt vector word UCA0IV 1Eh\nTable 6-44. eUSCI_A1 Registers (Base Address:05E0h)\nREGISTER DESCRIPTION REGISTER OFFSET\neUSCI_A control word 0 UCA1CTLW0 00h\neUSCI _Acontrol word 1 UCA1CTLW1 02h\neUSCI_A baud rate 0 UCA1BR0 06h\neUSCI_A baud rate 1 UCA1BR1 07h\neUSCI_A modulation control UCA1MCTLW 08h\neUSCI_A status word UCA1STATW 0Ah\neUSCI_A receive buffer UCA1RXBUF 0Ch\neUSCI_A transmit buffer UCA1TXBUF 0Eh\neUSCI_A LINcontrol UCA1ABCTL 10h\neUSCI_A IrDA transmit control UCA1IRTCTL 12h\neUSCI_A IrDA receive control UCA1IRRCTL 13h\neUSCI_A interrupt enable UCA1IE 1Ah\neUSCI_A interrupt flags UCA1IFG 1Ch\neUSCI_A interrupt vector word UCA1IV 1Eh\n81MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-45. eUSCI_B0 Registers (Base Address: 0640h)\nREGISTER DESCRIPTION REGISTER OFFSET\neUSCI_B control word 0 UCB0CTLW0 00h\neUSCI_B control word 1 UCB0CTLW1 02h\neUSCI_B bitrate 0 UCB0BR0 06h\neUSCI_B bitrate 1 UCB0BR1 07h\neUSCI_B status word UCB0STATW 08h\neUSCI_B byte counter threshold UCB0TBCNT 0Ah\neUSCI_B receive buffer UCB0RXBUF 0Ch\neUSCI_B transmit buffer UCB0TXBUF 0Eh\neUSCI_B I2Cown address 0 UCB0I2COA0 14h\neUSCI_B I2Cown address 1 UCB0I2COA1 16h\neUSCI_B I2Cown address 2 UCB0I2COA2 18h\neUSCI_B I2Cown address 3 UCB0I2COA3 1Ah\neUSCI_B received address UCB0ADDRX 1Ch\neUSCI_B address mask UCB0ADDMASK 1Eh\neUSCI I2Cslave address UCB0I2CSA 20h\neUSCI interrupt enable UCB0IE 2Ah\neUSCI interrupt flags UCB0IFG 2Ch\neUSCI interrupt vector word UCB0IV 2Eh\nTable 6-46. ADC12_B Registers (Base Address: 0800h)\nREGISTER DESCRIPTION REGISTER OFFSET\nADC12_B control 0 ADC12CTL0 00h\nADC12_B control 1 ADC12CTL1 02h\nADC12_B control 2 ADC12CTL2 04h\nADC12_B control 3 ADC12CTL3 06h\nADC12_B window comparator lowthreshold ADC12LO 08h\nADC12_B window comparator high threshold ADC12HI 0Ah\nADC12_B interrupt flag0 ADC12IFGR0 0Ch\nADC12_B interrupt flag1 ADC12IFGR1 0Eh\nADC12_B interrupt flag2 ADC12IFGR2 10h\nADC12_B interrupt enable 0 ADC12IER0 12h\nADC12_B interrupt enable 1 ADC12IER1 14h\nADC12_B interrupt enable 2 ADC12IER2 16h\nADC12_B interrupt vector ADC12IV 18h\nADC12_B memory control 0 ADC12MCTL0 20h\nADC12_B memory control 1 ADC12MCTL1 22h\nADC12_B memory control 2 ADC12MCTL2 24h\nADC12_B memory control 3 ADC12MCTL3 26h\nADC12_B memory control 4 ADC12MCTL4 28h\nADC12_B memory control 5 ADC12MCTL5 2Ah\nADC12_B memory control 6 ADC12MCTL6 2Ch\nADC12_B memory control 7 ADC12MCTL7 2Eh\nADC12_B memory control 8 ADC12MCTL8 30h\nADC12_B memory control 9 ADC12MCTL9 32h\nADC12_B memory control 10 ADC12MCTL10 34h\nADC12_B memory control 11 ADC12MCTL11 36h\nADC12_B memory control 12 ADC12MCTL12 38h\n82MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-46. ADC12_B Registers (Base Address: 0800h) (continued)\nREGISTER DESCRIPTION REGISTER OFFSET\nADC12_B memory control 13 ADC12MCTL13 3Ah\nADC12_B memory control 14 ADC12MCTL14 3Ch\nADC12_B memory control 15 ADC12MCTL15 3Eh\nADC12_B memory control 16 ADC12MCTL16 40h\nADC12_B memory control 17 ADC12MCTL17 42h\nADC12_B memory control 18 ADC12MCTL18 44h\nADC12_B memory control 19 ADC12MCTL19 46h\nADC12_B memory control 20 ADC12MCTL20 48h\nADC12_B memory control 21 ADC12MCTL21 4Ah\nADC12_B memory control 22 ADC12MCTL22 4Ch\nADC12_B memory control 23 ADC12MCTL23 4Eh\nADC12_B memory control 24 ADC12MCTL24 50h\nADC12_B memory control 25 ADC12MCTL25 52h\nADC12_B memory control 26 ADC12MCTL26 54h\nADC12_B memory control 27 ADC12MCTL27 56h\nADC12_B memory control 28 ADC12MCTL28 58h\nADC12_B memory control 29 ADC12MCTL29 5Ah\nADC12_B memory control 30 ADC12MCTL30 5Ch\nADC12_B memory control 31 ADC12MCTL31 5Eh\nADC12_B memory 0 ADC12MEM0 60h\nADC12_B memory 1 ADC12MEM1 62h\nADC12_B memory 2 ADC12MEM2 64h\nADC12_B memory 3 ADC12MEM3 66h\nADC12_B memory 4 ADC12MEM4 68h\nADC12_B memory 5 ADC12MEM5 6Ah\nADC12_B memory 6 ADC12MEM6 6Ch\nADC12_B memory 7 ADC12MEM7 6Eh\nADC12_B memory 8 ADC12MEM8 70h\nADC12_B memory 9 ADC12MEM9 72h\nADC12_B memory 10 ADC12MEM10 74h\nADC12_B memory 11 ADC12MEM11 76h\nADC12_B memory 12 ADC12MEM12 78h\nADC12_B memory 13 ADC12MEM13 7Ah\nADC12_B memory 14 ADC12MEM14 7Ch\nADC12_B memory 15 ADC12MEM15 7Eh\nADC12_B memory 16 ADC12MEM16 80h\nADC12_B memory 17 ADC12MEM17 82h\nADC12_B memory 18 ADC12MEM18 84h\nADC12_B memory 19 ADC12MEM19 86h\nADC12_B memory 20 ADC12MEM20 88h\nADC12_B memory 21 ADC12MEM21 8Ah\nADC12_B memory 22 ADC12MEM22 8Ch\nADC12_B memory 23 ADC12MEM23 8Eh\nADC12_B memory 24 ADC12MEM24 90h\nADC12_B memory 25 ADC12MEM25 92h\nADC12_B memory 26 ADC12MEM26 94h\nADC12_B memory 27 ADC12MEM27 96h\n83MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-46. ADC12_B Registers (Base Address: 0800h) (continued)\nREGISTER DESCRIPTION REGISTER OFFSET\nADC12_B memory 28 ADC12MEM28 98h\nADC12_B memory 29 ADC12MEM29 9Ah\nADC12_B memory 30 ADC12MEM30 9Ch\nADC12_B memory 31 ADC12MEM31 9Eh\nTable 6-47. Comparator_E Registers (Base Address: 08C0h)\nREGISTER DESCRIPTION REGISTER OFFSET\nComparator_E control 0 CECTL0 00h\nComparator_E control 1 CECTL1 02h\nComparator_E control 2 CECTL2 04h\nComparator_E control 3 CECTL3 06h\nComparator_E interrupt CEINT 0Ch\nComparator_E interrupt vector word CEIV 0Eh\nTable 6-48. AES Accelerator Registers (Base Address: 09C0h)\nREGISTER DESCRIPTION REGISTER OFFSET\nAES accelerator control 0 AESACTL0 00h\nAES accelerator control 1 AESACTL1 02h\nAES accelerator status AESASTAT 04h\nAES accelerator key AESAKEY 06h\nAES accelerator data in AESADIN 008h\nAES accelerator data out AESADOUT 00Ah\nAES accelerator XORed data in AESAXDIN 00Ch\nAES accelerator XORed data in(notrigger) AESAXIN 00Eh\n0\n1\n0\n11PxREN.y\nPxOUT.yDirection ControlAnalog Enable\nCapacitive Touch Enable 0\nOutput SignalDVSS\nDVCC\nInput SignalPx.y\nCapacitive Touch Signal 0\nCapacitive Touch Signal 1END QCapacitive Touch Enable 1\n84MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.11 Input/Output Diagrams\n6.11.1 Capacitive Touch Functionality Ports P1,P2,P3,P4,andPJ\nAllport pins provide theCapacitive Touch I/Ofunctionality asshown inFigure 6-2.The Capacitive Touch\nI/O functionality iscontrolled using the Capacitive Touch I/O control registers CAPTIO0CTL and\nCAPTIO1CTL asdescribed intheMSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User \'s\nGuide .The Capacitive Touch I/Ofunctionality isnotshown intheindividual pindiagrams inthefollowing\nsections.\nNOTE: Functional representation only.\nFigure 6-2.Capacitive Touch Diagram\nP1.0/TA0.1/DMAE0/RTCCLK/\nA0/C0/VREF-/VeREF-\nP1.1/TA0.2/TA1CLK/COUT/\nA1/C1VREF+/VeREF+\nP1.2/TA1.1/TA0CLK/COUT/A2/C2P1SEL1.xP1DIR.x\nP1IN.x\nEN\nTo modulesFrom module 1P1OUT.x10 DVSS\nDVCC 1\nDTo Comparator\nFrom ComparatorPad Logic\nTo ADC\nFrom ADC\nBus\nKeeperDirection\n0: Input\n1: OutputCEPDx\nP1REN.x\n0 10 0\n1 0\n1 1\nP1SEL0.x0 10 0\n1 0\n1 1From module 2(ADC) Reference\n(P1.0, P1.1)\nDVSS\n85MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.11.2 Port P1(P1.0 toP1.2) Input/Output With Schmitt Trigger\nFigure 6-3shows theport diagram. Table 6-49 summarizes theselection ofthepinfunction.\nNOTE: Functional representation only.\nFigure 6-3.Port P1(P1.0 toP1.2) Diagram\n86MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare\n(2) Notavailable onMSP430FR5x5x devices\n(3) DonotusethispinasRTCCLK output iftheDMAE0 functionality isused onanyother pin.Select analternative RTCCLK output pin.\n(4) Setting P1SEL1.x andP1SEL0.x disables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when\napplying analog signals.\n(5) Setting theCEPDx bitofthecomparator disables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when\napplying analog signals. Selecting theCxinput pintothecomparator multiplexer with theinput select bitsinthecomparator module\nautomatically disables output driver andinput buffer forthatpin,regardless ofthestate oftheassociated CEPDx bit.\n(6) DonotusethispinasCOUT output iftheTA1CLK functionality isused onanyother pin.Select analternative COUT output pin.\n(7) DonotusethispinasCOUT output iftheTA0CLK functionality isused onanyother pin.Select analternative COUT output pin.Table 6-49. Port P1(P1.0 toP1.2) PinFunctions\nPINNAME (P1.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP1DIR.x P1SEL1.x P1SEL0.x\nP1.0/TA0.1/DMAE0/RTCCLK/A0/C0/\nVREF-/VeREF-0P1.0 (I/O) I:0;O:1 0 0\nTA0.CCI1A 0\n0 1\nTA0.1 1\nDMAE0 0\n1 0\nRTCCLK(2)(3)1\nA0,C0,VREF-, VeREF-(4)(5)X 1 1\nP1.1/TA0.2/TA1CLK/COUT/A1/C1/\nVREF+/VeREF+1P1.1 (I/O) I:0;O:1 0 0\nTA0.CCI2A 0\n0 1\nTA0.2 1\nTA1CLK 0\n1 0\nCOUT(6)1\nA1,C1,VREF+, VeREF+(4)(5)X 1 1\nP1.2/TA1.1/TA0CLK/COUT/A2/C2 2P1.2 (I/O) I:0;O:1 0 0\nTA1.CCI1A 0\n0 1\nTA1.1 1\nTA0CLK 0\n1 0\nCOUT(7)1\nA2,C2(4)(5)X 1 1\nP1.3/TA1.2/UCB0STE/A3/C3\nP1.4/TB0.1/UCA0STE/A4/C4\nP1.5/TB0.2/UCA0CLK/A5/C5 P1SEL1.xP1DIR.x\nP1IN.x\nEN\nTo modulesFrom module 1P1OUT.x10 DVSS\nDVCC 1\nDTo Comparator\nFrom ComparatorPad Logic\nTo ADC\nFrom ADC\nBus\nKeeperDirection\n0: Input\n1: OutputCEPDx\nP1REN.x\n0 10 0\n1 0\n1 1\nP1SEL0.x0 10 0\n1 0\n1 1From module 2From module 2\nDVSS\n87MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.11.3 Port P1(P1.3 toP1.5) Input/Output With Schmitt Trigger\nFigure 6-4shows theport diagram. Table 6-50 summarizes theselection ofthepinfunction.\nNOTE: Functional representation only.\nFigure 6-4.Port P1(P1.3 toP1.5) Diagram\n88MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare\n(2) Direction controlled byeUSCI_B0 module.\n(3) Setting P1SEL1.x andP1SEL0.x disables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when\napplying analog signals.\n(4) Setting theCEPDx bitofthecomparator disables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when\napplying analog signals. Selecting theCxinput pintothecomparator multiplexer with theinput select bitsinthecomparator module\nautomatically disables output driver andinput buffer forthatpin,regardless ofthestate oftheassociated CEPDx bit.\n(5) Direction controlled byeUSCI_A0 module.Table 6-50. Port P1(P1.3 toP1.5) PinFunctions\nPINNAME (P1.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP1DIR.x P1SEL1.x P1SEL0.x\nP1.3/TA1.2/UCB0STE/A3/C3 3P1.3 (I/O) I:0;O:1 0 0\nTA1.CCI2A 0\n0 1\nTA1.2 1\nUCB0STE X(2)1 0\nA3,C3(3)(4)X 1 1\nP1.4/TB0.1/UCA0STE/A4/C4 4P1.4 (I/O) I:0;O:1 0 0\nTB0.CCI1A 0\n0 1\nTB0.1 1\nUCA0STE X(5)1 0\nA4,C4(3)(4)X 1 1\nP1.5/TB0.2/UCA0CLK/A5/C5 5P1.5(I/O) I:0;O:1 0 0\nTB0.CCI2A 0\n0 1\nTB0.2 1\nUCA0CLK X(5)1 0\nA5,C5(3)(4)X 1 1\nP1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.0\nP1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.0\nP1SEL1.xP1DIR.x\nP1IN.x\nEN\nTo modulesFrom module 1P1OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP1REN.x\n0 10 0\n1 0\n1 1\nP1SEL0.x0 10 0\n1 0\n1 1From module 2From module 2\nFrom module 3\n89MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare\n(2) Direction controlled byeUSCI_B0 module.\n(3) Direction controlled byeUSCI_A0 module.6.11.4 Port P1(P1.6 andP1.7) Input/Output With Schmitt Trigger\nFigure 6-5shows theport diagram. Table 6-51 summarizes theselection ofthepinfunction.\nNOTE: Functional representation only.\nFigure 6-5.Port P1(P1.6 andP1.7) Diagram\nTable 6-51. Port P1(P1.6 andP1.7) PinFunctions\nPINNAME (P1.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP1DIR.x P1SEL1.x P1SEL0.x\nP1.6/TB0.3/UCB0SIMO/UCB0SDA/ TA0.0 6P1.6 (I/O) I:0;O:1 0 0\nTB0.CCI3B 0\n0 1\nTB0.3 1\nUCB0SIMO/UCB0SDA X(2)1 0\nTA0.CCI0A 0\n1 1\nTA0.0 1\nP1.7/TB0.4/UCB0SOMI/UCB0SCL/ TA1.0 7P1.7 (I/O) I:0;O:1 0 0\nTB0.CCI4B 0\n0 1\nTB0.4 1\nUCB0SOMI/UCB0SCL X(3)1 0\nTA1.CCI0A 0\n1 1\nTA1.0 1\nP2.0/TB0.6/UCA0TXD/UCA0SIMO/\nTB0CLK/ACLK\nP2.1/TB0.0/UCA0RXD/UCA0SOMI/\nTB0.0\nP2.2/TB0.2/UCB0CLKP2SEL1.xP2DIR.x\nP2IN.x\nEN\nTo modulesFrom module 1P2OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP2REN.x\n0 10 0\n1 0\n1 1\nP2SEL0.x0 10 0\n1 0\n1 1From module 2From module 2\nFrom module 3\n90MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare\n(2) Direction controlled byeUSCI_A0 module.\n(3) DonotusethispinasACLK output iftheTB0CLK functionality isused onanyother pin.Select analternative ACLK output pin.6.11.5 Port P2(P2.0 toP2.2) Input/Output With Schmitt Trigger\nFigure 6-6shows theport diagram. Table 6-52 summarizes theselection ofthepinfunction.\nNOTE: Functional representation only.\nFigure 6-6.Port P2(P2.0 toP2.2) Diagram\nTable 6-52. Port P2(P2.0 toP2.2) PinFunctions\nPINNAME (P2.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP2DIR.x P2SEL1.x P2SEL0.x\nP2.0/TB0.6/UCA0TXD/UCA0SIMO/\nTB0CLK/ACLK0P2.0 (I/O) I:0;O:1 0 0\nTB0.CCI6B 0\n0 1\nTB0.6 1\nUCA0TXD/UCA0SIMO X(2)1 0\nTB0CLK 0\n1 1\nACLK(3)1\nP2.1/TB0.0/UCA0RXD/UCA0SOMI/\nTB0.01P2.1 (I/O) I:0;O:1 0 0\nTB0.CCI0A 0\nX 1\nTB0.0 1\nUCA0RXD/UCA0SOMI X(2)1 0\n91MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-52. Port P2(P2.0 toP2.2) PinFunctions (continued)\nPINNAME (P2.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP2DIR.x P2SEL1.x P2SEL0.x\n(4) Direction controlled byeUSCI_B0 module.P2.2/TB0.2/UCB0CLK 2P2.2 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nTB0.2 1\nUCB0CLK X(4)1 0\nN/A 0\n1 1\nInternally tiedtoDVSS 1\nP2.3/TA0.0/UCA1STE/A6/C10\nP2.4/TA1.0/UCA1CLK/A7/C11\nP2SEL1.xP2DIR.x\nP2IN.x\nEN\nTo modulesFrom module 1P2OUT.x10 DVSS\nDVCC 1\nDTo Comparator\nFrom ComparatorPad Logic\nTo ADC\nFrom ADC\nBus\nKeeperDirection\n0: Input\n1: OutputCEPDx\nP2REN.x\n0 10 0\n1 0\n1 1\nP2SEL0.x0 10 0\n1 0\n1 1From module 2From module 2\nDVSS\n92MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.11.6 Port P2(P2.3 andP2.4) Input/Output With Schmitt Trigger\nNOTE: Functional representation only.\nFigure 6-7.Port P2(P2.3 andP2.4) Diagram\n93MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare\n(2) Direction controlled byeUSCI_A1 module.\n(3) Setting P2SEL1.x andP2SEL0.x disables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when\napplying analog signals.\n(4) Setting theCEPDx bitofthecomparator disables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when\napplying analog signals. Selecting theCxinput pintothecomparator multiplexer with theinput select bitsinthecomparator module\nautomatically disables output driver andinput buffer forthatpin,regardless ofthestate oftheassociated CEPDx bit.Table 6-53. Port P2(P2.3 andP2.4) PinFunctions\nPINNAME (P2.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP2DIR.x P2SEL1.x P2SEL0.x\nP2.3/TA0.0/UCA1STE/A6/C10 3P2.3 (I/O) I:0;O:1 0 0\nTA0.CCI0B 0\n0 1\nTA0.0 1\nUCA1STE X(2)1 0\nA6,C10(3)(4)X 1 1\nP2.4/TA1.0/UCA1CLK/A7/C11 4P2.4 (I/O) I:0;O:1 0 0\nTA1.CCI0B 0\n0 1\nTA1.0 1\nUCA1CLK X(2)1 0\nA7,C11(3)(4)X 1 1\nP2.5/TB0.0/UCA1TXD/UCA1SIMO\nP2.6/TB0.1/UCA1RXD/UCA1SOMI\nP2SEL1.xP2DIR.x\nP2IN.x\nEN\nTo modulesFrom module 1P2OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP2REN.x\n0 10 0\n1 0\n1 1\nP2SEL0.x0 10 0\n1 0\n1 1From module 2From module 2\nDVSS\n94MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare\n(2) Direction controlled byeUSCI_A1 module.6.11.7 Port P2(P2.5 andP2.6) Input/Output With Schmitt Trigger\nFigure 6-8shows theport diagram. Table 6-54 summarizes theselection ofthepinfunction.\nNOTE: Functional representation only.\nFigure 6-8.Port P2(P2.5 andP2.6) Diagram\nTable 6-54. Port P2(P2.5 andP2.6) PinFunctions\nPINNAME (P2.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP2DIR.x P2SEL1.x P2SEL0.x\nP2.5/TB0.0/UCA1TXD/UCA1SIMO 5P2.5(I/O) I:0;O:1 0 0\nTB0.CCI0B 0\n0 1\nTB0.0 1\nUCA1TXD/UCA1SIMO X(2)1 0\nN/A 0\n1 1\nInternally tiedtoDVSS 1\nP2.6/TB0.1/UCA1RXD/UCA1SOMI 6P2.6(I/O) I:0;O:1 0 0\nN/A 0\n0 1\nTB0.1 1\nUCA1RXD/UCA1SOMI X(2)1 0\nN/A 0\n1 1\nInternally tiedtoDVSS 1\nP2.7\nP2SEL1.xP2DIR.x\nP2IN.x\nEN\nTo modulesP2OUT.x10 DVSS\nDVCC 1\nDPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputP2REN.x\n0 10 0\n1 0\n1 1\nP2SEL0.x0 10 0\n1 0\n1 1DVSS\nDVSS\nDVSS\n95MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare6.11.8 Port P2(P2.7) Input/Output With Schmitt Trigger\nFigure 6-9shows theport diagram. Table 6-55 summarizes theselection ofthepinfunction.\nNOTE: Functional representation only.\nFigure 6-9.Port P2(P2.7) Diagram\nTable 6-55. Port P2(P2.7) PinFunctions\nPINNAME (P2.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP2DIR.x P2SEL1.x P2SEL0.x\nP2.7 7P2.7(I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 X\nInternally tiedtoDVSS 1\nP3.0/A12/C12\nP3.1/A13/C13\nP3.2/A14/C14\nP3.3/A15/C15P3SEL1.xP3DIR.x\nP3IN.x\nEN\nTo modulesDVSSP3OUT.x10 DVSS\nDVCC 1\nDTo Comparator\nFrom ComparatorPad Logic\nTo ADC\nFrom ADC\nBus\nKeeperDirection\n0: Input\n1: OutputCEPDx\nP3REN.x\n0 10 0\n1 0\n1 1\nP3SEL0.x0 10 0\n1 0\n1 1DVSS\nDVSS\n96MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.11.9 Port P3(P3.0 toP3.3) Input/Output With Schmitt Trigger\nFigure 6-10 shows theport diagram. Table 6-56 summarizes theselection ofthepinfunction.\nNOTE: Functional representation only.\nFigure 6-10. Port P3(P3.0 toP3.3) Diagram\n97MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare\n(2) Setting P3SEL1.x andP3SEL0.x disables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when\napplying analog signals.\n(3) Setting theCEPDx bitofthecomparator disables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when\napplying analog signals. Selecting theCxinput pintothecomparator multiplexer with theinput select bitsinthecomparator module\nautomatically disables output driver andinput buffer forthatpin,regardless ofthestate oftheassociated CEPDx bit.Table 6-56. Port P3(P3.0 toP3.3) PinFunctions\nPINNAME (P3.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP3DIR.x P3SEL1.x P3SEL0.x\nP3.0/A12/C12 0P3.0 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 0\nInternally tiedtoDVSS 1\nA12/C12(2)(3)X 1 1\nP3.1/A13/C13 1P3.1 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 0\nInternally tiedtoDVSS 1\nA13/C13(2)(3)X 1 1\nP3.2/A14/C14 2P3.2 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 0\nInternally tiedtoDVSS 1\nA14/C14(2)(3)X 1 1\nP3.3/A15/C15 3P3.3 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 0\nInternally tiedtoDVSS 1\nA15/C15(2)(3)X 1 1\nP3.4/TB0.3/SMCLK\nP3.5/TB0.4/CBOUT\nP3.6/TB0.5\nP3.7/TB0.6P3SEL1.xP3DIR.x\nP3IN.x\nEN\nTo modulesFrom module 1P3OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP3REN.x\n0 10 0\n1 0\n1 1\nP3SEL0.x0 10 0\n1 0\n1 1From module 2\nFrom module 3\n98MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.11.10 Port P3(P3.4 toP3.7) Input/Output With Schmitt Trigger\nFigure 6-11 shows theport diagram. Table 6-57 summarizes theselection ofthepinfunction.\nNOTE: Functional representation only.\nFigure 6-11. Port P3(P3.4 toP3.7) Diagram\n99MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcareTable 6-57. Port P3(P3.4 toP3.7) PinFunctions\nPINNAME (P3.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP3DIR.x P3SEL1.x P3SEL0.x\nP3.4/TB0.3/SMCLK 4P3.4 (I/O) I:0;O:1 0 0\nTB0.CCI3A 0\n0 1\nTB0.3 1\nN/A 0\n1 X\nSMCLK 1\nP3.5/TB0.4/COUT 5P3.5 (I/O) I:0;O:1 0 0\nTB0.CCI4A 0\n0 1\nTB0.4 1\nN/A 0\n1 X\nCOUT 1\nP3.6/TB0.5 6P3.6 (I/O) I:0;O:1 0 0\nTB0.CCI5A 0\n0 1\nTB0.5 1\nN/A 0\n1 X\nInternally tiedtoDVSS 1\nP3.7/TB0.6 7P3.7 (I/O) I:0;O:1 0 0\nTB0.CCI6A 0\n0 1\nTB0.6 1\nN/A 0\n1 X\nInternally tiedtoDVSS 1\nP4.0/A8\nP4.1/A9\nP4.2/A10\nP4.3/A11P4SEL1.xP4DIR.x\nP4IN.x\nEN\nTo modulesDVSSP4OUT.x10 DVSS\nDVCC 1\nDPad Logic\nTo ADC\nFrom ADC\nBus\nKeeperDirection\n0: Input\n1: OutputP4REN.x\n0 10 0\n1 0\n1 1\nP4SEL0.x0 10 0\n1 0\n1 1DVSS\nDVSS\n100MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.11.11 Port P4(P4.0 toP4.3) Input/Output With Schmitt Trigger\nFigure 6-12 shows theport diagram. Table 6-58 summarizes theselection ofthepinfunction.\nNOTE: Functional representation only.\nFigure 6-12. Port P4(P4.0 toP4.3) Diagram\n101MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare\n(2) Setting P4SEL1.x andP4SEL0.x disables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when\napplying analog signals.Table 6-58. Port P4(P4.0 toP4.3) PinFunctions\nPINNAME (P4.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP4DIR.x P4SEL1.x P4SEL0.x\nP4.0/A8 0P4.0 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 0\nInternally tiedtoDVSS 1\nA8(2)X 1 1\nP4.1/A9 1P4.1 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 0\nInternally tiedtoDVSS 1\nA9(2)X 1 1\nP4.2/A10 2P4.2 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 0\nInternally tiedtoDVSS 1\nA10(2)X 1 1\nP4.3/A11 3P4.3 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 0\nInternally tiedtoDVSS 1\nA11(2)X 1 1\nP4.4/TB0.5\nP4.5\nP4.6\nP4.7P4SEL1.xP4DIR.x\nP4IN.x\nEN\nTo modulesFrom module 1P4OUT.x10 DVSS\nDVCC 1\nDPad Logic\nDirection\n0: Input\n1: OutputP4REN.x\n0 10 0\n1 0\n1 1\nP4SEL0.x0 10 0\n1 0\n1 1 DVSSDVSS\n102MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.11.12 Port P4(P4.4 toP4.7) Input/Output With Schmitt Trigger\nFigure 6-13 shows theport diagram. Table 6-59 summarizes theselection ofthepinfunction.\nNOTE: Functional representation only.\nFigure 6-13. Port P4(P4.4 toP4.7) Diagram\n103MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcareTable 6-59. Port P4(P4.4 toP4.7) PinFunctions\nPINNAME (P4.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nP4DIR.x P4SEL1.x P4SEL0.x\nP4.4/TB0.5 4P4.4 (I/O) I:0;O:1 0 0\nTB0.CCI5B 0\n0 1\nTB0.5 1\nN/A 0\n1 X\nInternally tiedtoDVSS 1\nP4.5 5P4.5 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 X\nInternally tiedtoDVSS 1\nP4.6 6P4.6 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 X\nInternally tiedtoDVSS 1\nP4.7 7P4.7 (I/O) I:0;O:1 0 0\nN/A 0\n0 1\nInternally tiedtoDVSS 1\nN/A 0\n1 X\nInternally tiedtoDVSS 1\nPJ.4/LFXIN\nPJSEL1.4PJDIR.4\nPJIN.4\nEN\nTo modulesDVSSPJOUT.410 DVSS\nDVCC 1\nDTo LFXT XINPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputPJREN.4\n0 10 0\n1 0\n1 1\nPJSEL0.40 10 0\n1 0\n1 1DVSS\nDVSS\n104MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.11.13 Port PJ,PJ.4 andPJ.5 Input/Output With Schmitt Trigger\nFigure 6-14 and Figure 6-15 show theport diagrams. Table 6-60 summarizes theselection ofthepin\nfunction.\nNOTE: Functional representation only.\nFigure 6-14. Port PJ(PJ.4) Diagram\nPJ.5/LFXOUT\nPJSEL1.5PJDIR.5\nPJIN.5\nEN\nTo modulesDVSSPJOUT.510 DVSS\nDVCC 1\nDTo LFXT XOUTPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputPJREN.5\n0 10 0\n1 0\n1 1\nPJSEL0.50 10 0\n1 0\n1 1DVSS\nDVSSPJSEL1.4PJSEL0.4\nLFXTBYPASS\n105MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedNOTE: Functional representation only.\nFigure 6-15. Port PJ(PJ.5) Diagram\n106MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare\n(2) IfPJSEL1.4 =0andPJSEL0.4 =1,thegeneral-purpose I/Oisdisabled. When LFXTBYPASS =0,PJ.4 andPJ.5 areconfigured for\ncrystal operation andPJSEL1.5 andPJSEL0.5 aredon\'tcare. When LFXTBYPASS =1,PJ.4 isconfigured forbypass operation and\nPJ.5 isconfigured asgeneral-purpose I/O.\n(3) When PJ.4 isconfigured inbypass mode, PJ.5 isconfigured asgeneral-purpose I/O.\n(4) IfPJSEL0.5 =1orPJSEL1.5 =1,thegeneral-purpose I/Ofunctionality isdisabled. Noinput function isavailable. Configured asoutput,\nthepinisactively pulled tozero.Table 6-60. Port PJ(PJ.4 andPJ.5) PinFunctions\nPINNAME (PJ.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nPJDIR.x PJSEL1.5 PJSEL0.5 PJSEL1.4 PJSEL0.4LFXT\nBYPASS\nPJ.4/LFXIN 4PJ.4 (I/O) I:0;O:1 X X 0 0 X\nN/A 0\nX X 1 X X\nInternally tiedtoDVSS 1\nLFXIN crystal mode(2)X X X 0 1 0\nLFXIN bypass mode(2)X X X 0 1 1\nPJ.5/LFXOUT 5PJ.5 (I/O) I:0;O:1 0 00 0\n0\n1 X\nX X 1(3)\nN/A 0 see(4)see(4)0 0\n0\n1 X\nX X 1(3)\nInternally tiedtoDVSS 1 see(4)see(4)0 0\n0\n1 X\nX X 1(3)\nLFXOUT crystal mode(2)X X X 0 1 0\nPJ.6/HFXIN\nPJSEL1.6PJDIR.6\nPJIN.6\nEN\nTo modulesDVSSPJOUT.610 DVSS\nDVCC 1\nDTo HFXT XINPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputPJREN.6\n0 10 0\n1 0\n1 1\nPJSEL0.60 10 0\n1 0\n1 1DVSS\nDVSS\n107MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.11.14 Port PJ(PJ.6 andPJ.7) Input/Output With Schmitt Trigger\nFigure 6-16 and Figure 6-17 show theport diagrams. Table 6-61 summarizes theselection ofthepin\nfunction.\nNOTE: Functional representation only.\nFigure 6-16. Port PJ(PJ.6) Diagram\nPJ.7/HFXOUT\nPJSEL1.7PJDIR.7\nPJIN.7\nEN\nTo modulesDVSSPJOUT.710 DVSS\nDVCC 1\nDTo HFXT XOUTPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputPJREN.7\n0 10 0\n1 0\n1 1\nPJSEL0.70 10 0\n1 0\n1 1DVSS\nDVSSPJSEL1.6\nHFXTBYPASSPJSEL0.6\n108MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedNOTE: Functional representation only.\nFigure 6-17. Port PJ(PJ.7) Diagram\n109MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare\n(2) Setting PJSEL1.6 =0andPJSEL0.6 =1causes thegeneral-purpose I/Otobedisabled. When HFXTBYPASS =0,PJ.6 andPJ.7 are\nconfigured forcrystal operation andPJSEL1.6 andPJSEL0.7 aredonotcare. When HFXTBYPASS =1,PJ.6 isconfigured forbypass\noperation, andPJ.7 isconfigured asgeneral-purpose I/O.\n(3) With PJSEL0.7 =1orPJSEL1.7 =1thegeneral-purpose I/Ofunctionality isdisabled. Noinput function isavailable. When configured as\noutput, thepinisactively pulled tozero.\n(4) When PJ.6 isconfigured inbypass mode, PJ.7 isconfigured asgeneral-purpose I/O.Table 6-61. Port PJ(PJ.6 andPJ.7) PinFunctions\nPINNAME (PJ.x) x FUNCTIONCONTROL BITS AND SIGNALS(1)\nPJDIR.x PJSEL1.7 PJSEL0.7 PJSEL1.6 PJSEL0.6HFXT\nBYPASS\nPJ.6/HFXIN 6PJ.6 (I/O) I:0;O:1 X X 0 0 X\nN/A 0\nX X 1 X X\nInternally tiedtoDVSS 1\nHFXIN crystal mode(2)X X X 0 1 0\nHFXIN bypass mode(2)X X X 0 1 1\nPJ.7/HFXOUT 7PJ.7 (I/O)(3)I:0;O:1 0 00 0\n0\n1 X\nX X 1(4)\nN/A 0 see(3)see(3)0 0\n0\n1 X\nX X 1(4)\nInternally tiedtoDVSS 1 see(3)see(3)0 0\n0\n1 X\nX X 1(4)\nHFXOUT crystal mode(2)X X X 0 1 0\nPJ.0/TDO/TB0OUTH/SMCLK/\nSRSCG1/C6\nPJ.1/TDI/TCLK/MCLK/\nSRSCG0/C7\nPJ.2/TMS/ACLK/\nSROSCOFF/C8\nPJ.3/TCK/\nSRCPUOFF/C9PJSEL1.xPJDIR.x\nPJIN.x\nEN\nTo modules\nand JTAGFrom module 1PJOUT.x10 DVSS\nDVCC 1\nDPad Logic\nBus\nKeeperDirection\n0: Input\n1: OutputPJREN.x\n0 10 0\n1 0\n1 1\nPJSEL0.x0 10 0\n1 0\n1 1From Status Register (SR)\nDVSS01\n01JTAG enable\nFrom JTAG\nFrom JTAGTo Comparator\nFrom Comparator\nCEPDx\n110MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.11.15 Port PJ(PJ.0 toPJ.3) JTAG Pins TDO, TMS, TCK, TDI/TCLK, Input/Output With\nSchmitt Trigger\nFigure 6-18 shows theport diagram. Table 6-62 summarizes theselection ofthepinfunction.\nNOTE: Functional representation only.\nFigure 6-18. Port PJ(PJ.0 toPJ.3) Diagram\n111MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated(1) X=Don\'tcare\n(2) Default condition\n(3) The pindirection iscontrolled bytheJTAG module. JTAG mode selection ismade viatheSYS module orbytheSpy-Bi-Wire four-wire\nentry sequence. Neither PJSEL1.x andPJSEL0.x norCEPDx bitshave aneffect inthese cases.\n(4) DonotusethispinasSMCLK output iftheTB0OUTH functionality isused onanyother pin.Select analternative SMCLK output pin.\n(5) Setting theCEPDx bitofthecomparator disables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when\napplying analog signals. Selecting theCxinput pintothecomparator multiplexer with theinput select bitsinthecomparator module\nautomatically disables output driver andinput buffer forthatpin,regardless ofthestate oftheassociated CEPDx bit.\n(6) InJTAG mode, pullups areactivated automatically onTMS, TCK, andTDI/TCLK. PJREN.x aredon\'tcare.Table 6-62. Port PJ(PJ.0 toPJ.3) PinFunctions\nPINNAME (PJ.x) x FUNCTIONCONTROL BITS/ SIGNALS(1)\nPJDIR.x PJSEL1.x PJSEL0.x CEPDx (Cx)\nPJ.0/TDO/TB0OUTH/\nSMCLK/SRSCG1/C60PJ.0 (I/O)(2)I:0;O:1 0 0 0\nTDO(3)X X X 0\nTB0OUTH 0\n0 1 0\nSMCLK(4)1\nN/A 0\n1 0 0\nCPU Status Register BitSCG1 1\nN/A 0\n1 1 0\nInternally tiedtoDVSS 1\nC6(5)X X X 1\nPJ.1/TDI/TCLK/MCLK/\nSRSCG0/C71PJ.1 (I/O)(2)I:0;O:1 0 0 0\nTDI/TCLK(3)(6)X X X 0\nN/A 0\n0 1 0\nMCLK 1\nN/A 0\n1 0 0\nCPU Status Register BitSCG0 1\nN/A 0\n1 1 0\nInternally tiedtoDVSS 1\nC7(5)X X X 1\nPJ.2/TMS/ACLK/\nSROSCOFF/C82PJ.2 (I/O)(2)I:0;O:1 0 0 0\nTMS(3)(6)X X X 0\nN/A 0\n0 1 0\nACLK 1\nN/A 0\n1 0 0\nCPU Status Register BitOSCOFF 1\nN/A 0\n1 1 0\nInternally tiedtoDVSS 1\nC8(5)X X X 1\nPJ.3/TCK/SRCPUOFF/C9 3PJ.3 (I/O)(2)I:0;O:1 0 0 0\nTCK(3)(6)X X X 0\nN/A 0\n0 1 0\nInternally tiedtoDVSS 1\nN/A 0\n1 0 0\nCPU Status Register BitCPUOFF 1\nN/A 0\n1 1 0\nInternally tiedtoDVSS 1\nC9(5)X X X 1\n112MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments Incorporated6.12 Device Descriptor (TLV)\nTable 6-63 lists theDevice IDsoftheMSP430FR59xx(1) devices. Table 6-64 lists thecontents ofthe\ndevice descriptor tag-length-value (TLV) structure forMSP430FR59xx(1) devices including AES.\nTable 6-63. Device IDs\nDEVICEDEVICE ID\n01A05h 01A04h\nMSP430FR5969(1) 081h 069h\nMSP430FR5968 081h 068h\nMSP430FR5967 081h 067h\nMSP430FR5949 081h 061h\nMSP430FR5948 081h 060h\nMSP430FR5947(1) 081h 05Fh\nMSP430FR5959 081h 065h\nMSP430FR5958 081h 064h\nMSP430FR5957 081h 063h\n(1) NA=Notapplicable, Perunit=content candiffer from device todeviceTable 6-64. Device Descriptor(1)\nDESCRIPTIONMSP430FR59xx (UART BSL) MSP430FR59xx1 (I2C BSL)\nADDRESS VALUE ADDRESS VALUE\nInfoBlockInfolength 01A00h 06h 01A00h 06h\nCRC length 01A01h 06h 01A01h 06h\nCRC value01A02h Perunit 01A02h Perunit\n01A03h Perunit 01A03h Perunit\nDevice ID01A04h\nSee Table 6-63. 01A04h See Table 6-63.\n01A05h\nHardware revision 01A06h Perunit 01A06h Perunit\nFirmware revision 01A07h Perunit 01A07h Perunit\nDieRecordDierecord tag 01A08h 08h 01A08h 08h\nDierecord length 01A09h 0Ah 01A09h 0Ah\nLot/Wafer ID01A0Ah Perunit 01A0Ah Perunit\n01A0Bh Perunit 01A0Bh Perunit\n01A0Ch Perunit 01A0Ch Perunit\n01A0Dh Perunit 01A0Dh Perunit\nDieXposition01A0Eh Perunit 01A0Eh Perunit\n01A0Fh Perunit 01A0Fh Perunit\nDieYposition01A10h Perunit 01A10h Perunit\n01A11h Perunit 01A11h Perunit\nTest results01A12h Perunit 01A12h Perunit\n01A13h Perunit 01A13h Perunit\n113MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-64. Device Descriptor(1)(continued)\nDESCRIPTIONMSP430FR59xx (UART BSL) MSP430FR59xx1 (I2C BSL)\nADDRESS VALUE ADDRESS VALUE\n(2) ADC gain: thegain correction factor ismeasured atroom temperature using a2.5-V external voltage reference without internal buffer\n(ADC12VRSEL=0x2, 0x4, or0xE). Other settings (forexample, using internal reference) canresult indifferent correction factors.\n(3) ADC offset: theoffset correction factor ismeasured atroom temperature using ADC12VRSEL= 0x2or0x4, anexternal reference,\nVR+ =external 2.5V,VR- =AVSS.ADC12 CalibrationADC12 calibration tag 01A14h 11h 01A14h 11h\nADC12 calibration length 01A15h 10h 01A15h 10h\nADC gain factor(2)01A16h Perunit 01A16h Perunit\n01A17h Perunit 01A17h Perunit\nADC offset(3)01A18h Perunit 01A18h Perunit\n01A19h Perunit 01A19h Perunit\nADC 1.2-V reference\nTemperature sensor 30°C01A1Ah Perunit 01A1Ah Perunit\n01A1Bh Perunit 01A1Bh Perunit\nADC 1.2-V reference\nTemperature sensor 85°C01A1Ch Perunit 01A1Ch Perunit\n01A1Dh Perunit 01A1Dh Perunit\nADC 2.0-V reference\nTemperature sensor 30°C01A1Eh Perunit 01A1Eh Perunit\n01A1Fh Perunit 01A1Fh Perunit\nADC 2.0-V reference\nTemperature sensor 85°C01A20h Perunit 01A20h Perunit\n01A21h Perunit 01A21h Perunit\nADC 2.5-V reference\nTemperature sensor 30°C01A22h Perunit 01A22h Perunit\n01A23h Perunit 01A23h Perunit\nADC 2.5-V reference\nTemperature sensor 85°C01A24h Perunit 01A24h Perunit\n01A25h Perunit 01A25h Perunit\nREF CalibrationREF calibration tag 01A26h 12h 01A26h 12h\nREF calibration length 01A27h 06h 01A27h 06h\nREF 1.2-V reference01A28h Perunit 01A28h Perunit\n01A29h Perunit 01A29h Perunit\nREF 2.0-V reference01A2Ah Perunit 01A2Ah Perunit\n01A2Bh Perunit 01A2Bh Perunit\nREF 2.5-V reference01A2Ch Perunit 01A2Ch Perunit\n01A2Dh Perunit 01A2Dh Perunit\n114MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Detailed Description Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6-64. Device Descriptor(1)(continued)\nDESCRIPTIONMSP430FR59xx (UART BSL) MSP430FR59xx1 (I2C BSL)\nADDRESS VALUE ADDRESS VALUE\n(4) 128-bit random number: The random number isgenerated during production testusing theCryptGenRandom() function from Microsoft®.Random Number128-bit random number tag 01A2Eh 15h 01A2Eh 15h\nRandom number length 01A2Fh 10h 01A2Fh 10h\n128-bit random number(4)01A30h Perunit 01A30h Perunit\n01A31h Perunit 01A31h Perunit\n01A32h Perunit 01A32h Perunit\n01A33h Perunit 01A33h Perunit\n01A34h Perunit 01A34h Perunit\n01A35h Perunit 01A35h Perunit\n01A36h Perunit 01A36h Perunit\n01A37h Perunit 01A37h Perunit\n01A38h Perunit 01A38h Perunit\n01A39h Perunit 01A39h Perunit\n01A3Ah Perunit 01A3Ah Perunit\n01A3Bh Perunit 01A3Bh Perunit\n01A3Ch Perunit 01A3Ch Perunit\n01A3Dh Perunit 01A3Dh Perunit\n01A3Eh Perunit 01A3Eh Perunit\n01A3Fh Perunit 01A3Fh Perunit\nBSL ConfigurationBSL tag 01A40h 1Ch 01A40h 1Ch\nBSL length 01A41h 02h 01A41h 02h\nBSL Interface 01A42h 00h 01A42h 01h\nBSL interface configuration 01A43h 00h 01A43h 48h\n6.13 Identification\n6.13.1 Revision Identification\nThe device revision information isshown aspart ofthetop-side marking onthedevice package. The\ndevice-specific errata sheet describes these markings. Forlinks totheerrata sheets forthedevices inthis\ndata sheet, seeSection 8.4.\nThe hardware revision isalso stored intheDevice Descriptor structure intheInfo Block section. For\ndetails onthisvalue, seethe"Hardware Revision" entries inSection 6.12.\n6.13.2 Device Identification\nThe device type canbeidentified from thetop-side marking onthedevice package. The device-specific\nerrata sheet describes these markings. Forlinks totheerrata sheets forthedevices inthisdata sheet, see\nSection 8.4.\nAdevice identification value isalso stored intheDevice Descriptor structure intheInfoBlock section. For\ndetails onthisvalue, seethe"Device ID"entries inSection 6.12.\n6.13.3 JTAG Identification\nProgramming through theJTAG interface, including reading and identifying theJTAG ID,isdescribed in\ndetail intheMSP430 Programming With theJTAG Interface .\nDigital\nPower Supply\nDecoupling100 nF 1 F µ\nAnalog\nPower Supply\nDecouplingDVCC\nDVSS\nAVCC\nAVSS+\n+100 nF 1 F µ\n115MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Applications, Implementation, andLayout Copyright ©2012 –2018, Texas Instruments Incorporated7Applications, Implementation, andLayout\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n7.1 Device Connection andLayout Fundamentals\nThis section describes therecommended guidelines when designing with theMSP430. These guidelines\nensure that thedevice has proper connections forpowering, programming, debugging, and optimum\nanalog performance.\n7.1.1 Power Supply Decoupling andBulk Capacitors\nTIrecommends connecting acombination ofa1-µFcapacitor and a100-nF low-ESR ceramic decoupling\ncapacitor toeach AVCC and DVCC pin.Higher-value capacitors may beused butcanaffect supply rail\nramp-up time. Decoupling capacitors must beplaced asclose aspossible tothepins that they decouple\n(within afewmillimeters). Additionally, TIrecommends separated grounds with asingle-point connection\nforbetter noise isolation from digital toanalog circuits ontheboard andtoachieve high analog accuracy.\nFigure 7-1.Power Supply Decoupling\n7.1.2 External Oscillator\nDepending onthedevice variant (see Section 3),thedevice cansupport alow-frequency crystal (32kHz)\nontheLFXT pins, ahigh-frequency crystal ontheHFXT pins, orboth. External bypass capacitors forthe\ncrystal oscillator pins arerequired.\nItisalso possible toapply digital clock signals totheLFXIN and HFXIN input pins that meet the\nspecifications oftherespective oscillator iftheappropriate LFXTBYPASS orHFXTBYPASS mode is\nselected. Inthiscase, theassociated LFXOUT and HFXOUT pins canbeused forother purposes. Ifthe\nLFXIN andHFXIN areleftunused, they must beterminated according toSection 4.4.\nFigure 7-2shows atypical connection diagram.\nCL1 CL2LFXIN\nor\nHFXINLFXOUT\nor\nHFXOUT\n116MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Applications, Implementation, andLayout Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 7-2.Typical Crystal Connection\nSee MSP430 32-kHz Crystal Oscillators formore information onselecting, testing, anddesigning acrystal\noscillator with theMSP430 devices.\n7.1.3 JTAG\nWith theproper connections, thedebugger and ahardware JTAG interface (such astheMSP-FET or\nMSP-FET430UIF) can beused toprogram and debug code onthe target board. Inaddition, the\nconnections also support theMSP-GANG production programmers, thus providing aneasy way to\nprogram prototype boards, ifdesired. Figure 7-3 shows theconnections between the14-pin JTAG\nconnector and thetarget device required tosupport in-system programming and debugging for4-wire\nJTAG communication. Figure 7-4shows theconnections for2-wire JTAG mode (Spy-Bi-Wire).\nThe connections fortheMSP-FET and MSP-FET430UIF interface modules and theMSP-GANG are\nidentical. Both cansupply VCC tothetarget board (through pin2).Inaddition, theMSP-FET and MSP-\nFET430UIF interface modules and MSP-GANG have aVCC sense feature that, ifused, requires an\nalternate connection (pin4instead ofpin2).The VCC-sense feature senses thelocal VCC present onthe\ntarget board (that is,abattery orother local power supply) and adjusts theoutput signals accordingly.\nFigure 7-3and Figure 7-4show ajumper block that supports both scenarios ofsupplying VCC tothe\ntarget board. Ifthisflexibility isnotrequired, thedesired VCC connections may behard-wired toeliminate\nthejumper block. Pins 2and4must notbeconnected atthesame time.\nForadditional design information regarding theJTAG interface, seetheMSP430 Hardware Tools User ’s\nGuide .\n1\n3\n5\n7\n9\n11\n132\n4\n6\n8\n10\n12\n14TDO/TDI\nTDI\nTMS\nTCK\nGNDTESTJTAG\nVCC TOOL\nVCC TARGETJ1 (see Note A)\nJ2 (see Note A)VCC\nR1\n47 k /c87AV /DVCCCC\nRST/NMI/SBWTDIO\nTDO/TDI\nTDI\nTMS\nTCK\nTEST/SBWTCK\nAV /DVSS      SSMSP430FRxxx\nC1\n2.2 nF\n(see Note B)RSTImportant to connect\nCopyright © 2016, Texas Instruments Incorporated\n117MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Applications, Implementation, andLayout Copyright ©2012 –2018, Texas Instruments IncorporatedA. Ifalocal target power supply isused, make connection J1.Ifpower from thedebug orprogramming adapter isused,\nmake connection J2.\nB. The upper limit forC1is2.2nFwhen using current TItools.\nFigure 7-3.Signal Connections for4-Wire JTAG Communication\n1\n3\n5\n7\n9\n11\n132\n4\n6\n8\n10\n12\n14\nTEST/SBWTCKMSP430FRxxx\nRST/NMI/SBWTDIOTDO/TDI\nTCK\nGNDJTAGR1\n47 kΩ\n(See Note B)\nVCC TOOL\nVCC TARGET\nC1\n2.2 nF\n(See Note B)J1 (see Note A)\nJ2 (see Note A)Important to connect\nAV /DVCCCC\nAV /DVSS      SSVCC\nCopyright © 2016, Texas Instruments Incorporated\n118MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Applications, Implementation, andLayout Copyright ©2012 –2018, Texas Instruments IncorporatedA. Make connection J1ifalocal target power supply isused, ormake connection J2ifthetarget ispowered from the\ndebug orprogramming adapter.\nB. The device RST/NMI/SBWTDIO pinisused in2-wire mode forbidirectional communication with thedevice during\nJTAG access, and anycapacitance that isattached tothissignal may affect theability toestablish aconnection with\nthedevice. The upper limit forC1is2.2nFwhen using current TItools.\nFigure 7-4.Signal Connections for2-Wire JTAG Communication (Spy-Bi-Wire)\n7.1.4 Reset\nThe reset pincanbeconfigured asareset function (default) orasanNMI function intheSpecial Function\nRegister (SFR), SFRRPCR.\nInreset mode, theRST/NMI pinisactive low, and apulse applied tothispinthat meets thereset timing\nspecifications generates aBOR-type device reset.\nSetting SYSNMI causes theRST/NMI pintobeconfigured asanexternal NMI source. The external NMI is\nedge sensitive, and itsedge isselectable bySYSNMIIES. Setting theNMIIE enables theinterrupt ofthe\nexternal NMI. When anexternal NMI event occurs, theNMIIFG isset.\nThe RST/NMI pincanhave either apullup orpulldown that isenabled ornot. SYSRSTUP selects either\npullup orpulldown, andSYSRSTRE causes thepullup (default) orpulldown tobeenabled (default) ornot.\nIftheRST/NMI pinisunused, itisrequired either toselect andenable theinternal pullup ortoconnect an\nexternal 47-kΩpullup resistor totheRST/NMI pinwith a2.2-nF pulldown capacitor. The pulldown\ncapacitor should notexceed 2.2nFwhen using devices inSpy-Bi-Wire mode orin4-wire JTAG mode with\nTItools likeFET interfaces orGANG programmers. IfJTAG orSpy-Bi-Wire access isnotneeded, uptoa\n10-nF pulldown capacitor may beused.\nSee theMSP430FR58xx, MSP430FR59xx, andMSP430FR6xx Family User \'sGuide formore information\nonthereferenced control registers andbits.\n7.1.5 Unused Pins\nFordetails ontheconnection ofunused pins, seeSection 4.4.\nUsing an\nExternal\nPositive\nReference\nUsing an\nExternal\nNegative\nReferenceVEREF-VREF+/VEREF+\n+\n+470 nF 10 µF\n470 nF 10 µFAVSS\n119MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Applications, Implementation, andLayout Copyright ©2012 –2018, Texas Instruments Incorporated7.1.6 General Layout Recommendations\n•Proper grounding and short traces forexternal crystal toreduce parasitic capacitance. See MSP430\n32-kHz Crystal Oscillators forrecommended layout guidelines.\n•Proper bypass capacitors onDVCC, AVCC, andreference pins ifused.\n•Avoid routing any high-frequency signal close toananalog signal line. For example, keep digital\nswitching signals such asPWM orJTAG signals away from theoscillator circuit.\n•Proper ESD level protection should beconsidered toprotect thedevice from unintended high-voltage\nelectrostatic discharge. See MSP430 System-Level ESD Considerations forguidelines.\n7.1.7 Do\'sandDon\'ts\nTIrecommends powering AVCC and DVCC pins from thesame source. Ataminimum, during power up,\npower down, anddevice operation, thevoltage difference between AVCC andDVCC must notexceed the\nlimits specified inSection 5.1.Exceeding thespecified limits may cause malfunction ofthedevice\nincluding erroneous writes toRAM andFRAM.\n7.2 Peripheral- andInterface-Specific Design Information\n7.2.1 ADC12_B Peripheral\n7.2.1.1 Partial Schematic\nFigure 7-5shows therecommended decoupling circuit when anexternal voltage reference isused.\nFigure 7-5.ADC12_B Grounding andNoise Considerations\n7.2.1.2 Design Requirements\nAswith anyhigh-resolution ADC, appropriate printed-circuit-board layout andgrounding techniques should\nbefollowed toeliminate ground loops, unwanted parasitic effects, andnoise.\nGround loops areformed when return current from theADC flows through paths that arecommon with\nother analog ordigital circuitry. Ifcare isnottaken, this current can generate small unwanted offset\nvoltages that can add toorsubtract from thereference orinput voltages oftheADC. The general\nguidelines inSection 7.1.1 combined with theconnections inSection 7.2.1.1 prevent this.\nInaddition togrounding, ripple and noise spikes onthepower-supply lines that arecaused bydigital\nswitching orswitching power supplies can corrupt theconversion result. TIrecommends anoise-free\ndesign using separate analog and digital ground planes with asingle-point connection toachieve high\naccuracy.\nFigure 7-5shows therecommended decoupling circuit when anexternal voltage reference isused. The\ninternal reference module hasamaximum drive current asspecified intheReference module\'s IO(VREF+)\nspecification.\n120MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Applications, Implementation, andLayout Copyright ©2012 –2018, Texas Instruments IncorporatedThe reference voltage must beastable voltage foraccurate measurements. The capacitor values thatare\nselected inthegeneral guidelines filter outthehigh- andlow-frequency ripple before thereference voltage\nenters thedevice. Inthis case, the10-µFcapacitor isused tobuffer thereference pinand filter low-\nfrequency ripple. A470-nF bypass capacitor isused tofilter high-frequency noise.\n7.2.1.3 Detailed Design Procedure\nForadditional design information, seeDesigning With theMSP430FR58xx, FR59xx, FR68xx, andFR69xx\nADC .\n7.2.1.4 Layout Guidelines\nComponent thatareshown inthepartial schematic (see Figure 7-5)should beplaced asclose aspossible\ntotherespective device pins. Avoid long traces, because they add additional parasitic capacitance,\ninductance, andresistance onthesignal.\nAvoid routing analog input signals close toahigh-frequency pin(forexample, ahigh-frequency PWM),\nbecause thehigh-frequency switching canbecoupled intotheanalog signal.\nIfdifferential mode isused fortheADC12_B, theanalog differential input signals must berouted closely\ntogether tominimize theeffect ofnoise ontheresulting signal.\nProcessor Family MSP = Mixed-Signal Processor\nXMS = Experimental Silicon\nMCU Platform 430 = TI’s 16-bit MSP430 Low-Power Microcontroller Platform\nMemory Type FR = FRAM\nSeries 5 = FRAM 5 series up to 16 MHz without LCD\nFeature Set First Digit: AES\n9 = AES\n8 = No AESSecond Digit: Oscillators, ADC Channels, I/O\n6 = DCO/HFXT/LFXT, 16, 40\n5 = DCO/HFXT, 14/12, 33/31\n4 = DCO/LFXT, 14/12, 33/31Third Digit: FRAM (KB)\n9 = 64\n8 = 48\n7 = 32Optional Fourth Digit: BSL\n1 = I C2\nNo value = UART\nTemperature Range\nPackaging www.ti.com/packaging\nDistribution FormatFeature Set\nSeriesProcessor Family\nTemperature RangeMCU Platform\nMemory TypeDistribution Format\nPackagingMSP 430 FR 5 9691 I RGZ T\nOptional: BSL\nFRAMAES\nOscillators, ADC Ch, I/O\nT = Small reel\nR = Large reel\nNo markings = Tube or trayI = –40°C to 85°C\n121MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Device andDocumentation Support Copyright ©2012 –2018, Texas Instruments Incorporated8Device andDocumentation Support\n8.1 Getting Started andNext Steps\nFormore information ontheMSP430 family ofdevices and thetools and libraries that areavailable to\nhelp with your development, visit theGetting Started page.\n8.2 Device Nomenclature\nTodesignate thestages intheproduct development cycle, TIassigns prefixes tothepart numbers ofall\nMSP MCU devices. Each MSP MCU commercial family member hasone oftwoprefixes: MSP orXMS.\nThese prefixes represent evolutionary stages ofproduct development from engineering prototypes (XMS)\nthrough fully qualified production devices (MSP).\nXMS –Experimental device that isnot necessarily representative ofthe final device\'s electrical\nspecifications\nMSP –Fully qualified production device\nXMS devices areshipped against thefollowing disclaimer:\n"Developmental product isintended forinternal evaluation purposes."\nMSP devices have been characterized fully, and thequality and reliability ofthedevice have been\ndemonstrated fully. TI\'sstandard warranty applies.\nPredictions show that prototype devices (XMS) have agreater failure rate than thestandard production\ndevices. TIrecommends thatthese devices notbeused inanyproduction system because their expected\nend-use failure rate stillisundefined. Only qualified production devices aretobeused.\nTIdevice nomenclature also includes asuffix with thedevice family name. This suffix indicates the\ntemperature range, package type, and distribution format. Figure 8-1provides alegend forreading the\ncomplete device name.\nNOTE: This figure does notrepresent acomplete listoftheavailable features andoptions, anditdoes notindicate thatallof\nthese features andoptions areavailable foragiven device orfamily.\nFigure 8-1.Device Nomenclature –Part Number Decoder\n122MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Device andDocumentation Support Copyright ©2012 –2018, Texas Instruments Incorporated8.3 Tools andSoftware\nTable 8-1lists thedebug features supported bytheMSP430FR59xx microcontrollers. See theCode\nComposer Studio forMSP430 User \'sGuide fordetails ontheavailable features.\nTable 8-1.Hardware Features\nMSP430\nARCHITECTURE4-WIRE\nJTAG2-WIRE\nJTAGBREAK-\nPOINTS\n(N)RANGE\nBREAK-\nPOINTSCLOCK\nCONTROLSTATE\nSEQUENCERTRACE\nBUFFERLPMx.5\nDEBUGGING\nSUPPORTEnergyTrace++\nTECHNOLOGY\nMSP430Xv2 Yes Yes 3 Yes Yes No No Yes Yes\nEnergyTrace ™technology issupported with Code Composer Studio version 6.0andnewer. EnergyTrace\ntechnology requires specialized debugger circuitry, which issupported with the second-generation\nonboard eZ-FET flash emulation tool and second-generation stand-alone MSP-FET JTAG emulator. For\nadditional information, see:\nAdvanced Debugging Using theEnhanced Emulation Module (EEM) With Code Composer Studio\nMSP430 ™Advanced Power Optimizations: ULP Advisor ™andEnergyTrace ™Technology\nDesign Kits andEvaluation Modules\nMSP430FR5969 LaunchPad ™Development Kit The MSP-EXP430FR5969 LaunchPad Development\nKitisaneasy-to-use microcontroller development board fortheMSP430FR5969 MCU. It\ncontains everything needed tostart developing quickly ontheMSP430FRxx FRAM platform,\nincluding onboard emulation forprogramming, debugging, andenergy measurements.\n48-pin Target Development Board and MSP-FET Programmer Bundle forMSP430FRxx FRAM\nMCUs\nThe MSP-FET430U48C isapowerful design kitforquick application development onthe\nMSP MCU. The board includes aUSB debugging interface used toprogram and debug the\nMSP MCU insystem through theJTAG interface orthepin-saving Spy-Bi-Wire (2-wire\nJTAG) protocol. The FRAM can beerased and programmed inseconds with only afew\nkeystrokes, and because theMSP FRAM consumes very little power, noexternal supply is\nrequired.\nMSP-TS430RGZ48C -48-pin Target Development Board forMSP430FRxx FRAM MCUs The MSP-\nTS430RGZ48C isastand-alone 48-pin ZIFsocket target board used toprogram and debug\ntheMSP430 MCU insystem through theJTAG interface ortheSpy-Bi-Wire (2-wire JTAG)\nprotocol.\nSoftware\nMSP430Ware ™Software MSP430Ware software isacollection ofcode examples, data sheets, and\nother design resources forallMSP430 devices delivered inaconvenient package. In\naddition toproviding acomplete collection ofexisting MSP430 MCU design resources,\nMSP430Ware software also includes ahigh-level APIcalled MSP Driver Library. This library\nmakes iteasy toprogram MSP430 hardware. MSP430Ware software isavailable asa\ncomponent ofCCS orasastand-alone package.\nMSP430FR59xx, MSP430FR58xx Code Examples CCode examples are available forevery MSP\ndevice thatconfigures each oftheintegrated peripherals forvarious application needs.\nFRAM Embedded Software Utilities forMSP Ultra-Low-Power Microcontrollers The TIFRAM Utilities\nsoftware isdesigned togrow asacollection ofembedded software utilities that leverage the\nultra-low-power and virtually unlimited write endurance ofFRAM. The utilities areavailable\nforMSP430FRxx FRAM microcontrollers and provide example code tohelp start application\ndevelopment.\nCapacitive Touch Software Library Free Clibraries forenabling capacitive touch capabilities on\nMSP430 MCUs. The MSP430 MCU version ofthelibrary features several capacitive touch\nimplementations including theROandRCmethod.\n123MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Device andDocumentation Support Copyright ©2012 –2018, Texas Instruments IncorporatedMSP Driver Library The abstracted API ofMSP Driver Library provides easy-to-use function calls that\nfree you from directly manipulating thebitsand bytes oftheMSP430 hardware. Thorough\ndocumentation isdelivered through ahelpful API Guide, which includes details oneach\nfunction calland therecognized parameters. Developers canuseDriver Library functions to\nwrite complete projects with minimal overhead.\nMSP EnergyTrace ™Technology EnergyTrace technology forMSP430 microcontrollers isanenergy-\nbased code analysis tool that measures and displays theenergy profile oftheapplication\nandhelps tooptimize itforultra-low-power consumption.\nULP (Ultra-Low Power) Advisor ULP Advisor ™software isatool forguiding developers towrite more\nefficient code tofully use the unique ultra-low-power features ofMSP and MSP432\nmicrocontrollers. Aimed atboth experienced and new microcontroller developers, ULP\nAdvisor checks your code against athorough ULP checklist tohelp minimize theenergy\nconsumption ofyour application. Atbuild time, ULP Advisor provides notifications and\nremarks tohighlight areas ofyour code thatcanbefurther optimized forlower power.\nIEC60730 Software Package The IEC60730 MSP430 software package was developed tohelp\ncustomers comply with IEC 60730-1:2010 (Automatic Electrical Controls forHousehold and\nSimilar Use –Part 1:General Requirements) foruptoClass Bproducts, which includes\nhome appliances, arcdetectors, power converters, power tools, e-bikes, and many others.\nThe IEC60730 MSP430 software package can beembedded incustomer applications\nrunning onMSP430s tohelp simplify thecustomer ’scertification efforts offunctional safety-\ncompliant consumer devices toIEC60730-1:2010 Class B.\nFixed Point Math Library forMSP The MSP IQmath and Qmath Libraries areacollection ofhighly\noptimized andhigh-precision mathematical functions forCprogrammers toseamlessly port a\nfloating-point algorithm into fixed-point code onMSP430 and MSP432 devices. These\nroutines aretypically used incomputationally intensive real-time applications where optimal\nexecution speed, high accuracy, and ultra-low energy arecritical. Byusing theIQmath and\nQmath libraries, itispossible toachieve execution speeds considerably faster and energy\nconsumption considerably lower than equivalent code written using floating-point math.\nFloating Point Math Library forMSP430 Continuing toinnovate inthe low-power and low-cost\nmicrocontroller space, TIprovides MSPMATHLIB. Leveraging theintelligent peripherals of\nourdevices, thisfloating-point math library ofscalar functions that areupto26times faster\nthan thestandard MSP430 math functions. Mathlib iseasy tointegrate into your designs.\nThis library isfree and isintegrated inboth Code Composer Studio IDE and IAR Embedded\nWorkbench IDE.\nDevelopment Tools\nCode Composer Studio ™Integrated Development Environment forMSP Microcontrollers Code\nComposer Studio (CCS) integrated development environment (IDE) supports allMSP\nmicrocontroller devices. CCS comprises asuite ofembedded software utilities used to\ndevelop and debug embedded applications. CCS includes anoptimizing C/C++ compiler,\nsource code editor, project build environment, debugger, profiler, andmany other features.\nCommand-Line Programmer MSP Flasher isanopen-source shell-based interface forprogramming\nMSP microcontrollers through aFET programmer oreZ430 using JTAG orSpy-Bi-Wire\n(SBW) communication. MSP Flasher can download binary files (.txt or.hex) directly tothe\nMSP microcontroller without anIDE.\nMSP MCU Programmer andDebugger The MSP-FET isapowerful emulation development tool–often\ncalled adebug probe –which letsusers quickly begin application development onMSP low-\npower MCUs. Creating MCU software usually requires downloading theresulting binary\nprogram totheMSP device forvalidation anddebugging.\nMSP-GANG Production Programmer The MSP Gang Programmer isanMSP430 orMSP432 device\nprogrammer that can program uptoeight identical MSP430 orMSP432 flash orFRAM\ndevices atthesame time. The MSP Gang Programmer connects toahost PCusing a\nstandard RS-232 orUSB connection and provides flexible programming options that letthe\nuser fully customize theprocess.\n124MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Device andDocumentation Support Copyright ©2012 –2018, Texas Instruments Incorporated8.4 Documentation Support\nThe following documents describe theMSP430FR59xx MCUs. Copies ofthese documents areavailable\nontheInternet atwww.ti.com .\nReceiving Notification ofDocument Updates\nToreceive notification ofdocumentation updates —including silicon errata —gototheproduct folder for\nyour device onti.com (forlinks toproduct folders, see Section 8.5).Intheupper right corner, click the\n"Alert me" button. This registers youtoreceive aweekly digest ofproduct information thathaschanged (if\nany). Forchange details, check therevision history ofanyrevised document.\nErrata\nMSP430FR5969 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430FR59691 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430FR5968 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430FR5967 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430FR5959 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430FR5958 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430FR5957 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430FR5949 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430FR5948 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430FR5947 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nMSP430FR59471 Device Erratasheet Describes theknown exceptions tothefunctional specifications.\nUser\'s Guides\nMSP430FR58xx, MSP430FR59xx, andMSP430FR6xx Family User \'sGuide Detailed description ofall\nmodules andperipherals available inthisdevice family.\nMSP430 FRAM Device Bootloader (BSL) User \'sGuide The bootloader (BSL, formerly known asthe\nbootstrap loader) provides amethod toprogram memory during MSP430 MCU project\ndevelopment and updates. Itcan beactivated byautility that sends commands using a\nserial protocol. The BSL letstheuser control theactivity oftheMSP430 and toexchange\ndata using apersonal computer orother device.\nMSP430 Programming With theJTAG Interface This document describes the functions that are\nrequired toerase, program, and verify thememory module oftheMSP430 flash-based and\nFRAM-based microcontroller families using theJTAG communication port. Inaddition, it\ndescribes how toprogram theJTAG access security fuse that isavailable onallMSP430\ndevices. This document describes device access using both thestandard 4-wire JTAG\ninterface andthe2-wire JTAG interface, which isalso referred toasSpy-Bi-Wire (SBW).\nMSP430 Hardware Tools User \'sGuide This manual describes thehardware oftheTIMSP-FET430\nFlash Emulation Tool (FET). The FET istheprogram development toolfortheMSP430 ultra-\nlow-power microcontroller. Both available interface types, theparallel port interface and the\nUSB interface, aredescribed.\n125MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Device andDocumentation Support Copyright ©2012 –2018, Texas Instruments IncorporatedApplication Reports\nMSP430 FRAM Technology –How ToandBest Practices FRAM isanonvolatile memory technology\nthat behaves similar toSRAM while enabling awhole host ofnew applications, butalso\nchanging theway firmware should bedesigned. This application report outlines thehow to\nand best practices ofusing FRAM technology inMSP430 from anembedded software\ndevelopment perspective. Itdiscusses how toimplement amemory layout according to\napplication-specific code, constant, data space requirements, and theuse ofFRAM to\noptimize application energy consumption.\nMSP430 32-kHz Crystal Oscillators Selection oftheright crystal, correct load circuit, and proper board\nlayout areimportant forastable crystal oscillator. This application report summarizes crystal\noscillator function andexplains theparameters toselect thecorrect crystal forMSP430 ultra-\nlow-power operation. Inaddition, hints and examples forcorrect board layout aregiven. The\ndocument also contains detailed information onthepossible oscillator tests toensure stable\noscillator operation inmass production.\nMSP430 System-Level ESD Considerations System-Level ESD has become increasingly demanding\nwith silicon technology scaling towards lower voltages and theneed fordesigning cost-\neffective and ultra-low-power components. This application report addresses three different\nESD topics tohelp board designers and OEMs understand and design robust system-level\ndesigns.\n8.5 Related Links\nTable 8-2 lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 8-2.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nMSP430FR5969 Click here Click here Click here Click here Click here\nMSP430FR59691 Click here Click here Click here Click here Click here\nMSP430FR5968 Click here Click here Click here Click here Click here\nMSP430FR5967 Click here Click here Click here Click here Click here\nMSP430FR5959 Click here Click here Click here Click here Click here\nMSP430FR5958 Click here Click here Click here Click here Click here\nMSP430FR5957 Click here Click here Click here Click here Click here\nMSP430FR5949 Click here Click here Click here Click here Click here\nMSP430FR5948 Click here Click here Click here Click here Click here\nMSP430FR5947 Click here Click here Click here Click here Click here\nMSP430FR59471 Click here Click here Click here Click here Click here\n126MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nSLAS704G –OCTOBER 2012 –REVISED AUGUST 2018 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Device andDocumentation Support Copyright ©2012 –2018, Texas Instruments Incorporated8.6 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bythe\nrespective contributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews;\nseeTI\'sTerms ofUse.\nTIE2E™Community\nTI\'s Engineer-to-Engineer (E2E) Community .Created tofoster collaboration among engineers. At\ne2e.ti.com, youcanaskquestions, share knowledge, explore ideas, and help solve problems with fellow\nengineers.\nTIEmbedded Processors Wiki\nTexas Instruments Embedded Processors Wiki.Established tohelp developers getstarted with embedded\nprocessors from Texas Instruments and tofoster innovation and growth ofgeneral knowledge about the\nhardware andsoftware surrounding these devices.\n8.7 Trademarks\nEnergyTrace++, MSP430, EnergyTrace, LaunchPad, MSP430Ware, ULP Advisor, Code Composer\nStudio, E2E aretrademarks ofTexas Instruments.\nMicrosoft isaregistered trademark ofMicrosoft Corporation.\nAllother trademarks aretheproperty oftheir respective owners.\n8.8 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n8.9 Export Control Notice\nRecipient agrees tonotknowingly export orre-export, directly orindirectly, anyproduct ortechnical data\n(asdefined bytheU.S., EU, and other Export Administration Regulations) including software, orany\ncontrolled product restricted byother applicable national regulations, received from disclosing party under\nnondisclosure obligations (ifany), orany direct product ofsuch technology, toany destination towhich\nsuch export orre-export isrestricted orprohibited byU.S. orother applicable laws, without obtaining prior\nauthorization from U.S. Department ofCommerce and other competent Government authorities tothe\nextent required bythose laws.\n8.10 Glossary\nTIGlossary This glossary lists andexplains terms, acronyms, anddefinitions.\n127MSP430FR5969 ,MSP430FR59691 ,MSP430FR5968 ,MSP430FR5967\nMSP430FR5959 ,MSP430FR5958 ,MSP430FR5957\nMSP430FR5949 ,MSP430FR5948 ,MSP430FR5947 ,MSP430FR59471\nwww.ti.com SLAS704G –OCTOBER 2012 –REVISED AUGUST 2018\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959\nMSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471Mechanical, Packaging, andOrderable Information Copyright ©2012 –2018, Texas Instruments Incorporated9Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthe\nmost current data available forthedesignated devices. This data issubject tochange without notice and\nrevision ofthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430FR59471IRHAR ACTIVE VQFN RHA 402500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR59471\nMSP430FR59471IRHAT ACTIVE VQFN RHA 40250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR59471\nMSP430FR5947IDA ACTIVE TSSOP DA3840RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5947\nMSP430FR5947IDAR ACTIVE TSSOP DA382000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5947\nMSP430FR5947IRHAR ACTIVE VQFN RHA 402500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5947\nMSP430FR5947IRHAT ACTIVE VQFN RHA 40250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5947\nMSP430FR5948IDA ACTIVE TSSOP DA3840RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5948\nMSP430FR5948IDAR ACTIVE TSSOP DA382000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5948\nMSP430FR5948IRHAR ACTIVE VQFN RHA 402500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5948\nMSP430FR5948IRHAT ACTIVE VQFN RHA 40250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5948\nMSP430FR5949IDA ACTIVE TSSOP DA3840RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5949\nMSP430FR5949IDAR ACTIVE TSSOP DA382000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5949\nMSP430FR5949IRHAR ACTIVE VQFN RHA 402500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5949\nMSP430FR5949IRHAT ACTIVE VQFN RHA 40250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5949\nMSP430FR5957IDA ACTIVE TSSOP DA3840RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5957\nMSP430FR5957IDAR ACTIVE TSSOP DA382000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5957\nMSP430FR5957IRHAR ACTIVE VQFN RHA 402500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5957\nMSP430FR5957IRHAT ACTIVE VQFN RHA 40250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5957\nMSP430FR5958IDA ACTIVE TSSOP DA3840RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5958\nMSP430FR5958IDAR ACTIVE TSSOP DA382000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5958\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430FR5958IRHAR ACTIVE VQFN RHA 402500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5958\nMSP430FR5958IRHAT ACTIVE VQFN RHA 40250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5958\nMSP430FR5959IDA ACTIVE TSSOP DA3840RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5959\nMSP430FR5959IDAR ACTIVE TSSOP DA382000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5959\nMSP430FR5959IRHAR ACTIVE VQFN RHA 402500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5959\nMSP430FR5959IRHAT ACTIVE VQFN RHA 40250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5959\nMSP430FR5967IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5967\nMSP430FR5967IRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5967\nMSP430FR5968IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5968\nMSP430FR5968IRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5968\nMSP430FR59691IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR59691\nMSP430FR59691IRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR59691\nMSP430FR5969IRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5969\nMSP430FR5969IRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 FR5969\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 3 \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF MSP430FR5969 :\n•Space: MSP430FR5969-SP\n NOTE: Qualified Version Definitions:\n•Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Jun-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nMSP430FR59471IRHAR VQFN RHA 402500 330.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR59471IRHAT VQFN RHA 40250 180.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5947IDAR TSSOP DA382000 330.0 24.4 8.613.01.812.024.0 Q1\nMSP430FR5947IRHAR VQFN RHA 402500 330.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5947IRHAT VQFN RHA 40250 180.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5948IDAR TSSOP DA382000 330.0 24.4 8.613.01.812.024.0 Q1\nMSP430FR5948IRHAR VQFN RHA 402500 330.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5948IRHAT VQFN RHA 40250 180.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5949IDAR TSSOP DA382000 330.0 24.4 8.613.01.812.024.0 Q1\nMSP430FR5949IRHAR VQFN RHA 402500 330.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5949IRHAT VQFN RHA 40250 180.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5957IDAR TSSOP DA382000 330.0 24.4 8.613.01.812.024.0 Q1\nMSP430FR5957IRHAR VQFN RHA 402500 330.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5957IRHAT VQFN RHA 40250 180.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5958IDAR TSSOP DA382000 330.0 24.4 8.613.01.812.024.0 Q1\nMSP430FR5958IRHAR VQFN RHA 402500 330.0 16.4 6.36.31.112.016.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Jun-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nMSP430FR5958IRHAT VQFN RHA 40250 180.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5959IDAR TSSOP DA382000 330.0 24.4 8.613.01.812.024.0 Q1\nMSP430FR5959IRHAR VQFN RHA 402500 330.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5959IRHAT VQFN RHA 40250 180.0 16.4 6.36.31.112.016.0 Q2\nMSP430FR5967IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5967IRGZT VQFN RGZ 48250 180.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5968IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5968IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5968IRGZT VQFN RGZ 48250 180.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5968IRGZT VQFN RGZ 48250 180.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR59691IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR59691IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR59691IRGZT VQFN RGZ 48250 180.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR59691IRGZT VQFN RGZ 48250 180.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5969IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5969IRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5969IRGZT VQFN RGZ 48250 180.0 16.4 7.37.31.112.016.0 Q2\nMSP430FR5969IRGZT VQFN RGZ 48250 180.0 16.4 7.37.31.112.016.0 Q2\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Jun-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nMSP430FR59471IRHAR VQFN RHA 402500 367.0 367.0 38.0\nMSP430FR59471IRHAT VQFN RHA 40250 210.0 185.0 35.0\nMSP430FR5947IDAR TSSOP DA 382000 350.0 350.0 43.0\nMSP430FR5947IRHAR VQFN RHA 402500 367.0 367.0 38.0\nMSP430FR5947IRHAT VQFN RHA 40250 210.0 185.0 35.0\nMSP430FR5948IDAR TSSOP DA 382000 350.0 350.0 43.0\nMSP430FR5948IRHAR VQFN RHA 402500 367.0 367.0 38.0\nMSP430FR5948IRHAT VQFN RHA 40250 210.0 185.0 35.0\nMSP430FR5949IDAR TSSOP DA 382000 350.0 350.0 43.0\nMSP430FR5949IRHAR VQFN RHA 402500 367.0 367.0 38.0\nMSP430FR5949IRHAT VQFN RHA 40250 210.0 185.0 35.0\nMSP430FR5957IDAR TSSOP DA 382000 350.0 350.0 43.0\nMSP430FR5957IRHAR VQFN RHA 402500 367.0 367.0 38.0\nMSP430FR5957IRHAT VQFN RHA 40250 210.0 185.0 35.0\nMSP430FR5958IDAR TSSOP DA 382000 350.0 350.0 43.0\nMSP430FR5958IRHAR VQFN RHA 402500 367.0 367.0 38.0\nMSP430FR5958IRHAT VQFN RHA 40250 210.0 185.0 35.0\nMSP430FR5959IDAR TSSOP DA 382000 350.0 350.0 43.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Jun-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nMSP430FR5959IRHAR VQFN RHA 402500 367.0 367.0 38.0\nMSP430FR5959IRHAT VQFN RHA 40250 210.0 185.0 35.0\nMSP430FR5967IRGZR VQFN RGZ 482500 367.0 367.0 35.0\nMSP430FR5967IRGZT VQFN RGZ 48250 210.0 185.0 35.0\nMSP430FR5968IRGZR VQFN RGZ 482500 367.0 367.0 38.0\nMSP430FR5968IRGZR VQFN RGZ 482500 367.0 367.0 35.0\nMSP430FR5968IRGZT VQFN RGZ 48250 210.0 185.0 35.0\nMSP430FR5968IRGZT VQFN RGZ 48250 210.0 185.0 35.0\nMSP430FR59691IRGZR VQFN RGZ 482500 367.0 367.0 35.0\nMSP430FR59691IRGZR VQFN RGZ 482500 367.0 367.0 38.0\nMSP430FR59691IRGZT VQFN RGZ 48250 210.0 185.0 35.0\nMSP430FR59691IRGZT VQFN RGZ 48250 210.0 185.0 35.0\nMSP430FR5969IRGZR VQFN RGZ 482500 367.0 367.0 38.0\nMSP430FR5969IRGZR VQFN RGZ 482500 367.0 367.0 35.0\nMSP430FR5969IRGZT VQFN RGZ 48250 210.0 185.0 35.0\nMSP430FR5969IRGZT VQFN RGZ 48250 210.0 185.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Jun-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nMSP430FR5947IDA DA TSSOP 38 40 530 11.89 3600 4.9\nMSP430FR5948IDA DA TSSOP 38 40 530 11.89 3600 4.9\nMSP430FR5949IDA DA TSSOP 38 40 530 11.89 3600 4.9\nMSP430FR5957IDA DA TSSOP 38 40 530 11.89 3600 4.9\nMSP430FR5958IDA DA TSSOP 38 40 530 11.89 3600 4.9\nMSP430FR5959IDA DA TSSOP 38 40 530 11.89 3600 4.9\nPack Materials-Page 5\n\n\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RHA 40\nPLASTIC QUAD FLATPACK - NO LEAD 6 x 6, 0.5 mm pitch\n4225870/A\nwww.ti.comPACKAGE OUTLINE\nC\n40X 0.27\n0.174.15 0.1\n40X 0.5\n0.31 MAX\n(0.2) TYP0.05\n0.00\n2X\n4.536X 0.52X 4.5A6.1\n5.9B\n6.1\n5.9VQFN - 1 mm max height RHA0040B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219052/A   06/2016PIN 1 INDEX AREA\n0.08SEATING PLANE\n11021\n3011 20\n40 31(OPTIONAL)PIN 1 ID0.1 CAB\n0.05EXPOSED\nTHERMAL PAD\n41 SYMM\nSYMM\nNOTES:\n \n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\n    per ASME Y14.5M. \n2. This drawing is subject to change without notice. \n3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  2.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(1.14)\nTYP\n0.07 MIN\nALL SIDES0.07 MAX\nALL AROUND40X (0.22)40X (0.6)\n(0.2) TYP\nVIA(4.15)\n(R0.05) TYP\n(5.8)36X (0.5)(5.8) (0.685)\nTYP\n(1.14)\nTYP\n(0.685)\nTYP(0.25) TYPVQFN - 1 mm max height RHA0040B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219052/A   06/2016SYMM\n1\n10\n11 20213031 40\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:12X41\nNOTES: (continued)\n \n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\n    number SLUA271 (www.ti.com/lit/slua271).SOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL\nSOLDER MASK\nOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n(1.37) TYP\n(1.37)\nTYP40X (0.6)\n40X (0.22)9X ( 1.17)\n(R0.05) TYP(5.8)\n(5.8)36X (0.5)(0.25) TYPVQFN - 1 mm max height RHA0040B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219052/A   06/2016\nNOTES: (continued)\n \n5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\n   design recommendations. \n SYMMMETAL\nTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 41:\n72% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:12XSYMM1\n10\n11 20213031\n4140\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGZ 48\nPLASTIC QUADFLAT PACK- NO LEAD 7 x 7, 0.5 mm pitch\n4224671/A\nwww.ti.comPACKAGE OUTLINE\nC\n48X 0.30\n0.184.1 0.1\n48X 0.50.31 MAX\n(0.2) TYP0.050.00\n44X 0.5\n2X\n5.52X 5.5B7.156.85 A\n7.156.85VQFN - 1 mm max height RGZ0048B\nPLASTIC QUAD FLATPACK - NO LEAD\n4218795/B   02/2017PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n11225\n3613 24\n48 37\n(OPTIONAL)PIN 1 ID0.1 C B A\n0.05EXPOSEDTHERMAL PAD\n49 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND48X (0.24)48X (0.6)\n(0.2) TYP\nVIA44X (0.5)\n(6.8)\n(6.8)(1.115)\nTYP(4.1)\n(R0.05)\nTYP(0.685)\nTYP(1.115) TYP\n(0.685)\nTYPVQFN - 1 mm max height RGZ0048B\nPLASTIC QUAD FLATPACK - NO LEAD\n4218795/B   02/2017SYMM1\n12\n13 24253637 48\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:12X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.49\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n48X (0.6)\n48X (0.24)\n44X (0.5)\n(6.8)(6.8)(1.37)\nTYP\n(R0.05) TYP\n9X\n(1.17)(1.37)\nTYPVQFN - 1 mm max height RGZ0048B\nPLASTIC QUAD FLATPACK - NO LEAD\n4218795/B   02/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  49\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 49\n73% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:12XSYMM1\n12\n13 24253637 48\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: MSP430FR5949IRHAT

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.8V to 3.6V
- **Current Ratings**: 
  - Active Mode: Approximately 100 µA/MHz
  - Standby (LPM3): 0.4 µA (typical)
  - Shutdown (LPM4.5): 0.02 µA (typical)
- **Power Consumption**: 
  - Active Mode: Varies with frequency and memory access patterns.
- **Operating Temperature Range**: 
  - -40°C to 85°C
- **Package Type**: 
  - VQFN (40 pins)
- **Special Features**: 
  - Ultra-Low-Power FRAM (up to 64KB)
  - 12-bit ADC with up to 16 external input channels
  - Integrated real-time clock (RTC)
  - AES encryption/decryption coprocessor
  - Multiple low-power modes (LPM)
- **Moisture Sensitive Level (MSL)**: 
  - Level 3 per JEDEC J-STD-020E

#### Description:
The **MSP430FR5949** is a mixed-signal microcontroller from Texas Instruments, part of the MSP430 family. It features a 16-bit RISC architecture and is designed for ultra-low-power applications. The device integrates a ferroelectric RAM (FRAM) memory, which provides fast write speeds and high endurance, making it suitable for applications requiring frequent data logging and storage.

#### Typical Applications:
- **Metering**: Used in energy meters for accurate data collection and processing.
- **Wearable Electronics**: Ideal for health monitoring devices due to its low power consumption.
- **Sensor Management**: Can manage multiple sensors in a low-power state, making it suitable for IoT applications.
- **Data Logging**: The FRAM allows for efficient data storage and retrieval, making it useful in applications that require logging of sensor data over time.
- **Energy Harvested Sensor Nodes**: The ultra-low-power modes enable operation in energy-constrained environments.

### Conclusion:
The MSP430FR5949IRHAT is a versatile microcontroller that combines low power consumption with a rich set of features, making it suitable for a wide range of applications, particularly in the fields of metering, wearable technology, and sensor management. Its unique FRAM technology allows for efficient data handling, while its various low-power modes extend battery life in portable applications.