
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032573                       # Number of seconds simulated
sim_ticks                                 32573178963                       # Number of ticks simulated
final_tick                               604076102082                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133709                       # Simulator instruction rate (inst/s)
host_op_rate                                   172078                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1259164                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908748                       # Number of bytes of host memory used
host_seconds                                 25868.89                       # Real time elapsed on the host
sim_insts                                  3458895598                       # Number of instructions simulated
sim_ops                                    4451478602                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1640320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       594816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1817472                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4059008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1057920                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1057920                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12815                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4647                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14199                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31711                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8265                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8265                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     50357996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        82522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18260913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     55796580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               124611970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62874                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        82522                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             196481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32478255                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32478255                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32478255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     50357996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        82522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18260913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     55796580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              157090225                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78113140                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28435860                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24861896                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801801                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14137043                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13669626                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044037                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56604                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33524699                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158218039                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28435860                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15713663                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32565993                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8848782                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3790867                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16526244                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715636                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76918299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.367857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44352306     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614442      2.10%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2947356      3.83%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767633      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4555479      5.92%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748828      6.17%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127516      1.47%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849568      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13955171     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76918299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364034                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.025498                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34578082                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3664954                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31517995                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125725                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7031533                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3096192                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177026608                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7031533                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36031997                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1249451                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       420600                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30176257                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2008452                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172360699                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690920                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       806023                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228865879                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784508449                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784508449                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79969598                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20293                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5383799                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26506761                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761769                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96835                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2132197                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163129896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137653825                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       180344                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48970601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134517091                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76918299                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.789611                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839364                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26553996     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14310120     18.60%     53.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12641157     16.43%     69.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7670355      9.97%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8000499     10.40%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4723222      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2081444      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556492      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381014      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76918299                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541809     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174957     21.43%     87.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        99785     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107988326     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085424      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23686613     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4883541      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137653825                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.762236                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816551                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005932                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353222840                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212120778                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133163772                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138470376                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339260                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7576684                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          910                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408411                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7031533                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         673319                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        57625                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163149756                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       188340                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26506761                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761769                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          198                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021688                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135081906                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22765972                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571915                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27533331                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20415773                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4767359                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.729311                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133313137                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133163772                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81835182                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199737526                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.704755                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409714                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49538742                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806557                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69886766                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32077033     45.90%     45.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14843114     21.24%     67.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8301005     11.88%     79.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2811860      4.02%     83.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2699023      3.86%     86.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1132274      1.62%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3014116      4.31%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       878001      1.26%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4130340      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69886766                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4130340                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228906757                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333338054                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1194841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.781131                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.781131                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.280194                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.280194                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624834630                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174569517                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182438261                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78113140                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29425518                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24014936                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1958345                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12171270                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11599633                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3034894                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86091                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30436143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             159882372                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29425518                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14634527                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34652990                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10228088                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4490278                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14815799                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       752219                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77832898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.539331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43179908     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2835965      3.64%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4269760      5.49%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2947711      3.79%     68.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2074748      2.67%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2015076      2.59%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1206965      1.55%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2613409      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16689356     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77832898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376704                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.046805                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31308959                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4700701                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33084961                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       485218                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8253046                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4950207                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          887                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191401842                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2411                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8253046                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33058268                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         470387                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1697179                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31785355                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2568652                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185705759                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1075567                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       873249                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    260383036                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    864353108                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    864353108                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160463739                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99919271                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33392                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15973                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7633165                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17039394                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8726572                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       108252                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2129841                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         173135727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138370332                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277296                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     57672396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    176278957                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77832898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922141                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27809163     35.73%     35.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15744506     20.23%     55.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10972848     14.10%     70.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7448219      9.57%     79.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7642563      9.82%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3620942      4.65%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3237574      4.16%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       621597      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       735486      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77832898                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         751003     70.62%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149751     14.08%     84.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162724     15.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115698331     83.61%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1752582      1.27%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15919      0.01%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13597322      9.83%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7306178      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138370332                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771409                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1063488                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007686                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    355914345                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230840425                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134547445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139433820                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       436162                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6596867                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6032                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2091988                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8253046                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         246288                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46263                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    173167619                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       594917                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17039394                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8726572                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15972                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         39012                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1187372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1071985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2259357                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135830358                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12717502                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2539973                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19837578                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19303701                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7120076                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738893                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134605069                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134547445                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87150172                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        247503342                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722469                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352117                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93324945                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115032796                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58135046                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31836                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1973894                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69579852                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.178842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26553551     38.16%     38.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19956330     28.68%     66.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7554462     10.86%     77.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4232062      6.08%     83.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3540571      5.09%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1587665      2.28%     91.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1512479      2.17%     93.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1045983      1.50%     94.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3596749      5.17%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69579852                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93324945                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115032796                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17077108                       # Number of memory references committed
system.switch_cpus1.commit.loads             10442524                       # Number of loads committed
system.switch_cpus1.commit.membars              15918                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16684018                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103559553                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2376774                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3596749                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           239150945                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          354594161                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 280242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93324945                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115032796                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93324945                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837002                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837002                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.194741                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.194741                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       610086431                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187041137                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      176054226                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31836                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78113140                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28216194                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     22931539                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1925134                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     11657869                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10996191                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2973711                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        81385                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28284491                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156424015                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28216194                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13969902                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34398982                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10336829                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5728073                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13855418                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       829519                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     76780475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.517075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42381493     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3023135      3.94%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2435521      3.17%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5942977      7.74%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1605325      2.09%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2063418      2.69%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1497131      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          833881      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16997594     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     76780475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361222                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.002531                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        29597272                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5555168                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33071765                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       225825                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8330440                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4819371                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        38787                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186997622                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76291                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8330440                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        31770205                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1223150                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1127806                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31073386                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3255483                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     180370350                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        28855                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1349273                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1011229                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1222                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    252562370                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    841942244                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    841942244                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154776592                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        97785778                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36840                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20680                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8928364                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16821440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8557699                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       133077                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2465848                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         170578754                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35436                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135501645                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       261318                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58959518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    179966517                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5456                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     76780475                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.764793                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.889405                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26607536     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16623715     21.65%     56.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10690601     13.92%     70.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8026201     10.45%     80.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6945090      9.05%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3574118      4.65%     94.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3081671      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       575195      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       656348      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     76780475                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         792866     70.88%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            10      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163037     14.57%     85.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162722     14.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112895137     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1928124      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14990      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13439157      9.92%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7224237      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135501645                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.734684                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1118635                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008256                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349163718                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229574278                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132044512                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136620280                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       507527                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6636248                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2595                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          573                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2188212                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8330440                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         491275                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        73134                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    170614191                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       372196                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16821440                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8557699                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20446                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          573                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1146319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1085708                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2232027                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133337976                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12608953                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2163669                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19636409                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18812549                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7027456                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.706985                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132132428                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132044512                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86045651                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242946611                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.690426                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354175                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     90671212                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    111351229                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59263684                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29980                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1929074                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68450035                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626752                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.141803                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26537917     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19009358     27.77%     66.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7737640     11.30%     77.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4347058      6.35%     84.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3542364      5.18%     89.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1430414      2.09%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1699454      2.48%     93.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       859473      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3286357      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68450035                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     90671212                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     111351229                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16554679                       # Number of memory references committed
system.switch_cpus2.commit.loads             10185192                       # Number of loads committed
system.switch_cpus2.commit.membars              14990                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15998849                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        100331290                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2266662                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3286357                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           235778591                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          349565592                       # The number of ROB writes
system.switch_cpus2.timesIdled                  39183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1332665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           90671212                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            111351229                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     90671212                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.861499                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.861499                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.160768                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.160768                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       599817386                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182503359                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      172565152                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29980                       # number of misc regfile writes
system.l2.replacements                          31711                       # number of replacements
system.l2.tagsinuse                      32767.893551                       # Cycle average of tags in use
system.l2.total_refs                          1013685                       # Total number of references to valid blocks.
system.l2.sampled_refs                          64479                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.721165                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           765.729438                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.422712                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5673.204282                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.510126                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1987.035118                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.867503                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5095.648851                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8616.944140                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4136.796792                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6454.734588                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.023368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000379                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.173132                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000443                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.060639                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.155507                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.262968                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.126245                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.196983                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36764                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26326                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        51641                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  114732                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            36359                       # number of Writeback hits
system.l2.Writeback_hits::total                 36359                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36764                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26326                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        51641                       # number of demand (read+write) hits
system.l2.demand_hits::total                   114732                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36764                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26326                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        51641                       # number of overall hits
system.l2.overall_hits::total                  114732                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12815                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4629                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14199                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 31693                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  18                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12815                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4647                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14199                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31711                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12815                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4647                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14199                       # number of overall misses
system.l2.overall_misses::total                 31711                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       767473                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    791667721                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1199449                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    298830446                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       790892                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    831866298                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1925122279                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1076669                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1076669                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       767473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    791667721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1199449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    299907115                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       790892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    831866298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1926198948                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       767473                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    791667721                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1199449                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    299907115                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       790892                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    831866298                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1926198948                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49579                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        30955                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        65840                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              146425                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        36359                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             36359                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                18                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        30973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        65840                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               146443                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        30973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        65840                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              146443                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.258476                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.149540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.215659                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.216445                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.258476                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.150034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.215659                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216542                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.258476                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.150034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.215659                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216542                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47967.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61776.646196                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57116.619048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64556.155973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 60837.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 58586.259455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60742.822674                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 59814.944444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59814.944444                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47967.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61776.646196                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57116.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64537.791048                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 60837.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 58586.259455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60742.295986                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47967.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61776.646196                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57116.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64537.791048                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 60837.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 58586.259455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60742.295986                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8265                       # number of writebacks
system.l2.writebacks::total                      8265                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12815                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4629                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14199                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            31693                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31711                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31711                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       676136                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    717360771                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1078281                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    272064055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       713098                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    749719283                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1741611624                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       973273                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       973273                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       676136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    717360771                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1078281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    273037328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       713098                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    749719283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1742584897                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       676136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    717360771                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1078281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    273037328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       713098                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    749719283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1742584897                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258476                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.149540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.215659                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.216445                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.258476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.150034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.215659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.216542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.258476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.150034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.215659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.216542                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42258.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55978.210769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51346.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58773.829121                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54853.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52800.850975                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54952.564415                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 54070.722222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54070.722222                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42258.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55978.210769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51346.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58755.611793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 54853.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 52800.850975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54952.063858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42258.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55978.210769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51346.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58755.611793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 54853.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 52800.850975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54952.063858                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.774324                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016558339                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872114.804788                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.774324                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025279                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869831                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526225                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526225                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526225                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526225                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526225                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526225                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       923313                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       923313                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       923313                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       923313                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       923313                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       923313                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16526244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16526244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16526244                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16526244                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16526244                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16526244                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48595.421053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48595.421053                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48595.421053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48595.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48595.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48595.421053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       786430                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       786430                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       786430                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       786430                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       786430                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       786430                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49151.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49151.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49151.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49151.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49151.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49151.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49579                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246451830                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49835                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4945.356276                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.205631                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.794369                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20669064                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20669064                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25002556                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25002556                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25002556                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25002556                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153782                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153782                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153782                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153782                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153782                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6683053372                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6683053372                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6683053372                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6683053372                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6683053372                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6683053372                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20822846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20822846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25156338                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25156338                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25156338                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25156338                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007385                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007385                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006113                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006113                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006113                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006113                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43457.968891                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43457.968891                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43457.968891                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43457.968891                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43457.968891                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43457.968891                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10868                       # number of writebacks
system.cpu0.dcache.writebacks::total            10868                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       104203                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104203                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       104203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       104203                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104203                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49579                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49579                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49579                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1090210158                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1090210158                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1090210158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1090210158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1090210158                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1090210158                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21989.353517                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21989.353517                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21989.353517                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21989.353517                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21989.353517                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21989.353517                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               464.389165                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1102757061                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   468                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2356318.506410                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.389165                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.029470                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.744213                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14815774                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14815774                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14815774                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14815774                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14815774                       # number of overall hits
system.cpu1.icache.overall_hits::total       14815774                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.cpu1.icache.overall_misses::total           25                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1461055                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1461055                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1461055                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1461055                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1461055                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1461055                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14815799                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14815799                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14815799                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14815799                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14815799                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14815799                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58442.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58442.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58442.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58442.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58442.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58442.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           22                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           22                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           22                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1242099                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1242099                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1242099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1242099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1242099                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1242099                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56459.045455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56459.045455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56459.045455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56459.045455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56459.045455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56459.045455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 30973                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175901951                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31229                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5632.647571                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.885022                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.114978                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901895                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098105                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9682077                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9682077                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6602336                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6602336                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15951                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15951                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15918                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15918                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16284413                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16284413                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16284413                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16284413                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        63253                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        63253                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          141                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        63394                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         63394                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        63394                       # number of overall misses
system.cpu1.dcache.overall_misses::total        63394                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1791048631                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1791048631                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9974512                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9974512                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1801023143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1801023143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1801023143                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1801023143                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9745330                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9745330                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6602477                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6602477                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15918                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15918                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16347807                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16347807                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16347807                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16347807                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006491                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003878                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003878                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003878                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003878                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28315.631369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28315.631369                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 70741.219858                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70741.219858                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28409.993738                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28409.993738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28409.993738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28409.993738                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        59148                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        59148                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7364                       # number of writebacks
system.cpu1.dcache.writebacks::total             7364                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        32298                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        32298                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        32421                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        32421                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        32421                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        32421                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        30955                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        30955                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        30973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        30973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        30973                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        30973                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    527944987                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    527944987                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1132260                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1132260                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    529077247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    529077247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    529077247                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    529077247                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001895                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001895                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17055.241060                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17055.241060                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 62903.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62903.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17081.885739                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17081.885739                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17081.885739                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17081.885739                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996890                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100828814                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2219412.931452                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996890                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13855400                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13855400                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13855400                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13855400                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13855400                       # number of overall hits
system.cpu2.icache.overall_hits::total       13855400                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1151351                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1151351                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1151351                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1151351                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1151351                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1151351                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13855418                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13855418                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13855418                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13855418                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13855418                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13855418                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 63963.944444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63963.944444                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 63963.944444                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63963.944444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 63963.944444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63963.944444                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       823520                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       823520                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       823520                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       823520                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       823520                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       823520                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 63347.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63347.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 63347.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63347.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 63347.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63347.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 65840                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               192154135                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 66096                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2907.197637                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.107445                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.892555                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.898857                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.101143                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9578934                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9578934                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6339507                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6339507                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20020                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20020                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14990                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14990                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15918441                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15918441                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15918441                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15918441                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       138282                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       138282                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       138282                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        138282                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       138282                       # number of overall misses
system.cpu2.dcache.overall_misses::total       138282                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4480971268                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4480971268                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4480971268                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4480971268                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4480971268                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4480971268                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9717216                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9717216                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6339507                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6339507                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14990                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14990                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16056723                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16056723                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16056723                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16056723                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014231                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014231                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008612                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008612                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008612                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008612                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32404.588218                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32404.588218                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32404.588218                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32404.588218                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32404.588218                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32404.588218                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18127                       # number of writebacks
system.cpu2.dcache.writebacks::total            18127                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        72442                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        72442                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        72442                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        72442                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        72442                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        72442                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        65840                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65840                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        65840                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        65840                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        65840                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        65840                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1284666103                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1284666103                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1284666103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1284666103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1284666103                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1284666103                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004100                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004100                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19511.939596                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19511.939596                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19511.939596                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19511.939596                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19511.939596                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19511.939596                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
