#define HDMIRX_AUDIO_S0_BASE 0x173900
//Page HDMIRX_AUDIO_S0
#define REG_0000_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x00)//0x1739_00h
    #define REG_0000_HDMIRX_AUDIO_S0_REG_HDRX_AUD_TOP_RST Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0000_HDMIRX_AUDIO_S0_REG_HDRX_AFF_CLR Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0000_HDMIRX_AUDIO_S0_REG_HDRX_CRC_RST Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0000_HDMIRX_AUDIO_S0_REG_HDRX_TSG_RST Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0000_HDMIRX_AUDIO_S0_REG_HDRX_SYN_RST Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0000_HDMIRX_AUDIO_S0_REG_HDRX_AFFW_RST Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0000_HDMIRX_AUDIO_S0_REG_HDRX_AFFR_RST Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0000_HDMIRX_AUDIO_S0_REG_HDRX_XTAL_RST Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0000_HDMIRX_AUDIO_S0_REG_WRAP_SYN_RST Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0004_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x02)//0x1739_01h
    #define REG_0004_HDMIRX_AUDIO_S0_REG_AUD_ENG_LAY Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0004_HDMIRX_AUDIO_S0_REG_AUD_LAYOUT Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0004_HDMIRX_AUDIO_S0_REG_AUD_LAYOUT_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0004_HDMIRX_AUDIO_S0_REG_AUD_LAYOUT_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0004_HDMIRX_AUDIO_S0_REG_DSD_MD Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0004_HDMIRX_AUDIO_S0_REG_NON_PCM Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0004_HDMIRX_AUDIO_S0_REG_AUD_SRC_SW_ENB Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0004_HDMIRX_AUDIO_S0_REG_AUD_SRC_SEL_SW Fld(2,0,AC_MSKB0)//[1:0]
#define REG_0008_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x04)//0x1739_02h
    #define REG_0008_HDMIRX_AUDIO_S0_REG_AFF_CFG_NEG_W Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0008_HDMIRX_AUDIO_S0_REG_AFFW_INC_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0008_HDMIRX_AUDIO_S0_REG_CH12_FSTWT_DIS Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0008_HDMIRX_AUDIO_S0_REG_EXT_AFFRST_DIS Fld(1,12,AC_MSKB1)//[12:12]
#define REG_000C_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x06)//0x1739_03h
    #define REG_000C_HDMIRX_AUDIO_S0_REG_CLR_CYC128 Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_000C_HDMIRX_AUDIO_S0_REG_LAYOUT_RD_DIS Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_000C_HDMIRX_AUDIO_S0_REG_FLAT_CHK Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_000C_HDMIRX_AUDIO_S0_REG_AFF_RD_OFST_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_000C_HDMIRX_AUDIO_S0_REG_AFF_OFST_RDY_CFG Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_000C_HDMIRX_AUDIO_S0_REG_AFF_RD_ST_OFST Fld(6,0,AC_MSKB0)//[5:0]
#define REG_0010_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x08)//0x1739_04h
    #define REG_0010_HDMIRX_AUDIO_S0_REG_HDMI_AFF_MUTE_EN Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0014_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x0a)//0x1739_05h
    #define REG_0014_HDMIRX_AUDIO_S0_REG_HDMI_AUD_MUTE_EN Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0018_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x0c)//0x1739_06h
    #define REG_0018_HDMIRX_AUDIO_S0_REG_HDMI_AUD_STATUS_EN Fld(8,0,AC_FULLB0)//[7:0]
#define REG_001C_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x0e)//0x1739_07h
    #define REG_001C_HDMIRX_AUDIO_S0_REG_HDMI_GLOBAL_MUTE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0020_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x10)//0x1739_08h
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_DIFF Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_NCHG Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_A2CH Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_A8CH Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_EN78 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_EN56 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_EN34 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_EN12 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_FLAT Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_UDRUN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_OVRUN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_EMPTY Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0020_HDMIRX_AUDIO_S0_REG_IRQ_FULL Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0024_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x12)//0x1739_09h
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_DIFF_CLR Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_NCHG_CLR Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_A2CH_CLR Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_A8CH_CLR Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_EN78_CLR Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_EN56_CLR Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_EN34_CLR Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_EN12_CLR Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_FLAT_CLR Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_UDRUN_CLR Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_OVRUN_CLR Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_EMPTY_CLR Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0024_HDMIRX_AUDIO_S0_REG_IRQ_FULL_CLR Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0028_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x14)//0x1739_0ah
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_DIFF_FCE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_NCHG_FCE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_A2CH_FCE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_A8CH_FCE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_EN78_FCE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_EN56_FCE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_EN34_FCE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_EN12_FCE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_FLAT_FCE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_UDRUN_FCE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_OVRUN_FCE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_EMPTY_FCE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0028_HDMIRX_AUDIO_S0_REG_IRQ_FULL_FCE Fld(1,0,AC_MSKB0)//[0:0]
#define REG_002C_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x16)//0x1739_0bh
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_DIFF_MSK Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_NCHG_MSK Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_A2CH_MSK Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_A8CH_MSK Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_EN78_MSK Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_EN56_MSK Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_EN34_MSK Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_EN12_MSK Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_FLAT_MSK Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_UDRUN_MSK Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_OVRUN_MSK Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_EMPTY_MSK Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_002C_HDMIRX_AUDIO_S0_REG_IRQ_FULL_MSK Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0100_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x80)//0x1739_40h
    #define REG_0100_HDMIRX_AUDIO_S0_REG_SINE_GEN_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0100_HDMIRX_AUDIO_S0_REG_SINE_GEN_L_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0100_HDMIRX_AUDIO_S0_REG_SINE_GEN_R_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0100_HDMIRX_AUDIO_S0_REG_SINE_GEN_R3_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0100_HDMIRX_AUDIO_S0_REG_SINE_GEN_L3_OVE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0100_HDMIRX_AUDIO_S0_REG_SINE_GEN_R2_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0100_HDMIRX_AUDIO_S0_REG_SINE_GEN_L2_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0100_HDMIRX_AUDIO_S0_REG_SINE_GEN_R1_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0100_HDMIRX_AUDIO_S0_REG_SINE_GEN_L1_OVE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0100_HDMIRX_AUDIO_S0_REG_SINE_GEN_R0_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0100_HDMIRX_AUDIO_S0_REG_SINE_GEN_L0_OVE Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0104_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x82)//0x1739_41h
    #define REG_0104_HDMIRX_AUDIO_S0_REG_SINE_GEN_L_FREQ_SEL Fld(4,12,AC_MSKB1)//[15:12]
    #define REG_0104_HDMIRX_AUDIO_S0_REG_SINE_GEN_R_FREQ_SEL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0104_HDMIRX_AUDIO_S0_REG_SINE_GEN_L_GAIN_SEL Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0104_HDMIRX_AUDIO_S0_REG_SINE_GEN_R_GAIN_SEL Fld(4,0,AC_MSKB0)//[3:0]
#define REG_0110_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x88)//0x1739_44h
    #define REG_0110_HDMIRX_AUDIO_S0_REG_SYNTH_SEL_CTS_REF Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0110_HDMIRX_AUDIO_S0_REG_SYNTH_PH_GAIN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0110_HDMIRX_AUDIO_S0_REG_SYNTH_FREQ_GAIN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0110_HDMIRX_AUDIO_S0_REG_SYNTH_PLL_LOCK_FREQ Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0110_HDMIRX_AUDIO_S0_REG_SYNTH_256FS_EXPANDER Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0110_HDMIRX_AUDIO_S0_REG_SYNTH_PLL_LOCK_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0110_HDMIRX_AUDIO_S0_REG_EN_CTS_N_SYNTH Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0110_HDMIRX_AUDIO_S0_REG_CLR_SYNTH_LOCK Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0110_HDMIRX_AUDIO_S0_REG_SYNTH_NO_INPUT_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0110_HDMIRX_AUDIO_S0_REG_SYNTH_NO_INPUT_LOCK_EN Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0114_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x8a)//0x1739_45h
    #define REG_0114_HDMIRX_AUDIO_S0_REG_CTS_N_SYNTH_FREQ Fld(15,0,AC_MSKW10)//[14:0]
    #define REG_0114_HDMIRX_AUDIO_S0_REG_SYN_NO_IPT_LK Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0118_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x8c)//0x1739_46h
    #define REG_0118_HDMIRX_AUDIO_S0_REG_SYNTH_PLL_LOCK_EN Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0118_HDMIRX_AUDIO_S0_REG_LD_SYN_NF_VAL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_011C_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x8e)//0x1739_47h
    #define REG_011C_HDMIRX_AUDIO_S0_REG_SYN_NF_VAL_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x90)//0x1739_48h
    #define REG_0120_HDMIRX_AUDIO_S0_REG_SYN_NF_VAL_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0124_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x92)//0x1739_49h
    #define REG_0124_HDMIRX_AUDIO_S0_REG_N_CODE_REF_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x94)//0x1739_4ah
    #define REG_0128_HDMIRX_AUDIO_S0_REG_N_CODE_REF_OV_1 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0128_HDMIRX_AUDIO_S0_REG_N_CODE_USE_0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_012C_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x96)//0x1739_4bh
    #define REG_012C_HDMIRX_AUDIO_S0_REG_N_CODE_USE_1 Fld(12,0,AC_MSKW10)//[11:0]
    #define REG_012C_HDMIRX_AUDIO_S0_REG_IIR_FS_USAGE Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_012C_HDMIRX_AUDIO_S0_REG_N_CODE_REF_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_012C_HDMIRX_AUDIO_S0_REG_SW_TRG_N_CODE_LD Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_012C_HDMIRX_AUDIO_S0_REG_N_CODE_REF_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0130_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x98)//0x1739_4ch
    #define REG_0130_HDMIRX_AUDIO_S0_REG_IIR_FS_NF_RPT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0134_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x9a)//0x1739_4dh
    #define REG_0134_HDMIRX_AUDIO_S0_REG_IIR_FS_NF_RPT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0138_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x9c)//0x1739_4eh
    #define REG_0138_HDMIRX_AUDIO_S0_REG_IIR_FS_FREE_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_013C_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0x9e)//0x1739_4fh
    #define REG_013C_HDMIRX_AUDIO_S0_REG_IIR_FS_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_013C_HDMIRX_AUDIO_S0_REG_IIR_FS_FCE_LK Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_013C_HDMIRX_AUDIO_S0_REG_IIR_FS_BW Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_013C_HDMIRX_AUDIO_S0_REG_IIR_256FS_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_013C_HDMIRX_AUDIO_S0_REG_IIR_FS_NO_IPT Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_013C_HDMIRX_AUDIO_S0_REG_IIR_FS_RATE Fld(2,0,AC_MSKB0)//[1:0]
#define REG_0180_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0xc0)//0x1739_60h
    #define REG_0180_HDMIRX_AUDIO_S0_REG_AV_TS_LATCH_PULSE_GEN Fld(5,11,AC_MSKB1)//[15:11]
    #define REG_0180_HDMIRX_AUDIO_S0_REG_AUD_CRC_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0180_HDMIRX_AUDIO_S0_REG_AUD_CRC_RPT_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0180_HDMIRX_AUDIO_S0_REG_AUD_CRC_BS_VLD Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0184_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0xc2)//0x1739_61h
    #define REG_0184_HDMIRX_AUDIO_S0_REG_AUD_CRC_RPT_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0xc4)//0x1739_62h
    #define REG_0188_HDMIRX_AUDIO_S0_REG_AUD_CRC_RPT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_018C_HDMIRX_AUDIO_S0 (HDMIRX_AUDIO_S0_BASE +0xc6)//0x1739_63h
    #define REG_018C_HDMIRX_AUDIO_S0_REG_AUD_CRC_RPT_0 Fld(16,0,AC_FULLW10)//[15:0]

