{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd " "Source file: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817304679 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd " "Source file: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817304679 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd " "Source file: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817304679 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "RETRO_EP4_top.vhd " "Source file: RETRO_EP4_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817304679 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1563817304679 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd " "Source file: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817304896 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd " "Source file: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817304896 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd " "Source file: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817304896 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "RETRO_EP4_top.vhd " "Source file: RETRO_EP4_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817304896 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1563817304896 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd " "Source file: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817305126 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd " "Source file: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817305126 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd " "Source file: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817305126 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "RETRO_EP4_top.vhd " "Source file: RETRO_EP4_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563817305126 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1563817305126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563817306012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563817306028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 13:41:45 2019 " "Processing started: Mon Jul 22 13:41:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563817306028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817306028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020 " "Command: quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817306028 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1563817306930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020_top-struct " "Found design unit 1: R32V2020_top-struct" {  } { { "../../Components/R32V2020/R32V2020_top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320066 ""} { "Info" "ISGN_ENTITY_NAME" "1 R32V2020_top " "Found entity 1: R32V2020_top" {  } { { "../../Components/R32V2020/R32V2020_top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_top.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/spi/reverse-u16/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/spi/reverse-u16/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-rtl " "Found design unit 1: spi-rtl" {  } { { "../../Components/SPI/ReVerSE-U16/spi.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/SPI/ReVerSE-U16/spi.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320076 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../../Components/SPI/ReVerSE-U16/spi.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/SPI/ReVerSE-U16/spi.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/i2c/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/i2c/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-rtc_arch " "Found design unit 1: i2c-rtc_arch" {  } { { "../../Components/I2C/i2c.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/I2C/i2c.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320076 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../../Components/I2C/i2c.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/I2C/i2c.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard_to_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "../../Components/PS2KB/ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320076 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "../../Components/PS2KB/ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320076 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "../../Components/PS2KB/ps2_keyboard.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "../../Components/PS2KB/debounce.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320091 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../Components/PS2KB/debounce.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020_Pkg " "Found design unit 1: R32V2020_Pkg" {  } { { "../../Components/R32V2020/R32V2020_Pkg.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_Pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "../../Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320091 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "../../Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "../../Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320108 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "../../Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320108 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320108 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320108 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320124 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/debounce/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/debounce/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "../../Components/Debounce/Debounce.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320124 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../../Components/Debounce/Debounce.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/seven_seg_8_digit/loadable_7s8d_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/seven_seg_8_digit/loadable_7s8d_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Loadable_7S8D_LED-Behavioral " "Found design unit 1: Loadable_7S8D_LED-Behavioral" {  } { { "../../Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320124 ""} { "Info" "ISGN_ENTITY_NAME" "1 Loadable_7S8D_LED " "Found entity 1: Loadable_7S8D_LED" {  } { { "../../Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-struct " "Found design unit 1: RegisterFile-struct" {  } { { "../../Components/R32V2020/RegisterFile.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320139 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../Components/R32V2020/RegisterFile.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020-struct " "Found design unit 1: R32V2020-struct" {  } { { "../../Components/R32V2020/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320139 ""} { "Info" "ISGN_ENTITY_NAME" "1 R32V2020 " "Found entity 1: R32V2020" {  } { { "../../Components/R32V2020/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/opcodedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/opcodedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCodeDecoder-struct " "Found design unit 1: OpCodeDecoder-struct" {  } { { "../../Components/R32V2020/OpCodeDecoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320139 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCodeDecoder " "Found entity 1: OpCodeDecoder" {  } { { "../../Components/R32V2020/OpCodeDecoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/opcode_cat_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/opcode_cat_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCode_Cat_Decoder-struct " "Found design unit 1: OpCode_Cat_Decoder-struct" {  } { { "../../Components/R32V2020/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320139 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCode_Cat_Decoder " "Found entity 1: OpCode_Cat_Decoder" {  } { { "../../Components/R32V2020/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/onehotstatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/onehotstatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneHotStateMachine-rtl " "Found design unit 1: OneHotStateMachine-rtl" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320155 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneHotStateMachine " "Found entity 1: OneHotStateMachine" {  } { { "../../Components/R32V2020/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/flowcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/flowcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlowControl-description " "Found design unit 1: FlowControl-description" {  } { { "../../Components/R32V2020/FlowControl.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320155 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlowControl " "Found entity 1: FlowControl" {  } { { "../../Components/R32V2020/FlowControl.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/ccrcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/ccrcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CCRControl-description " "Found design unit 1: CCRControl-description" {  } { { "../../Components/R32V2020/CCRControl.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320155 ""} { "Info" "ISGN_ENTITY_NAME" "1 CCRControl " "Found entity 1: CCRControl" {  } { { "../../Components/R32V2020/CCRControl.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/r32v2020/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320171 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Components/R32V2020/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_data-SYN " "Found design unit 1: blockram_data-SYN" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320171 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRam_Data " "Found entity 1: BlockRam_Data" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_8-description " "Found design unit 1: REG_8-description" {  } { { "../../Components/Registers/REG_8.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320176 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_8 " "Found entity 1: REG_8" {  } { { "../../Components/Registers/REG_8.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterLoadable-behv " "Found design unit 1: counterLoadable-behv" {  } { { "../../Components/COUNTER/CounterLoadable.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320176 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterLoadable " "Found entity 1: counterLoadable" {  } { { "../../Components/COUNTER/CounterLoadable.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT_32-description " "Found design unit 1: COUNT_32-description" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320176 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT_32 " "Found entity 1: COUNT_32" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behv " "Found design unit 1: counter-behv" {  } { { "../../Components/COUNTER/Counter.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320191 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../Components/COUNTER/Counter.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_16x32-sim " "Found design unit 1: MUX_16x32-sim" {  } { { "../../Components/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320191 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_16x32 " "Found entity 1: MUX_16x32" {  } { { "../../Components/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_LD_At_Reset-description " "Found design unit 1: REG_32_LD_At_Reset-description" {  } { { "../../Components/Registers/REG_32_LD_At_Reset.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320191 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_LD_At_Reset " "Found entity 1: REG_32_LD_At_Reset" {  } { { "../../Components/Registers/REG_32_LD_At_Reset.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_CONSTANT-description " "Found design unit 1: REG_32_CONSTANT-description" {  } { { "../../Components/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320207 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_CONSTANT " "Found entity 1: REG_32_CONSTANT" {  } { { "../../Components/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32-description " "Found design unit 1: REG_32-description" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320207 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32 " "Found entity 1: REG_32" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_1-description " "Found design unit 1: REG_1-description" {  } { { "../../Components/Registers/REG_1.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320207 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_1 " "Found entity 1: REG_1" {  } { { "../../Components/Registers/REG_1.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockrom_instruction-SYN " "Found design unit 1: blockrom_instruction-SYN" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320207 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRom_Instruction " "Found entity 1: BlockRom_Instruction" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_stack-SYN " "Found design unit 1: blockram_stack-SYN" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320223 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRam_Stack " "Found entity 1: BlockRam_Stack" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320223 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_16-description " "Found design unit 1: REG_16-description" {  } { { "../../Components/Registers/REG_16.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320223 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_16 " "Found entity 1: REG_16" {  } { { "../../Components/Registers/REG_16.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_xga/videoclk_xvga_1024x768.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_xga/videoclk_xvga_1024x768.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 videoclk_xvga_1024x768-SYN " "Found design unit 1: videoclk_xvga_1024x768-SYN" {  } { { "../../Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320238 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoClk_XVGA_1024x768 " "Found entity 1: VideoClk_XVGA_1024x768" {  } { { "../../Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/timers/timer_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/timers/timer_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_Unit-struct " "Found design unit 1: Timer_Unit-struct" {  } { { "../../Components/Timers/Timer_Unit.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Timers/Timer_Unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320238 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_Unit " "Found entity 1: Timer_Unit" {  } { { "../../Components/Timers/Timer_Unit.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Timers/Timer_Unit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface-v002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface-v002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PeripheralInterface-struct " "Found design unit 1: PeripheralInterface-struct" {  } { { "../../Components/PeripheralInterface/PeripheralInterface-V002.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320238 ""} { "Info" "ISGN_ENTITY_NAME" "1 PeripheralInterface " "Found entity 1: PeripheralInterface" {  } { { "../../Components/PeripheralInterface/PeripheralInterface-V002.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/ansidisplayvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/terminal/ansidisplayvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANSIDisplayVGA-rtl " "Found design unit 1: ANSIDisplayVGA-rtl" {  } { { "../../Components/TERMINAL/ANSIDisplayVGA.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320238 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANSIDisplayVGA " "Found entity 1: ANSIDisplayVGA" {  } { { "../../Components/TERMINAL/ANSIDisplayVGA.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r32v2020_retro_ep4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r32v2020_retro_ep4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020_RETRO_EP4_top-struct " "Found design unit 1: R32V2020_RETRO_EP4_top-struct" {  } { { "R32V2020_RETRO_EP4_top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/R32V2020_RETRO_EP4_top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320254 ""} { "Info" "ISGN_ENTITY_NAME" "1 R32V2020_RETRO_EP4_top " "Found entity 1: R32V2020_RETRO_EP4_top" {  } { { "R32V2020_RETRO_EP4_top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/R32V2020_RETRO_EP4_top.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563817320254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320254 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "o_rts R32V2020_RETRO_EP4_top.vhd(48) " "VHDL Association List error at R32V2020_RETRO_EP4_top.vhd(48): formal \"o_rts\" does not exist" {  } { { "R32V2020_RETRO_EP4_top.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/R32V2020_RETRO_EP4_top.vhd" 48 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1563817320276 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563817320474 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 22 13:42:00 2019 " "Processing ended: Mon Jul 22 13:42:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563817320474 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563817320474 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563817320474 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817320474 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1563817321085 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563817321085 ""}
