#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 21 08:54:03 2020
# Process ID: 21724
# Current directory: E:/1PD/FPGA/My/WaveWidthPhase2 - constrain
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15224 E:\1PD\FPGA\My\WaveWidthPhase2 - constrain\PLToPS1.xpr
# Log file: E:/1PD/FPGA/My/WaveWidthPhase2 - constrain/vivado.log
# Journal file: E:/1PD/FPGA/My/WaveWidthPhase2 - constrain\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/1PD/FPGA/My/WaveWidthPhase2 - constrain/PLToPS1.xpr}
open_run synth_1 -name synth_1
update_compile_order -fileset sources_1
create_generated_clock -name clk_100 -source [get_pins example_top/CLK_WIZ_DDR/clk_in1] -multiply_by 1 -add -master_clock [get_clocks  "*clk_100m*"] [get_pins example_top/CLK_WIZ_DDR/clk_out1]
save_constraints
