Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.
INFO: [HLS 200-10] Running 'C:/Xilinx/2023.2/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'TRETEC' on host 'desktop-fh4mgcp' (Windows NT_amd64 version 6.2) on Thu Jan 16 14:32:20 +0100 2025
INFO: [HLS 200-10] In directory 'C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/export.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/export.tcl
INFO: [HLS 200-1510] Running: open_project CNN_lenet5 
INFO: [HLS 200-10] Opening project 'C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5'.
INFO: [HLS 200-1510] Running: set_top calculateLayer4 
INFO: [HLS 200-1510] Running: add_files calculateLayer2.h 
INFO: [HLS 200-10] Adding design file 'calculateLayer2.h' to the project
INFO: [HLS 200-1510] Running: add_files calculateLayer3.cpp 
INFO: [HLS 200-10] Adding design file 'calculateLayer3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files calculateLayer3.h 
INFO: [HLS 200-10] Adding design file 'calculateLayer3.h' to the project
INFO: [HLS 200-1510] Running: add_files calculateLayer4.cpp 
INFO: [HLS 200-10] Adding design file 'calculateLayer4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files calculateLayer4.h 
INFO: [HLS 200-10] Adding design file 'calculateLayer4.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb calculateLayer4_tb.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'calculateLayer4_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb input_data.h -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'input_data.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution5 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Commande ECHO d‚sactiv‚e.
Commande ECHO d‚sactiv‚e.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/impl/ip'
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 463.543 ; gain = 184.816
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2023.2/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'calculateLayer4_dadd_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 484.430 ; gain = 20.887
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'calculateLayer4_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'calculateLayer4_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'calculateLayer4_dcmp_64ns_64ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 495.219 ; gain = 0.047
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'calculateLayer4_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'calculateLayer4_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'calculateLayer4_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 500.145 ; gain = 4.926
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'calculateLayer4_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'calculateLayer4_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'calculateLayer4_dmul_64ns_64ns_64_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 506.086 ; gain = 5.941
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'calculateLayer4_dmul_64ns_64ns_64_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'calculateLayer4_dmul_64ns_64ns_64_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'calculateLayer4_dmul_64ns_64ns_64_4_max_dsp_1_x_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 511.094 ; gain = 5.008
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'calculateLayer4_dmul_64ns_64ns_64_4_max_dsp_1_x_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'calculateLayer4_dmul_64ns_64ns_64_4_max_dsp_1_x_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'calculateLayer4_dsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 516.953 ; gain = 5.859
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'calculateLayer4_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'calculateLayer4_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'calculateLayer4_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 522.914 ; gain = 5.961
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'calculateLayer4_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'calculateLayer4_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'calculateLayer4_fmul_32ns_32ns_32_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 528.891 ; gain = 5.977
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'calculateLayer4_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'calculateLayer4_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'calculateLayer4_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 534.879 ; gain = 5.988
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'calculateLayer4_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'calculateLayer4_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'calculateLayer4_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 540.883 ; gain = 6.004
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'calculateLayer4_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'calculateLayer4_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2023.2/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 14:34:22 2025...
INFO: [HLS 200-802] Generated output file CNN_lenet5/solution5/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 120.164 seconds; current allocated memory: 8.102 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 124.047 seconds; peak allocated memory: 129.836 MB.
