$date
  Sat Feb 22 23:24:23 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module sub_gate_testbench $end
$var reg 1 ! a_sub_input $end
$var reg 1 " b_sub_input $end
$var reg 1 # sub_borrow_in $end
$var reg 1 $ y_sub_output $end
$var reg 1 % sub_borrow_out $end
$scope module instancia_sub_gate $end
$var reg 1 & a_sub_input $end
$var reg 1 ' b_sub_input $end
$var reg 1 ( sub_borrow_in $end
$var reg 1 ) y_sub_output $end
$var reg 1 * sub_borrow_out $end
$var reg 1 + b_inverted $end
$var reg 1 , temp_carry $end
$scope module instancia_inv_gate $end
$var reg 1 - a_inv_input $end
$var reg 1 . y_inv_output $end
$upscope $end
$scope module instancia_add_gate $end
$var reg 1 / a_add_input $end
$var reg 1 0 b_add_input $end
$var reg 1 1 add_carry_in $end
$var reg 1 2 y_add_output $end
$var reg 1 3 add_carry_out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
1$
0%
1&
0'
1(
1)
0*
1+
1,
0-
1.
1/
10
11
12
13
#10000000
0!
1"
1$
1%
0&
1'
1)
1*
0+
0,
1-
0.
0/
00
12
03
#20000000
1!
0$
0%
1&
0)
0*
1,
1/
02
13
#30000000
0!
0"
0$
0%
0&
0'
0)
0*
1+
1,
0-
1.
0/
10
02
13
#40000000
1!
0#
1&
0(
1/
01
#50000000
1"
1$
1%
1'
1)
1*
0+
0,
1-
0.
00
12
03
#60000000
