<html><body><samp><pre>
<!@TC:1667655511>
# Sat Nov 05 15:38:30 2022

<a name=mapperReport260></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1667655511> | No constraint file specified. 
@L: C:\Users\kolel\OneDrive\Lattice FPGA\Seven_With_Switches\Seven_With_Switches_Implmnt\Seven_With_Switches_scck.rpt 
Printing clock  summary report in "C:\Users\kolel\OneDrive\Lattice FPGA\Seven_With_Switches\Seven_With_Switches_Implmnt\Seven_With_Switches_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1667655511> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1667655511> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kolel\onedrive\lattice fpga\seven_with_switches\main.v:81:1:81:7:@N:MO111:@XP_MSG">main.v(81)</a><!@TM:1667655511> | Tristate driver leds_1 (in view: work.sevent_Segment(verilog)) on net leds[7] (in view: work.sevent_Segment(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist sevent_Segment

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



<a name=mapperReport261></a>Clock Summary</a>
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kolel\onedrive\lattice fpga\seven_with_switches\main.v:81:1:81:7:@N:MO111:@XP_MSG">main.v(81)</a><!@TM:1667655511> | Tristate driver leds_1 (in view: work.sevent_Segment(verilog)) on net leds[7] (in view: work.sevent_Segment(verilog)) has its enable tied to GND.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1667655511> | Writing default property annotation file C:\Users\kolel\OneDrive\Lattice FPGA\Seven_With_Switches\Seven_With_Switches_Implmnt\Seven_With_Switches.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 05 15:38:31 2022

###########################################################]

</pre></samp></body></html>
