INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/arcanum/cs21-lab-exercises/lab_exer_10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/arcanum/cs21-lab-exercises/lab_exer_10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/cutout.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cutout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/arcanum/cs21-lab-exercises/lab_exer_10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/arcanum/cs21-lab-exercises/lab_exer_10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/arcanum/cs21-lab-exercises/lab_exer_10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/arcanum/cs21-lab-exercises/lab_exer_10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/cutout_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cutout_testbench
