

================================================================
== Vivado HLS Report for 'subsequence_search'
================================================================
* Date:           Wed Aug 11 12:19:23 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        squiggle_search_accelerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  36324256|  36324256| 0.363 sec | 0.363 sec |  36324256|  36324256|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- sdtw_col_0_label   |       747|       747|         3|          -|          -|    249|    no    |
        |- sdtw_col_j_label   |  36323504|  36323504|       749|          -|          -|  48496|    no    |
        | + sdtw_row_i_label  |       744|       744|         3|          -|          -|    248|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 14 
12 --> 13 
13 --> 11 
14 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y_addr = getelementptr [48497 x i32]* %y, i64 0, i64 0" [src/squiggle_search.cpp:17]   --->   Operation 15 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [250 x i32]* %x, i64 0, i64 0" [src/squiggle_search.cpp:17]   --->   Operation 16 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cost_x = alloca [250 x i32], align 16" [src/squiggle_search.cpp:19]   --->   Operation 17 'alloca' 'cost_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%x_load = load i32* %x_addr, align 4" [src/squiggle_search.cpp:24]   --->   Operation 18 'load' 'x_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%y_load = load i32* %y_addr, align 4" [src/squiggle_search.cpp:24]   --->   Operation 19 'load' 'y_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%x_load = load i32* %x_addr, align 4" [src/squiggle_search.cpp:24]   --->   Operation 20 'load' 'x_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%y_load = load i32* %y_addr, align 4" [src/squiggle_search.cpp:24]   --->   Operation 21 'load' 'y_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%sub_ln24 = sub nsw i32 %x_load, %y_load" [src/squiggle_search.cpp:24]   --->   Operation 22 'sub' 'sub_ln24' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_dist), !map !13"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_end_position), !map !19"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([250 x i32]* %x), !map !23"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([48497 x i32]* %y), !map !29"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @subsequence_search_s) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.55ns)   --->   "%neg = sub i32 0, %sub_ln24" [src/squiggle_search.cpp:24]   --->   Operation 28 'sub' 'neg' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.47ns)   --->   "%abscond = icmp sgt i32 %sub_ln24, 0" [src/squiggle_search.cpp:24]   --->   Operation 29 'icmp' 'abscond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.69ns)   --->   "%abs = select i1 %abscond, i32 %sub_ln24, i32 %neg" [src/squiggle_search.cpp:24]   --->   Operation 30 'select' 'abs' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%cost_x_addr = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 0" [src/squiggle_search.cpp:24]   --->   Operation 31 'getelementptr' 'cost_x_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.25ns)   --->   "store i32 %abs, i32* %cost_x_addr, align 16" [src/squiggle_search.cpp:24]   --->   Operation 32 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %1" [src/squiggle_search.cpp:25]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%r_0 = phi i8 [ 1, %0 ], [ %r, %2 ]"   --->   Operation 34 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.55ns)   --->   "%icmp_ln25 = icmp eq i8 %r_0, -6" [src/squiggle_search.cpp:25]   --->   Operation 35 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 249, i64 249, i64 249)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %3, label %2" [src/squiggle_search.cpp:25]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %r_0 to i64" [src/squiggle_search.cpp:26]   --->   Operation 38 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr [250 x i32]* %x, i64 0, i64 %zext_ln26" [src/squiggle_search.cpp:26]   --->   Operation 39 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%x_load_1 = load i32* %x_addr_2, align 4" [src/squiggle_search.cpp:26]   --->   Operation 40 'load' 'x_load_1' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_4 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln26 = add i8 %r_0, -1" [src/squiggle_search.cpp:26]   --->   Operation 41 'add' 'add_ln26' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i8 %add_ln26 to i64" [src/squiggle_search.cpp:26]   --->   Operation 42 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%cost_x_addr_3 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 %zext_ln26_1" [src/squiggle_search.cpp:26]   --->   Operation 43 'getelementptr' 'cost_x_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%cost_x_load_1 = load i32* %cost_x_addr_3, align 4" [src/squiggle_search.cpp:26]   --->   Operation 44 'load' 'cost_x_load_1' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_4 : Operation 45 [1/1] (1.91ns)   --->   "%r = add i8 %r_0, 1" [src/squiggle_search.cpp:25]   --->   Operation 45 'add' 'r' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%cost_x_addr_1 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 249" [src/squiggle_search.cpp:29]   --->   Operation 46 'getelementptr' 'cost_x_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (3.25ns)   --->   "%cost_x_load = load i32* %cost_x_addr_1, align 4" [src/squiggle_search.cpp:29]   --->   Operation 47 'load' 'cost_x_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [250 x i32]* %x, i64 0, i64 249" [src/squiggle_search.cpp:50]   --->   Operation 48 'getelementptr' 'x_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%x_load_2 = load i32* %x_addr_1, align 4" [src/squiggle_search.cpp:50]   --->   Operation 49 'load' 'x_load_2' <Predicate = (icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%x_load_1 = load i32* %x_addr_2, align 4" [src/squiggle_search.cpp:26]   --->   Operation 50 'load' 'x_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_5 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln26 = sub nsw i32 %x_load_1, %y_load" [src/squiggle_search.cpp:26]   --->   Operation 51 'sub' 'sub_ln26' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%cost_x_load_1 = load i32* %cost_x_addr_3, align 4" [src/squiggle_search.cpp:26]   --->   Operation 52 'load' 'cost_x_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>

State 6 <SV = 5> <Delay = 8.35>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind" [src/squiggle_search.cpp:25]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (2.55ns)   --->   "%neg3 = sub i32 0, %sub_ln26" [src/squiggle_search.cpp:26]   --->   Operation 54 'sub' 'neg3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (2.47ns)   --->   "%abscond4 = icmp sgt i32 %sub_ln26, 0" [src/squiggle_search.cpp:26]   --->   Operation 55 'icmp' 'abscond4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_1)   --->   "%abs5 = select i1 %abscond4, i32 %sub_ln26, i32 %neg3" [src/squiggle_search.cpp:26]   --->   Operation 56 'select' 'abs5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln26_1 = add nsw i32 %cost_x_load_1, %abs5" [src/squiggle_search.cpp:26]   --->   Operation 57 'add' 'add_ln26_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%cost_x_addr_4 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 %zext_ln26" [src/squiggle_search.cpp:26]   --->   Operation 58 'getelementptr' 'cost_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (3.25ns)   --->   "store i32 %add_ln26_1, i32* %cost_x_addr_4, align 4" [src/squiggle_search.cpp:26]   --->   Operation 59 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [src/squiggle_search.cpp:25]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 61 [1/2] (3.25ns)   --->   "%cost_x_load = load i32* %cost_x_addr_1, align 4" [src/squiggle_search.cpp:29]   --->   Operation 61 'load' 'cost_x_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%cost_x_addr_2 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 1" [src/squiggle_search.cpp:35]   --->   Operation 62 'getelementptr' 'cost_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/2] (3.25ns)   --->   "%x_load_2 = load i32* %x_addr_1, align 4" [src/squiggle_search.cpp:50]   --->   Operation 63 'load' 'x_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_7 : Operation 64 [1/1] (1.76ns)   --->   "br label %4" [src/squiggle_search.cpp:33]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 3.25>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%agg_result_dist_loca = phi i32 [ %cost_x_load, %3 ], [ %select_ln51, %sdtw_col_j_label_end ]" [src/squiggle_search.cpp:29]   --->   Operation 65 'phi' 'agg_result_dist_loca' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%agg_result_end_posit = phi i32 [ 0, %3 ], [ %select_ln51_1, %sdtw_col_j_label_end ]" [src/squiggle_search.cpp:51]   --->   Operation 66 'phi' 'agg_result_end_posit' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%agg_result_dist_load = phi i32 [ %cost_x_load, %3 ], [ %select_ln51_2, %sdtw_col_j_label_end ]" [src/squiggle_search.cpp:29]   --->   Operation 67 'phi' 'agg_result_dist_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%j_0 = phi i16 [ 1, %3 ], [ %j, %sdtw_col_j_label_end ]"   --->   Operation 68 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i16 %j_0 to i32" [src/squiggle_search.cpp:33]   --->   Operation 69 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (2.42ns)   --->   "%icmp_ln33 = icmp eq i16 %j_0, -17039" [src/squiggle_search.cpp:33]   --->   Operation 70 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48496, i64 48496, i64 48496)"   --->   Operation 71 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %7, label %sdtw_col_j_label_begin" [src/squiggle_search.cpp:33]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i16 %j_0 to i64" [src/squiggle_search.cpp:36]   --->   Operation 73 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%y_addr_1 = getelementptr [48497 x i32]* %y, i64 0, i64 %zext_ln36" [src/squiggle_search.cpp:36]   --->   Operation 74 'getelementptr' 'y_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (3.25ns)   --->   "%y_load_1 = load i32* %y_addr_1, align 4" [src/squiggle_search.cpp:36]   --->   Operation 75 'load' 'y_load_1' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %agg_result_dist, i32 %agg_result_dist_loca)" [src/squiggle_search.cpp:29]   --->   Operation 76 'write' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %agg_result_end_position, i32 %agg_result_end_posit)" [src/squiggle_search.cpp:51]   --->   Operation 77 'write' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [src/squiggle_search.cpp:57]   --->   Operation 78 'ret' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 5.80>
ST_9 : Operation 79 [2/2] (3.25ns)   --->   "%top_left = load i32* %cost_x_addr, align 16" [src/squiggle_search.cpp:34]   --->   Operation 79 'load' 'top_left' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_9 : Operation 80 [2/2] (3.25ns)   --->   "%left = load i32* %cost_x_addr_2, align 4" [src/squiggle_search.cpp:35]   --->   Operation 80 'load' 'left' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_9 : Operation 81 [1/2] (3.25ns)   --->   "%y_load_1 = load i32* %y_addr_1, align 4" [src/squiggle_search.cpp:36]   --->   Operation 81 'load' 'y_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_9 : Operation 82 [1/1] (2.55ns)   --->   "%sub_ln36 = sub nsw i32 %x_load, %y_load_1" [src/squiggle_search.cpp:36]   --->   Operation 82 'sub' 'sub_ln36' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 6.50>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind" [src/squiggle_search.cpp:33]   --->   Operation 83 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1)" [src/squiggle_search.cpp:33]   --->   Operation 84 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/2] (3.25ns)   --->   "%top_left = load i32* %cost_x_addr, align 16" [src/squiggle_search.cpp:34]   --->   Operation 85 'load' 'top_left' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_10 : Operation 86 [1/2] (3.25ns)   --->   "%left = load i32* %cost_x_addr_2, align 4" [src/squiggle_search.cpp:35]   --->   Operation 86 'load' 'left' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_10 : Operation 87 [1/1] (2.55ns)   --->   "%neg6 = sub i32 0, %sub_ln36" [src/squiggle_search.cpp:36]   --->   Operation 87 'sub' 'neg6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (2.47ns)   --->   "%abscond7 = icmp sgt i32 %sub_ln36, 0" [src/squiggle_search.cpp:36]   --->   Operation 88 'icmp' 'abscond7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.69ns)   --->   "%top = select i1 %abscond7, i32 %sub_ln36, i32 %neg6" [src/squiggle_search.cpp:36]   --->   Operation 89 'select' 'top' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (3.25ns)   --->   "store i32 %top, i32* %cost_x_addr, align 16" [src/squiggle_search.cpp:39]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_10 : Operation 91 [1/1] (1.76ns)   --->   "br label %5" [src/squiggle_search.cpp:42]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 8> <Delay = 8.19>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%min_1 = phi i32 [ %top_left, %sdtw_col_j_label_begin ], [ %top_left_1, %6 ]"   --->   Operation 92 'phi' 'min_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%top_left_1 = phi i32 [ %left, %sdtw_col_j_label_begin ], [ %left_1, %6 ]"   --->   Operation 93 'phi' 'top_left_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%min = phi i32 [ %top, %sdtw_col_j_label_begin ], [ %top_1, %6 ]"   --->   Operation 94 'phi' 'min' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 1, %sdtw_col_j_label_begin ], [ %i, %6 ]"   --->   Operation 95 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (1.55ns)   --->   "%icmp_ln42 = icmp eq i8 %i_0, -7" [src/squiggle_search.cpp:42]   --->   Operation 96 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 248, i64 248, i64 248)"   --->   Operation 97 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %sdtw_col_j_label_end, label %6" [src/squiggle_search.cpp:42]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %i_0 to i64" [src/squiggle_search.cpp:43]   --->   Operation 99 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr [250 x i32]* %x, i64 0, i64 %zext_ln43" [src/squiggle_search.cpp:43]   --->   Operation 100 'getelementptr' 'x_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 101 [2/2] (3.25ns)   --->   "%x_load_3 = load i32* %x_addr_3, align 4" [src/squiggle_search.cpp:43]   --->   Operation 101 'load' 'x_load_3' <Predicate = (!icmp_ln42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_11 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln7_1 = icmp slt i32 %top_left_1, %min" [src/squiggle_search.cpp:7->src/squiggle_search.cpp:43]   --->   Operation 102 'icmp' 'icmp_ln7_1' <Predicate = (!icmp_ln42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.69ns)   --->   "%select_ln7_1 = select i1 %icmp_ln7_1, i32 %top_left_1, i32 %min" [src/squiggle_search.cpp:7->src/squiggle_search.cpp:43]   --->   Operation 103 'select' 'select_ln7_1' <Predicate = (!icmp_ln42)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [src/squiggle_search.cpp:45]   --->   Operation 104 'add' 'i' <Predicate = (!icmp_ln42)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %i to i64" [src/squiggle_search.cpp:45]   --->   Operation 105 'zext' 'zext_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%cost_x_addr_6 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 %zext_ln45" [src/squiggle_search.cpp:45]   --->   Operation 106 'getelementptr' 'cost_x_addr_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 107 [2/2] (3.25ns)   --->   "%left_1 = load i32* %cost_x_addr_6, align 4" [src/squiggle_search.cpp:45]   --->   Operation 107 'load' 'left_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_11 : Operation 108 [1/1] (2.55ns)   --->   "%sub_ln50 = sub nsw i32 %x_load_2, %y_load_1" [src/squiggle_search.cpp:50]   --->   Operation 108 'sub' 'sub_ln50' <Predicate = (icmp_ln42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (2.55ns)   --->   "%neg12 = sub i32 0, %sub_ln50" [src/squiggle_search.cpp:50]   --->   Operation 109 'sub' 'neg12' <Predicate = (icmp_ln42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (2.47ns)   --->   "%abscond13 = icmp sgt i32 %sub_ln50, 0" [src/squiggle_search.cpp:50]   --->   Operation 110 'icmp' 'abscond13' <Predicate = (icmp_ln42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%abs14 = select i1 %abscond13, i32 %sub_ln50, i32 %neg12" [src/squiggle_search.cpp:50]   --->   Operation 111 'select' 'abs14' <Predicate = (icmp_ln42)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (2.47ns)   --->   "%icmp_ln7 = icmp slt i32 %top_left_1, %min" [src/squiggle_search.cpp:7->src/squiggle_search.cpp:50]   --->   Operation 112 'icmp' 'icmp_ln7' <Predicate = (icmp_ln42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.69ns)   --->   "%select_ln7 = select i1 %icmp_ln7, i32 %top_left_1, i32 %min" [src/squiggle_search.cpp:7->src/squiggle_search.cpp:50]   --->   Operation 113 'select' 'select_ln7' <Predicate = (icmp_ln42)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (2.47ns)   --->   "%icmp_ln11 = icmp sgt i32 %select_ln7, %min_1" [src/squiggle_search.cpp:11->src/squiggle_search.cpp:50]   --->   Operation 114 'icmp' 'icmp_ln11' <Predicate = (icmp_ln42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%min_2 = select i1 %icmp_ln11, i32 %min_1, i32 %select_ln7" [src/squiggle_search.cpp:11->src/squiggle_search.cpp:50]   --->   Operation 115 'select' 'min_2' <Predicate = (icmp_ln42)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln50 = add nsw i32 %abs14, %min_2" [src/squiggle_search.cpp:50]   --->   Operation 116 'add' 'add_ln50' <Predicate = (icmp_ln42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (2.07ns)   --->   "%j = add i16 %j_0, 1" [src/squiggle_search.cpp:33]   --->   Operation 117 'add' 'j' <Predicate = (icmp_ln42)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 5.80>
ST_12 : Operation 118 [1/2] (3.25ns)   --->   "%x_load_3 = load i32* %x_addr_3, align 4" [src/squiggle_search.cpp:43]   --->   Operation 118 'load' 'x_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_12 : Operation 119 [1/1] (2.55ns)   --->   "%sub_ln43 = sub nsw i32 %x_load_3, %y_load_1" [src/squiggle_search.cpp:43]   --->   Operation 119 'sub' 'sub_ln43' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/2] (3.25ns)   --->   "%left_1 = load i32* %cost_x_addr_6, align 4" [src/squiggle_search.cpp:45]   --->   Operation 120 'load' 'left_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>

State 13 <SV = 10> <Delay = 8.35>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [src/squiggle_search.cpp:42]   --->   Operation 121 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (2.55ns)   --->   "%neg9 = sub i32 0, %sub_ln43" [src/squiggle_search.cpp:43]   --->   Operation 122 'sub' 'neg9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (2.47ns)   --->   "%abscond10 = icmp sgt i32 %sub_ln43, 0" [src/squiggle_search.cpp:43]   --->   Operation 123 'icmp' 'abscond10' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node top_1)   --->   "%abs11 = select i1 %abscond10, i32 %sub_ln43, i32 %neg9" [src/squiggle_search.cpp:43]   --->   Operation 124 'select' 'abs11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (2.47ns)   --->   "%icmp_ln11_1 = icmp sgt i32 %select_ln7_1, %min_1" [src/squiggle_search.cpp:11->src/squiggle_search.cpp:43]   --->   Operation 125 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node top_1)   --->   "%min_3 = select i1 %icmp_ln11_1, i32 %min_1, i32 %select_ln7_1" [src/squiggle_search.cpp:11->src/squiggle_search.cpp:43]   --->   Operation 126 'select' 'min_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (2.55ns) (out node of the LUT)   --->   "%top_1 = add nsw i32 %min_3, %abs11" [src/squiggle_search.cpp:43]   --->   Operation 127 'add' 'top_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%cost_x_addr_5 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 %zext_ln43" [src/squiggle_search.cpp:43]   --->   Operation 128 'getelementptr' 'cost_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (3.25ns)   --->   "store i32 %top_1, i32* %cost_x_addr_5, align 4" [src/squiggle_search.cpp:43]   --->   Operation 129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "br label %5" [src/squiggle_search.cpp:42]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 3.25>
ST_14 : Operation 131 [1/1] (3.25ns)   --->   "store i32 %add_ln50, i32* %cost_x_addr_1, align 4" [src/squiggle_search.cpp:50]   --->   Operation 131 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_14 : Operation 132 [1/1] (2.47ns)   --->   "%icmp_ln51 = icmp slt i32 %add_ln50, %agg_result_dist_load" [src/squiggle_search.cpp:51]   --->   Operation 132 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.69ns)   --->   "%select_ln51 = select i1 %icmp_ln51, i32 %add_ln50, i32 %agg_result_dist_loca" [src/squiggle_search.cpp:51]   --->   Operation 133 'select' 'select_ln51' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.69ns)   --->   "%select_ln51_1 = select i1 %icmp_ln51, i32 %zext_ln33, i32 %agg_result_end_posit" [src/squiggle_search.cpp:51]   --->   Operation 134 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.69ns)   --->   "%select_ln51_2 = select i1 %icmp_ln51, i32 %add_ln50, i32 %agg_result_dist_load" [src/squiggle_search.cpp:51]   --->   Operation 135 'select' 'select_ln51_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1, i32 %tmp_2)" [src/squiggle_search.cpp:55]   --->   Operation 136 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "br label %4" [src/squiggle_search.cpp:33]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_addr', src/squiggle_search.cpp:17) [9]  (0 ns)
	'load' operation ('y_load', src/squiggle_search.cpp:24) on array 'y' [14]  (3.25 ns)

 <State 2>: 5.81ns
The critical path consists of the following:
	'load' operation ('x_load', src/squiggle_search.cpp:24) on array 'x' [13]  (3.25 ns)
	'sub' operation ('sub_ln24', src/squiggle_search.cpp:24) [15]  (2.55 ns)

 <State 3>: 6.5ns
The critical path consists of the following:
	'sub' operation ('neg', src/squiggle_search.cpp:24) [16]  (2.55 ns)
	'select' operation ('abs', src/squiggle_search.cpp:24) [18]  (0.698 ns)
	'store' operation ('store_ln24', src/squiggle_search.cpp:24) of variable 'abs', src/squiggle_search.cpp:24 on array 'cost_x', src/squiggle_search.cpp:19 [20]  (3.25 ns)

 <State 4>: 5.17ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', src/squiggle_search.cpp:25) [23]  (0 ns)
	'add' operation ('add_ln26', src/squiggle_search.cpp:26) [36]  (1.92 ns)
	'getelementptr' operation ('cost_x_addr_3', src/squiggle_search.cpp:26) [38]  (0 ns)
	'load' operation ('cost_x_load_1', src/squiggle_search.cpp:26) on array 'cost_x', src/squiggle_search.cpp:19 [39]  (3.25 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'load' operation ('x_load_1', src/squiggle_search.cpp:26) on array 'x' [31]  (3.25 ns)
	'sub' operation ('sub_ln26', src/squiggle_search.cpp:26) [32]  (2.55 ns)

 <State 6>: 8.36ns
The critical path consists of the following:
	'sub' operation ('neg3', src/squiggle_search.cpp:26) [33]  (2.55 ns)
	'select' operation ('abs5', src/squiggle_search.cpp:26) [35]  (0 ns)
	'add' operation ('add_ln26_1', src/squiggle_search.cpp:26) [40]  (2.55 ns)
	'store' operation ('store_ln26', src/squiggle_search.cpp:26) of variable 'add_ln26_1', src/squiggle_search.cpp:26 on array 'cost_x', src/squiggle_search.cpp:19 [42]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('cost_x_load', src/squiggle_search.cpp:29) on array 'cost_x', src/squiggle_search.cpp:19 [47]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/squiggle_search.cpp:33) [56]  (0 ns)
	'getelementptr' operation ('y_addr_1', src/squiggle_search.cpp:36) [67]  (0 ns)
	'load' operation ('y_load_1', src/squiggle_search.cpp:36) on array 'y' [68]  (3.25 ns)

 <State 9>: 5.81ns
The critical path consists of the following:
	'load' operation ('y_load_1', src/squiggle_search.cpp:36) on array 'y' [68]  (3.25 ns)
	'sub' operation ('sub_ln36', src/squiggle_search.cpp:36) [69]  (2.55 ns)

 <State 10>: 6.5ns
The critical path consists of the following:
	'sub' operation ('neg6', src/squiggle_search.cpp:36) [70]  (2.55 ns)
	'select' operation ('top', src/squiggle_search.cpp:36) [72]  (0.698 ns)
	'store' operation ('store_ln39', src/squiggle_search.cpp:39) of variable 'top', src/squiggle_search.cpp:36 on array 'cost_x', src/squiggle_search.cpp:19 [73]  (3.25 ns)

 <State 11>: 8.2ns
The critical path consists of the following:
	'phi' operation ('left') with incoming values : ('left', src/squiggle_search.cpp:35) ('left', src/squiggle_search.cpp:45) [77]  (0 ns)
	'icmp' operation ('icmp_ln7', src/squiggle_search.cpp:7->src/squiggle_search.cpp:50) [109]  (2.47 ns)
	'select' operation ('select_ln7', src/squiggle_search.cpp:7->src/squiggle_search.cpp:50) [110]  (0.698 ns)
	'icmp' operation ('icmp_ln11', src/squiggle_search.cpp:11->src/squiggle_search.cpp:50) [111]  (2.47 ns)
	'select' operation ('min', src/squiggle_search.cpp:11->src/squiggle_search.cpp:50) [112]  (0 ns)
	'add' operation ('add_ln50', src/squiggle_search.cpp:50) [113]  (2.55 ns)

 <State 12>: 5.81ns
The critical path consists of the following:
	'load' operation ('x_load_3', src/squiggle_search.cpp:43) on array 'x' [87]  (3.25 ns)
	'sub' operation ('sub_ln43', src/squiggle_search.cpp:43) [88]  (2.55 ns)

 <State 13>: 8.36ns
The critical path consists of the following:
	'sub' operation ('neg9', src/squiggle_search.cpp:43) [89]  (2.55 ns)
	'select' operation ('abs11', src/squiggle_search.cpp:43) [91]  (0 ns)
	'add' operation ('top', src/squiggle_search.cpp:43) [96]  (2.55 ns)
	'store' operation ('store_ln43', src/squiggle_search.cpp:43) of variable 'top', src/squiggle_search.cpp:43 on array 'cost_x', src/squiggle_search.cpp:19 [98]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln50', src/squiggle_search.cpp:50) of variable 'add_ln50', src/squiggle_search.cpp:50 on array 'cost_x', src/squiggle_search.cpp:19 [114]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
