{
    "CompileProcesses": [
        "cgproc.8336.json"
    ],
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "CLKBUFX2TS": [
            "CLKBUFX2TS",
            "EKMET",
            "module"
        ],
        "RegisterAdd_W1_1": [
            "RegisterAdd_W1_1",
            "pdpxi",
            "module"
        ],
        "OAI22X1TS": [
            "OAI22X1TS",
            "bqZmw",
            "module"
        ],
        "OAI32X1TS": [
            "OAI32X1TS",
            "f3qvy",
            "module"
        ],
        "RegisterAdd_W32_0": [
            "RegisterAdd_W32_0",
            "DQSUp",
            "module"
        ],
        "sgn_result": [
            "sgn_result",
            "M9GPN",
            "module"
        ],
        "Comparator_W31": [
            "Comparator_W31",
            "LFpm5",
            "module"
        ],
        "RegisterAdd_W31_0": [
            "RegisterAdd_W31_0",
            "NWdV9",
            "module"
        ],
        "AOI22X1TS": [
            "AOI22X1TS",
            "qwLJd",
            "module"
        ],
        "udp_dff": [
            "udp_dff",
            "exIG1",
            "udp"
        ],
        "DFFRX2TS": [
            "DFFRX2TS",
            "sKf2y",
            "module"
        ],
        "xor_tri_W32": [
            "xor_tri_W32",
            "vZBze",
            "module"
        ],
        "AOI32X1TS": [
            "AOI32X1TS",
            "bYNep",
            "module"
        ],
        "OAI222X1TS": [
            "OAI222X1TS",
            "DPNuy",
            "module"
        ],
        "MultiplexTxT_W31": [
            "MultiplexTxT_W31",
            "yUbAc",
            "module"
        ],
        "XNOR2X1TS": [
            "XNOR2X1TS",
            "ThfAH",
            "module"
        ],
        "RegisterAdd_W1_0": [
            "RegisterAdd_W1_0",
            "DFhLq",
            "module"
        ],
        "RegisterAdd_W31_1": [
            "RegisterAdd_W31_1",
            "UVEp8",
            "module"
        ],
        "tb_Oper_Start_In": [
            "tb_Oper_Start_In",
            "tW6Qs",
            "module"
        ],
        "INVX2TS": [
            "INVX2TS",
            "vphTK",
            "module"
        ],
        "AND2X2TS": [
            "AND2X2TS",
            "spKVQ",
            "module"
        ],
        "XOR2X1TS": [
            "XOR2X1TS",
            "sxiVF",
            "module"
        ],
        "AOI222XLTS": [
            "AOI222XLTS",
            "fJQL4",
            "module"
        ],
        "OAI2BB2XLTS": [
            "OAI2BB2XLTS",
            "HG8j1",
            "module"
        ]
    },
    "CurCompileUdps": {
        "udp_dff": "objs/udps/exIG1.o"
    },
    "CurCompileModules": [
        "...MASTER...",
        "RegisterAdd_W1_1",
        "Comparator_W31",
        "xor_tri_W32",
        "sgn_result",
        "MultiplexTxT_W31",
        "RegisterAdd_W31_1",
        "RegisterAdd_W32_0",
        "RegisterAdd_W1_0",
        "RegisterAdd_W31_0",
        "tb_Oper_Start_In",
        "INVX2TS",
        "AND2X2TS",
        "AOI22X1TS",
        "AOI222XLTS",
        "AOI32X1TS",
        "OAI22X1TS",
        "OAI222X1TS",
        "OAI32X1TS",
        "OAI2BB2XLTS",
        "XOR2X1TS",
        "XNOR2X1TS",
        "CLKBUFX2TS",
        "DFFRX2TS"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 91019
    },
    "CompileStrategy": "fullobj",
    "stat": {
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0
        },
        "Frontend(%)": 65.405481384970116,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.24196300000000001,
            "ru_nivcsw": 175,
            "ru_stime_sec": 0.076988000000000001,
            "ru_maxrss_kb": 50836,
            "ru_minflt": 13344,
            "ru_nvcsw": 56,
            "ru_majflt": 2
        },
        "nMops": 16689,
        "nQuads": 3509,
        "quadSpeed": 27418.346616658851,
        "totalObjSize": 452560,
        "mopSpeed": 130403.18799812469,
        "outputSizePerQuad": 128.0,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0
        },
        "ru_self_end": {
            "ru_utime_sec": 0.36994300000000002,
            "ru_nivcsw": 239,
            "ru_stime_sec": 0.10198400000000001,
            "ru_maxrss_kb": 61320,
            "ru_minflt": 16457,
            "ru_nvcsw": 58,
            "ru_majflt": 3
        },
        "mop/quad": 4.7560558563693363,
        "CodeGen(%)": 34.594518615029884
    },
    "CompileStatus": "Successful",
    "LVLData": [
        "SIM"
    ],
    "Misc": {
        "default_output_dir": "csrc",
        "daidir": "simv.daidir",
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/INIT_STAGE",
        "csrc": "csrc",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/INIT_STAGE/csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/INIT_STAGE/simv.daidir",
        "archive_dir": "archive.0"
    },
    "PEModules": []
}