#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f828b0 .scope module, "FFD2" "FFD2" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ENABLE";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 2 "D";
    .port_info 4 /OUTPUT 2 "Q";
o0000000000f8eff8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f7de50_0 .net "CLK", 0 0, o0000000000f8eff8;  0 drivers
o0000000000f8f328 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000f7dc70_0 .net "D", 1 0, o0000000000f8f328;  0 drivers
o0000000000f8f058 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f7d770_0 .net "ENABLE", 0 0, o0000000000f8f058;  0 drivers
RS_0000000000f8f358 .resolv tri, L_0000000000fe6350, L_0000000000fe6d50;
v0000000000f7d4f0_0 .net8 "Q", 1 0, RS_0000000000f8f358;  2 drivers
o0000000000f8f0b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f7d590_0 .net "RESET", 0 0, o0000000000f8f0b8;  0 drivers
L_0000000000fe6cb0 .part o0000000000f8f328, 0, 1;
L_0000000000fe6350 .part/pv v0000000000f7d6d0_0, 0, 1, 2;
L_0000000000fe6710 .part o0000000000f8f328, 0, 1;
L_0000000000fe6d50 .part/pv v0000000000f7e030_0, 0, 1, 2;
S_0000000000f873f0 .scope module, "M0" "FFD1" 2 14, 2 1 0, S_0000000000f828b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000f7d8b0_0 .net "CLK", 0 0, o0000000000f8eff8;  alias, 0 drivers
v0000000000f7def0_0 .net "D", 0 0, L_0000000000fe6cb0;  1 drivers
v0000000000f7d3b0_0 .net "ENABLE", 0 0, o0000000000f8f058;  alias, 0 drivers
v0000000000f7d6d0_0 .var "Q", 0 0;
v0000000000f7d310_0 .net "RESET", 0 0, o0000000000f8f0b8;  alias, 0 drivers
E_0000000000f7f4a0 .event posedge, v0000000000f7d310_0, v0000000000f7d8b0_0;
S_0000000000f87580 .scope module, "M1" "FFD1" 2 15, 2 1 0, S_0000000000f828b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000f7d450_0 .net "CLK", 0 0, o0000000000f8eff8;  alias, 0 drivers
v0000000000f7df90_0 .net "D", 0 0, L_0000000000fe6710;  1 drivers
v0000000000f7d810_0 .net "ENABLE", 0 0, o0000000000f8f058;  alias, 0 drivers
v0000000000f7e030_0 .var "Q", 0 0;
v0000000000f7da90_0 .net "RESET", 0 0, o0000000000f8f0b8;  alias, 0 drivers
S_0000000000f7b920 .scope module, "FFD4" "FFD4" 2 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ENABLE";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
o0000000000f8f478 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fe6490_0 .net "CLK", 0 0, o0000000000f8f478;  0 drivers
o0000000000f8fa48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000fe6df0_0 .net "D", 3 0, o0000000000f8fa48;  0 drivers
o0000000000f8f4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fe6170_0 .net "ENABLE", 0 0, o0000000000f8f4d8;  0 drivers
v0000000000fe5130_0 .net "Q", 3 0, L_0000000000fe60d0;  1 drivers
o0000000000f8f538 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000fe5c70_0 .net "RESET", 0 0, o0000000000f8f538;  0 drivers
L_0000000000fe5a90 .part o0000000000f8fa48, 0, 1;
L_0000000000fe6fd0 .part o0000000000f8fa48, 1, 1;
L_0000000000fe51d0 .part o0000000000f8fa48, 2, 1;
L_0000000000fe5b30 .part o0000000000f8fa48, 3, 1;
L_0000000000fe60d0 .concat8 [ 1 1 1 1], v0000000000f7db30_0, v0000000000fe5270_0, v0000000000fe6ad0_0, v0000000000fe6530_0;
S_0000000000f84cf0 .scope module, "B0" "FFD1" 2 22, 2 1 0, S_0000000000f7b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000f7d130_0 .net "CLK", 0 0, o0000000000f8f478;  alias, 0 drivers
v0000000000f7d950_0 .net "D", 0 0, L_0000000000fe5a90;  1 drivers
v0000000000f7d9f0_0 .net "ENABLE", 0 0, o0000000000f8f4d8;  alias, 0 drivers
v0000000000f7db30_0 .var "Q", 0 0;
v0000000000f7dbd0_0 .net "RESET", 0 0, o0000000000f8f538;  alias, 0 drivers
E_0000000000f7f460 .event posedge, v0000000000f7dbd0_0, v0000000000f7d130_0;
S_0000000000f84e80 .scope module, "B1" "FFD1" 2 23, 2 1 0, S_0000000000f7b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000f7dd10_0 .net "CLK", 0 0, o0000000000f8f478;  alias, 0 drivers
v0000000000fe58b0_0 .net "D", 0 0, L_0000000000fe6fd0;  1 drivers
v0000000000fe5d10_0 .net "ENABLE", 0 0, o0000000000f8f4d8;  alias, 0 drivers
v0000000000fe5270_0 .var "Q", 0 0;
v0000000000fe67b0_0 .net "RESET", 0 0, o0000000000f8f538;  alias, 0 drivers
S_00000000010fcf20 .scope module, "B2" "FFD1" 2 24, 2 1 0, S_0000000000f7b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000fe6850_0 .net "CLK", 0 0, o0000000000f8f478;  alias, 0 drivers
v0000000000fe68f0_0 .net "D", 0 0, L_0000000000fe51d0;  1 drivers
v0000000000fe6e90_0 .net "ENABLE", 0 0, o0000000000f8f4d8;  alias, 0 drivers
v0000000000fe6ad0_0 .var "Q", 0 0;
v0000000000fe5bd0_0 .net "RESET", 0 0, o0000000000f8f538;  alias, 0 drivers
S_00000000010fd0b0 .scope module, "B3" "FFD1" 2 25, 2 1 0, S_0000000000f7b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000fe6990_0 .net "CLK", 0 0, o0000000000f8f478;  alias, 0 drivers
v0000000000fe59f0_0 .net "D", 0 0, L_0000000000fe5b30;  1 drivers
v0000000000fe6b70_0 .net "ENABLE", 0 0, o0000000000f8f4d8;  alias, 0 drivers
v0000000000fe6530_0 .var "Q", 0 0;
v0000000000fe6c10_0 .net "RESET", 0 0, o0000000000f8f538;  alias, 0 drivers
S_0000000000f82d20 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v0000000000fe5450_0 .var "CLK", 0 0;
v0000000000fe5810_0 .var "D", 0 0;
v0000000000fe62b0_0 .net "Q", 0 0, v0000000000fe6a30_0;  1 drivers
v0000000000fe5630_0 .var "RESET", 0 0;
v0000000000fe6f30_0 .var "enable", 0 0;
S_0000000000f52550 .scope module, "M1" "FFD1" 3 8, 2 1 0, S_0000000000f82d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000fe5950_0 .net "CLK", 0 0, v0000000000fe5450_0;  1 drivers
v0000000000fe6210_0 .net "D", 0 0, v0000000000fe5810_0;  1 drivers
v0000000000fe5310_0 .net "ENABLE", 0 0, v0000000000fe6f30_0;  1 drivers
v0000000000fe6a30_0 .var "Q", 0 0;
v0000000000fe53b0_0 .net "RESET", 0 0, v0000000000fe5630_0;  1 drivers
E_0000000000f7f520 .event posedge, v0000000000fe53b0_0, v0000000000fe5950_0;
    .scope S_0000000000f873f0;
T_0 ;
    %wait E_0000000000f7f4a0;
    %load/vec4 v0000000000f7d310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f7d6d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f7d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000000f7def0_0;
    %assign/vec4 v0000000000f7d6d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f87580;
T_1 ;
    %wait E_0000000000f7f4a0;
    %load/vec4 v0000000000f7da90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f7e030_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000f7d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000000f7df90_0;
    %assign/vec4 v0000000000f7e030_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f84cf0;
T_2 ;
    %wait E_0000000000f7f460;
    %load/vec4 v0000000000f7dbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f7db30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000f7d9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000000000f7d950_0;
    %assign/vec4 v0000000000f7db30_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f84e80;
T_3 ;
    %wait E_0000000000f7f460;
    %load/vec4 v0000000000fe67b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe5270_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000fe5d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000000fe58b0_0;
    %assign/vec4 v0000000000fe5270_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010fcf20;
T_4 ;
    %wait E_0000000000f7f460;
    %load/vec4 v0000000000fe5bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe6ad0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000fe6e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000fe68f0_0;
    %assign/vec4 v0000000000fe6ad0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000010fd0b0;
T_5 ;
    %wait E_0000000000f7f460;
    %load/vec4 v0000000000fe6c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe6530_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000fe6b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000000fe59f0_0;
    %assign/vec4 v0000000000fe6530_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000f52550;
T_6 ;
    %wait E_0000000000f7f520;
    %load/vec4 v0000000000fe53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe6a30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000fe5310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000000fe6210_0;
    %assign/vec4 v0000000000fe6a30_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000f82d20;
T_7 ;
    %vpi_call 3 12 "$display", "enable D | Q" {0 0 0};
    %vpi_call 3 13 "$monitor", "%b %b | %b", v0000000000fe6f30_0, v0000000000fe5810_0, v0000000000fe62b0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000000000f82d20;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe5450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe5630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe6f30_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe5630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe6f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe5810_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe5630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe6f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe5810_0, 0, 1;
    %delay 18, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe5630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe6f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe5810_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe5630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe6f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe5810_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000000000f82d20;
T_9 ;
    %delay 500, 0;
    %vpi_call 3 26 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000000f82d20;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0000000000fe5450_0;
    %inv;
    %store/vec4 v0000000000fe5450_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000f82d20;
T_11 ;
    %vpi_call 3 33 "$dumpfile", "FFD_timing.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f82d20 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./FFD.v";
    "FFD_testbench.v";
