
Waveshare_LCD_U575.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d218  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e39  0800d450  0800d450  0000e450  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801028c  0801028c  0001128c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010294  08010294  00011294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010298  08010298  00011298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000200  20000000  0801029c  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003a4  20000200  0801049c  00012200  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200005a4  0801049c  000125a4  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00012200  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023f36  00000000  00000000  00012236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000046c3  00000000  00000000  0003616c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001cc0  00000000  00000000  0003a830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000163a  00000000  00000000  0003c4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00006b08  00000000  00000000  0003db2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027b19  00000000  00000000  00044632  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015170e  00000000  00000000  0006c14b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001bd859  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008a78  00000000  00000000  001bd89c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000072  00000000  00000000  001c6314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000200 	.word	0x20000200
 8000254:	00000000 	.word	0x00000000
 8000258:	0800d438 	.word	0x0800d438

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000204 	.word	0x20000204
 8000274:	0800d438 	.word	0x0800d438

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2f>:
 8000bb0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb8:	bf24      	itt	cs
 8000bba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bbe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bc2:	d90d      	bls.n	8000be0 <__aeabi_d2f+0x30>
 8000bc4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bcc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd8:	bf08      	it	eq
 8000bda:	f020 0001 	biceq.w	r0, r0, #1
 8000bde:	4770      	bx	lr
 8000be0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be4:	d121      	bne.n	8000c2a <__aeabi_d2f+0x7a>
 8000be6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bea:	bfbc      	itt	lt
 8000bec:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf0:	4770      	bxlt	lr
 8000bf2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bfa:	f1c2 0218 	rsb	r2, r2, #24
 8000bfe:	f1c2 0c20 	rsb	ip, r2, #32
 8000c02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c06:	fa20 f002 	lsr.w	r0, r0, r2
 8000c0a:	bf18      	it	ne
 8000c0c:	f040 0001 	orrne.w	r0, r0, #1
 8000c10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c1c:	ea40 000c 	orr.w	r0, r0, ip
 8000c20:	fa23 f302 	lsr.w	r3, r3, r2
 8000c24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c28:	e7cc      	b.n	8000bc4 <__aeabi_d2f+0x14>
 8000c2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2e:	d107      	bne.n	8000c40 <__aeabi_d2f+0x90>
 8000c30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c34:	bf1e      	ittt	ne
 8000c36:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c3a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3e:	4770      	bxne	lr
 8000c40:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c44:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c48:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <__aeabi_uldivmod>:
 8000c50:	b953      	cbnz	r3, 8000c68 <__aeabi_uldivmod+0x18>
 8000c52:	b94a      	cbnz	r2, 8000c68 <__aeabi_uldivmod+0x18>
 8000c54:	2900      	cmp	r1, #0
 8000c56:	bf08      	it	eq
 8000c58:	2800      	cmpeq	r0, #0
 8000c5a:	bf1c      	itt	ne
 8000c5c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c60:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c64:	f000 b9b0 	b.w	8000fc8 <__aeabi_idiv0>
 8000c68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c70:	f000 f806 	bl	8000c80 <__udivmoddi4>
 8000c74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7c:	b004      	add	sp, #16
 8000c7e:	4770      	bx	lr

08000c80 <__udivmoddi4>:
 8000c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c84:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c86:	4688      	mov	r8, r1
 8000c88:	4604      	mov	r4, r0
 8000c8a:	468e      	mov	lr, r1
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d14a      	bne.n	8000d26 <__udivmoddi4+0xa6>
 8000c90:	428a      	cmp	r2, r1
 8000c92:	4617      	mov	r7, r2
 8000c94:	d95f      	bls.n	8000d56 <__udivmoddi4+0xd6>
 8000c96:	fab2 f682 	clz	r6, r2
 8000c9a:	b14e      	cbz	r6, 8000cb0 <__udivmoddi4+0x30>
 8000c9c:	f1c6 0320 	rsb	r3, r6, #32
 8000ca0:	fa01 fe06 	lsl.w	lr, r1, r6
 8000ca4:	40b7      	lsls	r7, r6
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cac:	ea43 0e0e 	orr.w	lr, r3, lr
 8000cb0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cb4:	fa1f fc87 	uxth.w	ip, r7
 8000cb8:	0c23      	lsrs	r3, r4, #16
 8000cba:	fbbe f1f8 	udiv	r1, lr, r8
 8000cbe:	fb08 ee11 	mls	lr, r8, r1, lr
 8000cc2:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d907      	bls.n	8000cde <__udivmoddi4+0x5e>
 8000cce:	18fb      	adds	r3, r7, r3
 8000cd0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000cd4:	d202      	bcs.n	8000cdc <__udivmoddi4+0x5c>
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	f200 8154 	bhi.w	8000f84 <__udivmoddi4+0x304>
 8000cdc:	4601      	mov	r1, r0
 8000cde:	1a9b      	subs	r3, r3, r2
 8000ce0:	b2a2      	uxth	r2, r4
 8000ce2:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce6:	fb08 3310 	mls	r3, r8, r0, r3
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000cf2:	4594      	cmp	ip, r2
 8000cf4:	d90b      	bls.n	8000d0e <__udivmoddi4+0x8e>
 8000cf6:	18ba      	adds	r2, r7, r2
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000cfc:	bf2c      	ite	cs
 8000cfe:	2401      	movcs	r4, #1
 8000d00:	2400      	movcc	r4, #0
 8000d02:	4594      	cmp	ip, r2
 8000d04:	d902      	bls.n	8000d0c <__udivmoddi4+0x8c>
 8000d06:	2c00      	cmp	r4, #0
 8000d08:	f000 813f 	beq.w	8000f8a <__udivmoddi4+0x30a>
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d12:	eba2 020c 	sub.w	r2, r2, ip
 8000d16:	2100      	movs	r1, #0
 8000d18:	b11d      	cbz	r5, 8000d22 <__udivmoddi4+0xa2>
 8000d1a:	40f2      	lsrs	r2, r6
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	e9c5 2300 	strd	r2, r3, [r5]
 8000d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d26:	428b      	cmp	r3, r1
 8000d28:	d905      	bls.n	8000d36 <__udivmoddi4+0xb6>
 8000d2a:	b10d      	cbz	r5, 8000d30 <__udivmoddi4+0xb0>
 8000d2c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d30:	2100      	movs	r1, #0
 8000d32:	4608      	mov	r0, r1
 8000d34:	e7f5      	b.n	8000d22 <__udivmoddi4+0xa2>
 8000d36:	fab3 f183 	clz	r1, r3
 8000d3a:	2900      	cmp	r1, #0
 8000d3c:	d14e      	bne.n	8000ddc <__udivmoddi4+0x15c>
 8000d3e:	4543      	cmp	r3, r8
 8000d40:	f0c0 8112 	bcc.w	8000f68 <__udivmoddi4+0x2e8>
 8000d44:	4282      	cmp	r2, r0
 8000d46:	f240 810f 	bls.w	8000f68 <__udivmoddi4+0x2e8>
 8000d4a:	4608      	mov	r0, r1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e8      	beq.n	8000d22 <__udivmoddi4+0xa2>
 8000d50:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d54:	e7e5      	b.n	8000d22 <__udivmoddi4+0xa2>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f000 80ac 	beq.w	8000eb4 <__udivmoddi4+0x234>
 8000d5c:	fab2 f682 	clz	r6, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	f040 80bb 	bne.w	8000edc <__udivmoddi4+0x25c>
 8000d66:	1a8b      	subs	r3, r1, r2
 8000d68:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d6c:	b2bc      	uxth	r4, r7
 8000d6e:	2101      	movs	r1, #1
 8000d70:	0c02      	lsrs	r2, r0, #16
 8000d72:	b280      	uxth	r0, r0
 8000d74:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d78:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d7c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000d80:	fb04 f20c 	mul.w	r2, r4, ip
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d90e      	bls.n	8000da6 <__udivmoddi4+0x126>
 8000d88:	18fb      	adds	r3, r7, r3
 8000d8a:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d8e:	bf2c      	ite	cs
 8000d90:	f04f 0901 	movcs.w	r9, #1
 8000d94:	f04f 0900 	movcc.w	r9, #0
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d903      	bls.n	8000da4 <__udivmoddi4+0x124>
 8000d9c:	f1b9 0f00 	cmp.w	r9, #0
 8000da0:	f000 80ec 	beq.w	8000f7c <__udivmoddi4+0x2fc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dac:	fb0e 3318 	mls	r3, lr, r8, r3
 8000db0:	fb04 f408 	mul.w	r4, r4, r8
 8000db4:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000db8:	4294      	cmp	r4, r2
 8000dba:	d90b      	bls.n	8000dd4 <__udivmoddi4+0x154>
 8000dbc:	18ba      	adds	r2, r7, r2
 8000dbe:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000dc2:	bf2c      	ite	cs
 8000dc4:	2001      	movcs	r0, #1
 8000dc6:	2000      	movcc	r0, #0
 8000dc8:	4294      	cmp	r4, r2
 8000dca:	d902      	bls.n	8000dd2 <__udivmoddi4+0x152>
 8000dcc:	2800      	cmp	r0, #0
 8000dce:	f000 80d1 	beq.w	8000f74 <__udivmoddi4+0x2f4>
 8000dd2:	4698      	mov	r8, r3
 8000dd4:	1b12      	subs	r2, r2, r4
 8000dd6:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000dda:	e79d      	b.n	8000d18 <__udivmoddi4+0x98>
 8000ddc:	f1c1 0620 	rsb	r6, r1, #32
 8000de0:	408b      	lsls	r3, r1
 8000de2:	fa08 f401 	lsl.w	r4, r8, r1
 8000de6:	fa00 f901 	lsl.w	r9, r0, r1
 8000dea:	fa22 f706 	lsr.w	r7, r2, r6
 8000dee:	fa28 f806 	lsr.w	r8, r8, r6
 8000df2:	408a      	lsls	r2, r1
 8000df4:	431f      	orrs	r7, r3
 8000df6:	fa20 f306 	lsr.w	r3, r0, r6
 8000dfa:	0c38      	lsrs	r0, r7, #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fa1f fc87 	uxth.w	ip, r7
 8000e02:	0c1c      	lsrs	r4, r3, #16
 8000e04:	fbb8 fef0 	udiv	lr, r8, r0
 8000e08:	fb00 881e 	mls	r8, r0, lr, r8
 8000e0c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e10:	fb0e f80c 	mul.w	r8, lr, ip
 8000e14:	45a0      	cmp	r8, r4
 8000e16:	d90e      	bls.n	8000e36 <__udivmoddi4+0x1b6>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e1e:	bf2c      	ite	cs
 8000e20:	f04f 0b01 	movcs.w	fp, #1
 8000e24:	f04f 0b00 	movcc.w	fp, #0
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	d903      	bls.n	8000e34 <__udivmoddi4+0x1b4>
 8000e2c:	f1bb 0f00 	cmp.w	fp, #0
 8000e30:	f000 80b8 	beq.w	8000fa4 <__udivmoddi4+0x324>
 8000e34:	46d6      	mov	lr, sl
 8000e36:	eba4 0408 	sub.w	r4, r4, r8
 8000e3a:	fa1f f883 	uxth.w	r8, r3
 8000e3e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e42:	fb00 4413 	mls	r4, r0, r3, r4
 8000e46:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e4a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d90e      	bls.n	8000e70 <__udivmoddi4+0x1f0>
 8000e52:	193c      	adds	r4, r7, r4
 8000e54:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e58:	bf2c      	ite	cs
 8000e5a:	f04f 0801 	movcs.w	r8, #1
 8000e5e:	f04f 0800 	movcc.w	r8, #0
 8000e62:	45a4      	cmp	ip, r4
 8000e64:	d903      	bls.n	8000e6e <__udivmoddi4+0x1ee>
 8000e66:	f1b8 0f00 	cmp.w	r8, #0
 8000e6a:	f000 809f 	beq.w	8000fac <__udivmoddi4+0x32c>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e74:	eba4 040c 	sub.w	r4, r4, ip
 8000e78:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e7c:	4564      	cmp	r4, ip
 8000e7e:	4673      	mov	r3, lr
 8000e80:	46e0      	mov	r8, ip
 8000e82:	d302      	bcc.n	8000e8a <__udivmoddi4+0x20a>
 8000e84:	d107      	bne.n	8000e96 <__udivmoddi4+0x216>
 8000e86:	45f1      	cmp	r9, lr
 8000e88:	d205      	bcs.n	8000e96 <__udivmoddi4+0x216>
 8000e8a:	ebbe 0302 	subs.w	r3, lr, r2
 8000e8e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e92:	3801      	subs	r0, #1
 8000e94:	46e0      	mov	r8, ip
 8000e96:	b15d      	cbz	r5, 8000eb0 <__udivmoddi4+0x230>
 8000e98:	ebb9 0203 	subs.w	r2, r9, r3
 8000e9c:	eb64 0408 	sbc.w	r4, r4, r8
 8000ea0:	fa04 f606 	lsl.w	r6, r4, r6
 8000ea4:	fa22 f301 	lsr.w	r3, r2, r1
 8000ea8:	40cc      	lsrs	r4, r1
 8000eaa:	431e      	orrs	r6, r3
 8000eac:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	e736      	b.n	8000d22 <__udivmoddi4+0xa2>
 8000eb4:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eb8:	0c01      	lsrs	r1, r0, #16
 8000eba:	4614      	mov	r4, r2
 8000ebc:	b280      	uxth	r0, r0
 8000ebe:	4696      	mov	lr, r2
 8000ec0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000ec4:	2620      	movs	r6, #32
 8000ec6:	4690      	mov	r8, r2
 8000ec8:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000ecc:	4610      	mov	r0, r2
 8000ece:	fbb1 f1f2 	udiv	r1, r1, r2
 8000ed2:	eba3 0308 	sub.w	r3, r3, r8
 8000ed6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eda:	e74b      	b.n	8000d74 <__udivmoddi4+0xf4>
 8000edc:	40b7      	lsls	r7, r6
 8000ede:	f1c6 0320 	rsb	r3, r6, #32
 8000ee2:	fa01 f206 	lsl.w	r2, r1, r6
 8000ee6:	fa21 f803 	lsr.w	r8, r1, r3
 8000eea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eee:	fa20 f303 	lsr.w	r3, r0, r3
 8000ef2:	b2bc      	uxth	r4, r7
 8000ef4:	40b0      	lsls	r0, r6
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	0c02      	lsrs	r2, r0, #16
 8000efa:	0c19      	lsrs	r1, r3, #16
 8000efc:	b280      	uxth	r0, r0
 8000efe:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f02:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f06:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	4588      	cmp	r8, r1
 8000f10:	d951      	bls.n	8000fb6 <__udivmoddi4+0x336>
 8000f12:	1879      	adds	r1, r7, r1
 8000f14:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000f18:	bf2c      	ite	cs
 8000f1a:	f04f 0a01 	movcs.w	sl, #1
 8000f1e:	f04f 0a00 	movcc.w	sl, #0
 8000f22:	4588      	cmp	r8, r1
 8000f24:	d902      	bls.n	8000f2c <__udivmoddi4+0x2ac>
 8000f26:	f1ba 0f00 	cmp.w	sl, #0
 8000f2a:	d031      	beq.n	8000f90 <__udivmoddi4+0x310>
 8000f2c:	eba1 0108 	sub.w	r1, r1, r8
 8000f30:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f34:	fb09 f804 	mul.w	r8, r9, r4
 8000f38:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f42:	4543      	cmp	r3, r8
 8000f44:	d235      	bcs.n	8000fb2 <__udivmoddi4+0x332>
 8000f46:	18fb      	adds	r3, r7, r3
 8000f48:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f4c:	bf2c      	ite	cs
 8000f4e:	f04f 0a01 	movcs.w	sl, #1
 8000f52:	f04f 0a00 	movcc.w	sl, #0
 8000f56:	4543      	cmp	r3, r8
 8000f58:	d2bb      	bcs.n	8000ed2 <__udivmoddi4+0x252>
 8000f5a:	f1ba 0f00 	cmp.w	sl, #0
 8000f5e:	d1b8      	bne.n	8000ed2 <__udivmoddi4+0x252>
 8000f60:	f1a9 0102 	sub.w	r1, r9, #2
 8000f64:	443b      	add	r3, r7
 8000f66:	e7b4      	b.n	8000ed2 <__udivmoddi4+0x252>
 8000f68:	1a84      	subs	r4, r0, r2
 8000f6a:	eb68 0203 	sbc.w	r2, r8, r3
 8000f6e:	2001      	movs	r0, #1
 8000f70:	4696      	mov	lr, r2
 8000f72:	e6eb      	b.n	8000d4c <__udivmoddi4+0xcc>
 8000f74:	443a      	add	r2, r7
 8000f76:	f1a8 0802 	sub.w	r8, r8, #2
 8000f7a:	e72b      	b.n	8000dd4 <__udivmoddi4+0x154>
 8000f7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f80:	443b      	add	r3, r7
 8000f82:	e710      	b.n	8000da6 <__udivmoddi4+0x126>
 8000f84:	3902      	subs	r1, #2
 8000f86:	443b      	add	r3, r7
 8000f88:	e6a9      	b.n	8000cde <__udivmoddi4+0x5e>
 8000f8a:	443a      	add	r2, r7
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	e6be      	b.n	8000d0e <__udivmoddi4+0x8e>
 8000f90:	eba7 0808 	sub.w	r8, r7, r8
 8000f94:	f1a9 0c02 	sub.w	ip, r9, #2
 8000f98:	4441      	add	r1, r8
 8000f9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9e:	fb09 f804 	mul.w	r8, r9, r4
 8000fa2:	e7c9      	b.n	8000f38 <__udivmoddi4+0x2b8>
 8000fa4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fa8:	443c      	add	r4, r7
 8000faa:	e744      	b.n	8000e36 <__udivmoddi4+0x1b6>
 8000fac:	3b02      	subs	r3, #2
 8000fae:	443c      	add	r4, r7
 8000fb0:	e75e      	b.n	8000e70 <__udivmoddi4+0x1f0>
 8000fb2:	4649      	mov	r1, r9
 8000fb4:	e78d      	b.n	8000ed2 <__udivmoddi4+0x252>
 8000fb6:	eba1 0108 	sub.w	r1, r1, r8
 8000fba:	46cc      	mov	ip, r9
 8000fbc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc0:	fb09 f804 	mul.w	r8, r9, r4
 8000fc4:	e7b8      	b.n	8000f38 <__udivmoddi4+0x2b8>
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_idiv0>:
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <Set_DHT11_Output>:
#include "dht11.h"

// Function to set DHT11 Data Pin as Output
void Set_DHT11_Output(void) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd2:	1d3b      	adds	r3, r7, #4
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000fe0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fe4:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // Push-Pull output
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;          // External pull-up resistor is used
 8000fea:	2300      	movs	r3, #0
 8000fec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; // Can be high, low is fine
 8000fee:	2300      	movs	r3, #0
 8000ff0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4803      	ldr	r0, [pc, #12]	@ (8001004 <Set_DHT11_Output+0x38>)
 8000ff8:	f001 ff24 	bl	8002e44 <HAL_GPIO_Init>
}
 8000ffc:	bf00      	nop
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	42020400 	.word	0x42020400

08001008 <Set_DHT11_Input>:

// Function to set DHT11 Data Pin as Input
void Set_DHT11_Input(void) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 800101c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001020:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;     // Input mode
 8001022:	2300      	movs	r3, #0
 8001024:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;          // External pull-up resistor is used
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	4619      	mov	r1, r3
 8001032:	4803      	ldr	r0, [pc, #12]	@ (8001040 <Set_DHT11_Input+0x38>)
 8001034:	f001 ff06 	bl	8002e44 <HAL_GPIO_Init>
}
 8001038:	bf00      	nop
 800103a:	3718      	adds	r7, #24
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	42020400 	.word	0x42020400

08001044 <Delay_us>:

// Microsecond Delay Function using the configured Timer
// Make sure your TIM_HandleTypeDef variable matches the one from main.c (e.g., htim2)
void Delay_us(uint32_t us) {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(&htim2, 0); // Reset the counter
 800104c:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <Delay_us+0x2c>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2200      	movs	r2, #0
 8001052:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us); // Wait until counter reaches 'us'
 8001054:	bf00      	nop
 8001056:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <Delay_us+0x2c>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	429a      	cmp	r2, r3
 8001060:	d8f9      	bhi.n	8001056 <Delay_us+0x12>
}
 8001062:	bf00      	nop
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	20000364 	.word	0x20000364

08001074 <DHT11_Init>:

// --- DHT11 Protocol Implementation ---
void DHT11_Init(void) {
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
    // Basic initialization for the sensor if needed, otherwise just prepare pin
    // We assume the pin is configured by CubeMX as output initially, but we'll ensure it here
    Set_DHT11_Output();
 8001078:	f7ff ffa8 	bl	8000fcc <Set_DHT11_Output>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET); // Keep high initially
 800107c:	2201      	movs	r2, #1
 800107e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001082:	4804      	ldr	r0, [pc, #16]	@ (8001094 <DHT11_Init+0x20>)
 8001084:	f002 f8d6 	bl	8003234 <HAL_GPIO_WritePin>
    Delay_us(18000); // Small delay to stabilize
 8001088:	f244 6050 	movw	r0, #18000	@ 0x4650
 800108c:	f7ff ffda 	bl	8001044 <Delay_us>
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}
 8001094:	42020400 	.word	0x42020400

08001098 <DHT11_Read_Data>:

// Function to read data from DHT11
// Returns 0 on success, 1 on error
uint8_t DHT11_Read_Data(float *temperature, float *humidity) {
 8001098:	b5b0      	push	{r4, r5, r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
    uint8_t data[5] = {0, 0, 0, 0, 0}; // Raw data: H_int, H_dec, T_int, T_dec, Checksum
 80010a2:	f107 030c 	add.w	r3, r7, #12
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	711a      	strb	r2, [r3, #4]
    uint8_t checksum = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	757b      	strb	r3, [r7, #21]
    uint8_t i, j;

    // 1. Send Start Signal from MCU
    Set_DHT11_Output();
 80010b0:	f7ff ff8c 	bl	8000fcc <Set_DHT11_Output>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET); // Pull low
 80010b4:	2200      	movs	r2, #0
 80010b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010ba:	4898      	ldr	r0, [pc, #608]	@ (800131c <DHT11_Read_Data+0x284>)
 80010bc:	f002 f8ba 	bl	8003234 <HAL_GPIO_WritePin>
    Delay_us(18000); // Pull low for at least 18ms (e.g., 18ms for DHT11)
 80010c0:	f244 6050 	movw	r0, #18000	@ 0x4650
 80010c4:	f7ff ffbe 	bl	8001044 <Delay_us>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);   // Pull high
 80010c8:	2201      	movs	r2, #1
 80010ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010ce:	4893      	ldr	r0, [pc, #588]	@ (800131c <DHT11_Read_Data+0x284>)
 80010d0:	f002 f8b0 	bl	8003234 <HAL_GPIO_WritePin>
    Delay_us(20);    // Pull high for 20-40us
 80010d4:	2014      	movs	r0, #20
 80010d6:	f7ff ffb5 	bl	8001044 <Delay_us>

    // 2. Switch to Input mode and wait for DHT11 response
    Set_DHT11_Input();
 80010da:	f7ff ff95 	bl	8001008 <Set_DHT11_Input>

    // Wait for DHT11 to pull low (Response: 80us LOW)
    // Changed to use timer for better accuracy
    __HAL_TIM_SET_COUNTER(&htim2, 0); // Start measuring this phase
 80010de:	4b90      	ldr	r3, [pc, #576]	@ (8001320 <DHT11_Read_Data+0x288>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	2200      	movs	r2, #0
 80010e4:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 80010e6:	e00c      	b.n	8001102 <DHT11_Read_Data+0x6a>
        if (__HAL_TIM_GET_COUNTER(&htim2) > 100) { // Timeout after 100us
 80010e8:	4b8d      	ldr	r3, [pc, #564]	@ (8001320 <DHT11_Read_Data+0x288>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ee:	2b64      	cmp	r3, #100	@ 0x64
 80010f0:	d907      	bls.n	8001102 <DHT11_Read_Data+0x6a>
            *temperature = -1; *humidity = -1; // Set error values
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a8b      	ldr	r2, [pc, #556]	@ (8001324 <DHT11_Read_Data+0x28c>)
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	4a8a      	ldr	r2, [pc, #552]	@ (8001324 <DHT11_Read_Data+0x28c>)
 80010fc:	601a      	str	r2, [r3, #0]
            return DHT11_ERROR_TIMEOUT_1; // No response from DHT11
 80010fe:	2301      	movs	r3, #1
 8001100:	e108      	b.n	8001314 <DHT11_Read_Data+0x27c>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8001102:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001106:	4885      	ldr	r0, [pc, #532]	@ (800131c <DHT11_Read_Data+0x284>)
 8001108:	f002 f87c 	bl	8003204 <HAL_GPIO_ReadPin>
 800110c:	4603      	mov	r3, r0
 800110e:	2b01      	cmp	r3, #1
 8001110:	d0ea      	beq.n	80010e8 <DHT11_Read_Data+0x50>
        }
    }

    // Wait for DHT11 to pull high (Response: 80us HIGH)
    __HAL_TIM_SET_COUNTER(&htim2, 0); // Start measuring this phase
 8001112:	4b83      	ldr	r3, [pc, #524]	@ (8001320 <DHT11_Read_Data+0x288>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2200      	movs	r2, #0
 8001118:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 800111a:	e00c      	b.n	8001136 <DHT11_Read_Data+0x9e>
        if (__HAL_TIM_GET_COUNTER(&htim2) > 100) { // Timeout after 100us
 800111c:	4b80      	ldr	r3, [pc, #512]	@ (8001320 <DHT11_Read_Data+0x288>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001122:	2b64      	cmp	r3, #100	@ 0x64
 8001124:	d907      	bls.n	8001136 <DHT11_Read_Data+0x9e>
            *temperature = -1; *humidity = -1;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a7e      	ldr	r2, [pc, #504]	@ (8001324 <DHT11_Read_Data+0x28c>)
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	4a7d      	ldr	r2, [pc, #500]	@ (8001324 <DHT11_Read_Data+0x28c>)
 8001130:	601a      	str	r2, [r3, #0]
            return DHT11_ERROR_TIMEOUT_2; // DHT11 stuck low
 8001132:	2302      	movs	r3, #2
 8001134:	e0ee      	b.n	8001314 <DHT11_Read_Data+0x27c>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 8001136:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800113a:	4878      	ldr	r0, [pc, #480]	@ (800131c <DHT11_Read_Data+0x284>)
 800113c:	f002 f862 	bl	8003204 <HAL_GPIO_ReadPin>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d0ea      	beq.n	800111c <DHT11_Read_Data+0x84>
        }
    }

    // Wait for DHT11 to pull low again (End of response, start of data: 50us LOW)
    __HAL_TIM_SET_COUNTER(&htim2, 0); // Start measuring this phase
 8001146:	4b76      	ldr	r3, [pc, #472]	@ (8001320 <DHT11_Read_Data+0x288>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2200      	movs	r2, #0
 800114c:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 800114e:	e00c      	b.n	800116a <DHT11_Read_Data+0xd2>
        if (__HAL_TIM_GET_COUNTER(&htim2) > 100) { // Timeout after 100us
 8001150:	4b73      	ldr	r3, [pc, #460]	@ (8001320 <DHT11_Read_Data+0x288>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001156:	2b64      	cmp	r3, #100	@ 0x64
 8001158:	d907      	bls.n	800116a <DHT11_Read_Data+0xd2>
            *temperature = -1; *humidity = -1;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a71      	ldr	r2, [pc, #452]	@ (8001324 <DHT11_Read_Data+0x28c>)
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	4a70      	ldr	r2, [pc, #448]	@ (8001324 <DHT11_Read_Data+0x28c>)
 8001164:	601a      	str	r2, [r3, #0]
            return DHT11_ERROR_TIMEOUT_3; // DHT11 stuck high (should be low for data start)
 8001166:	2303      	movs	r3, #3
 8001168:	e0d4      	b.n	8001314 <DHT11_Read_Data+0x27c>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 800116a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800116e:	486b      	ldr	r0, [pc, #428]	@ (800131c <DHT11_Read_Data+0x284>)
 8001170:	f002 f848 	bl	8003204 <HAL_GPIO_ReadPin>
 8001174:	4603      	mov	r3, r0
 8001176:	2b01      	cmp	r3, #1
 8001178:	d0ea      	beq.n	8001150 <DHT11_Read_Data+0xb8>
        }
    }

    // 3. Read 40 bits (5 bytes) of data
    for (i = 0; i < 5; i++) { // Loop for 5 bytes
 800117a:	2300      	movs	r3, #0
 800117c:	75fb      	strb	r3, [r7, #23]
 800117e:	e05f      	b.n	8001240 <DHT11_Read_Data+0x1a8>
        for (j = 0; j < 8; j++) { // Loop for 8 bits per byte
 8001180:	2300      	movs	r3, #0
 8001182:	75bb      	strb	r3, [r7, #22]
 8001184:	e056      	b.n	8001234 <DHT11_Read_Data+0x19c>
            // Wait for pin to go high (start of data pulse)
            __HAL_TIM_SET_COUNTER(&htim2, 0); // Measure duration of low part of bit
 8001186:	4b66      	ldr	r3, [pc, #408]	@ (8001320 <DHT11_Read_Data+0x288>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2200      	movs	r2, #0
 800118c:	625a      	str	r2, [r3, #36]	@ 0x24
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 800118e:	e00c      	b.n	80011aa <DHT11_Read_Data+0x112>
                if (__HAL_TIM_GET_COUNTER(&htim2) > 100) { // Timeout if stuck low
 8001190:	4b63      	ldr	r3, [pc, #396]	@ (8001320 <DHT11_Read_Data+0x288>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001196:	2b64      	cmp	r3, #100	@ 0x64
 8001198:	d907      	bls.n	80011aa <DHT11_Read_Data+0x112>
                    *temperature = -1; *humidity = -1;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a61      	ldr	r2, [pc, #388]	@ (8001324 <DHT11_Read_Data+0x28c>)
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	4a60      	ldr	r2, [pc, #384]	@ (8001324 <DHT11_Read_Data+0x28c>)
 80011a4:	601a      	str	r2, [r3, #0]
                    return DHT11_ERROR_TIMEOUT_3; // Re-using this code for data bit low timeout
 80011a6:	2303      	movs	r3, #3
 80011a8:	e0b4      	b.n	8001314 <DHT11_Read_Data+0x27c>
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 80011aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011ae:	485b      	ldr	r0, [pc, #364]	@ (800131c <DHT11_Read_Data+0x284>)
 80011b0:	f002 f828 	bl	8003204 <HAL_GPIO_ReadPin>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d0ea      	beq.n	8001190 <DHT11_Read_Data+0xf8>
                }
            }
            // Pin is now HIGH. Start measuring HIGH pulse duration.
            __HAL_TIM_SET_COUNTER(&htim2, 0); // Reset timer for HIGH pulse measurement
 80011ba:	4b59      	ldr	r3, [pc, #356]	@ (8001320 <DHT11_Read_Data+0x288>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2200      	movs	r2, #0
 80011c0:	625a      	str	r2, [r3, #36]	@ 0x24

            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 80011c2:	e00c      	b.n	80011de <DHT11_Read_Data+0x146>
                if (__HAL_TIM_GET_COUNTER(&htim2) > 100) { // Timeout for HIGH pulse measurement
 80011c4:	4b56      	ldr	r3, [pc, #344]	@ (8001320 <DHT11_Read_Data+0x288>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ca:	2b64      	cmp	r3, #100	@ 0x64
 80011cc:	d907      	bls.n	80011de <DHT11_Read_Data+0x146>
                    *temperature = -1; *humidity = -1;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a54      	ldr	r2, [pc, #336]	@ (8001324 <DHT11_Read_Data+0x28c>)
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	4a53      	ldr	r2, [pc, #332]	@ (8001324 <DHT11_Read_Data+0x28c>)
 80011d8:	601a      	str	r2, [r3, #0]
                    return DHT11_ERROR_TIMEOUT_4; // Timeout if stuck high
 80011da:	2304      	movs	r3, #4
 80011dc:	e09a      	b.n	8001314 <DHT11_Read_Data+0x27c>
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 80011de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011e2:	484e      	ldr	r0, [pc, #312]	@ (800131c <DHT11_Read_Data+0x284>)
 80011e4:	f002 f80e 	bl	8003204 <HAL_GPIO_ReadPin>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d0ea      	beq.n	80011c4 <DHT11_Read_Data+0x12c>
                }
            }
            uint16_t pulse_duration = __HAL_TIM_GET_COUNTER(&htim2); // Get pulse duration
 80011ee:	4b4c      	ldr	r3, [pc, #304]	@ (8001320 <DHT11_Read_Data+0x288>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011f4:	827b      	strh	r3, [r7, #18]

            // Determine bit (0 or 1) based on pulse duration
            // '0' bit: HIGH for ~26-28us
            // '1' bit: HIGH for ~70us
            data[i] <<= 1; // Shift left for next bit
 80011f6:	7dfb      	ldrb	r3, [r7, #23]
 80011f8:	3318      	adds	r3, #24
 80011fa:	443b      	add	r3, r7
 80011fc:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8001200:	7dfb      	ldrb	r3, [r7, #23]
 8001202:	0052      	lsls	r2, r2, #1
 8001204:	b2d2      	uxtb	r2, r2
 8001206:	3318      	adds	r3, #24
 8001208:	443b      	add	r3, r7
 800120a:	f803 2c0c 	strb.w	r2, [r3, #-12]
            if (pulse_duration > 40) { // If HIGH pulse is longer than 40us, it's a '1'
 800120e:	8a7b      	ldrh	r3, [r7, #18]
 8001210:	2b28      	cmp	r3, #40	@ 0x28
 8001212:	d90c      	bls.n	800122e <DHT11_Read_Data+0x196>
                data[i] |= 1; // Set the LSB to 1
 8001214:	7dfb      	ldrb	r3, [r7, #23]
 8001216:	3318      	adds	r3, #24
 8001218:	443b      	add	r3, r7
 800121a:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800121e:	7dfb      	ldrb	r3, [r7, #23]
 8001220:	f042 0201 	orr.w	r2, r2, #1
 8001224:	b2d2      	uxtb	r2, r2
 8001226:	3318      	adds	r3, #24
 8001228:	443b      	add	r3, r7
 800122a:	f803 2c0c 	strb.w	r2, [r3, #-12]
        for (j = 0; j < 8; j++) { // Loop for 8 bits per byte
 800122e:	7dbb      	ldrb	r3, [r7, #22]
 8001230:	3301      	adds	r3, #1
 8001232:	75bb      	strb	r3, [r7, #22]
 8001234:	7dbb      	ldrb	r3, [r7, #22]
 8001236:	2b07      	cmp	r3, #7
 8001238:	d9a5      	bls.n	8001186 <DHT11_Read_Data+0xee>
    for (i = 0; i < 5; i++) { // Loop for 5 bytes
 800123a:	7dfb      	ldrb	r3, [r7, #23]
 800123c:	3301      	adds	r3, #1
 800123e:	75fb      	strb	r3, [r7, #23]
 8001240:	7dfb      	ldrb	r3, [r7, #23]
 8001242:	2b04      	cmp	r3, #4
 8001244:	d99c      	bls.n	8001180 <DHT11_Read_Data+0xe8>
            }
        }
    }

    // 4. Checksum Verification
    checksum = data[0] + data[1] + data[2] + data[3];
 8001246:	7b3a      	ldrb	r2, [r7, #12]
 8001248:	7b7b      	ldrb	r3, [r7, #13]
 800124a:	4413      	add	r3, r2
 800124c:	b2da      	uxtb	r2, r3
 800124e:	7bbb      	ldrb	r3, [r7, #14]
 8001250:	4413      	add	r3, r2
 8001252:	b2da      	uxtb	r2, r3
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	4413      	add	r3, r2
 8001258:	757b      	strb	r3, [r7, #21]
    if (data[4] == checksum) {
 800125a:	7c3b      	ldrb	r3, [r7, #16]
 800125c:	7d7a      	ldrb	r2, [r7, #21]
 800125e:	429a      	cmp	r2, r3
 8001260:	d151      	bne.n	8001306 <DHT11_Read_Data+0x26e>
        *humidity = (float)data[0] + ((float)data[1] / 100.0); // DHT11 humidity usually integer part only, but can have decimal
 8001262:	7b3b      	ldrb	r3, [r7, #12]
 8001264:	ee07 3a90 	vmov	s15, r3
 8001268:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800126c:	ee17 0a90 	vmov	r0, s15
 8001270:	f7ff f96e 	bl	8000550 <__aeabi_f2d>
 8001274:	4604      	mov	r4, r0
 8001276:	460d      	mov	r5, r1
 8001278:	7b7b      	ldrb	r3, [r7, #13]
 800127a:	ee07 3a90 	vmov	s15, r3
 800127e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001282:	ee17 0a90 	vmov	r0, s15
 8001286:	f7ff f963 	bl	8000550 <__aeabi_f2d>
 800128a:	f04f 0200 	mov.w	r2, #0
 800128e:	4b26      	ldr	r3, [pc, #152]	@ (8001328 <DHT11_Read_Data+0x290>)
 8001290:	f7ff fae0 	bl	8000854 <__aeabi_ddiv>
 8001294:	4602      	mov	r2, r0
 8001296:	460b      	mov	r3, r1
 8001298:	4620      	mov	r0, r4
 800129a:	4629      	mov	r1, r5
 800129c:	f7fe fffa 	bl	8000294 <__adddf3>
 80012a0:	4602      	mov	r2, r0
 80012a2:	460b      	mov	r3, r1
 80012a4:	4610      	mov	r0, r2
 80012a6:	4619      	mov	r1, r3
 80012a8:	f7ff fc82 	bl	8000bb0 <__aeabi_d2f>
 80012ac:	4602      	mov	r2, r0
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	601a      	str	r2, [r3, #0]
        *temperature = (float)data[2] + ((float)data[3] / 100.0); // DHT11 temperature usually integer part only
 80012b2:	7bbb      	ldrb	r3, [r7, #14]
 80012b4:	ee07 3a90 	vmov	s15, r3
 80012b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012bc:	ee17 0a90 	vmov	r0, s15
 80012c0:	f7ff f946 	bl	8000550 <__aeabi_f2d>
 80012c4:	4604      	mov	r4, r0
 80012c6:	460d      	mov	r5, r1
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	ee07 3a90 	vmov	s15, r3
 80012ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012d2:	ee17 0a90 	vmov	r0, s15
 80012d6:	f7ff f93b 	bl	8000550 <__aeabi_f2d>
 80012da:	f04f 0200 	mov.w	r2, #0
 80012de:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <DHT11_Read_Data+0x290>)
 80012e0:	f7ff fab8 	bl	8000854 <__aeabi_ddiv>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	4620      	mov	r0, r4
 80012ea:	4629      	mov	r1, r5
 80012ec:	f7fe ffd2 	bl	8000294 <__adddf3>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4610      	mov	r0, r2
 80012f6:	4619      	mov	r1, r3
 80012f8:	f7ff fc5a 	bl	8000bb0 <__aeabi_d2f>
 80012fc:	4602      	mov	r2, r0
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	601a      	str	r2, [r3, #0]
        return DHT11_OK; // Success
 8001302:	2300      	movs	r3, #0
 8001304:	e006      	b.n	8001314 <DHT11_Read_Data+0x27c>
    } else {
        *temperature = -1; *humidity = -1;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a06      	ldr	r2, [pc, #24]	@ (8001324 <DHT11_Read_Data+0x28c>)
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	4a05      	ldr	r2, [pc, #20]	@ (8001324 <DHT11_Read_Data+0x28c>)
 8001310:	601a      	str	r2, [r3, #0]
        return DHT11_ERROR_CHECKSUM; // Checksum error
 8001312:	2305      	movs	r3, #5
    }
}
 8001314:	4618      	mov	r0, r3
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bdb0      	pop	{r4, r5, r7, pc}
 800131c:	42020400 	.word	0x42020400
 8001320:	20000364 	.word	0x20000364
 8001324:	bf800000 	.word	0xbf800000
 8001328:	40590000 	.word	0x40590000

0800132c <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08a      	sub	sp, #40	@ 0x28
 8001330:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
 8001340:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001342:	4b53      	ldr	r3, [pc, #332]	@ (8001490 <MX_GPIO_Init+0x164>)
 8001344:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001348:	4a51      	ldr	r2, [pc, #324]	@ (8001490 <MX_GPIO_Init+0x164>)
 800134a:	f043 0304 	orr.w	r3, r3, #4
 800134e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001352:	4b4f      	ldr	r3, [pc, #316]	@ (8001490 <MX_GPIO_Init+0x164>)
 8001354:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001360:	4b4b      	ldr	r3, [pc, #300]	@ (8001490 <MX_GPIO_Init+0x164>)
 8001362:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001366:	4a4a      	ldr	r2, [pc, #296]	@ (8001490 <MX_GPIO_Init+0x164>)
 8001368:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800136c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001370:	4b47      	ldr	r3, [pc, #284]	@ (8001490 <MX_GPIO_Init+0x164>)
 8001372:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137e:	4b44      	ldr	r3, [pc, #272]	@ (8001490 <MX_GPIO_Init+0x164>)
 8001380:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001384:	4a42      	ldr	r2, [pc, #264]	@ (8001490 <MX_GPIO_Init+0x164>)
 8001386:	f043 0301 	orr.w	r3, r3, #1
 800138a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800138e:	4b40      	ldr	r3, [pc, #256]	@ (8001490 <MX_GPIO_Init+0x164>)
 8001390:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	60bb      	str	r3, [r7, #8]
 800139a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800139c:	4b3c      	ldr	r3, [pc, #240]	@ (8001490 <MX_GPIO_Init+0x164>)
 800139e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013a2:	4a3b      	ldr	r2, [pc, #236]	@ (8001490 <MX_GPIO_Init+0x164>)
 80013a4:	f043 0302 	orr.w	r3, r3, #2
 80013a8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013ac:	4b38      	ldr	r3, [pc, #224]	@ (8001490 <MX_GPIO_Init+0x164>)
 80013ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2101      	movs	r1, #1
 80013be:	4835      	ldr	r0, [pc, #212]	@ (8001494 <MX_GPIO_Init+0x168>)
 80013c0:	f001 ff38 	bl	8003234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TP_RST_GPIO_Port, TP_RST_Pin, GPIO_PIN_SET);
 80013c4:	2201      	movs	r2, #1
 80013c6:	2104      	movs	r1, #4
 80013c8:	4832      	ldr	r0, [pc, #200]	@ (8001494 <MX_GPIO_Init+0x168>)
 80013ca:	f001 ff33 	bl	8003234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80013ce:	2201      	movs	r2, #1
 80013d0:	2110      	movs	r1, #16
 80013d2:	4831      	ldr	r0, [pc, #196]	@ (8001498 <MX_GPIO_Init+0x16c>)
 80013d4:	f001 ff2e 	bl	8003234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 80013d8:	2200      	movs	r2, #0
 80013da:	2101      	movs	r1, #1
 80013dc:	482f      	ldr	r0, [pc, #188]	@ (800149c <MX_GPIO_Init+0x170>)
 80013de:	f001 ff29 	bl	8003234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BL_Pin|DHT11_DATA_Pin, GPIO_PIN_SET);
 80013e2:	2201      	movs	r2, #1
 80013e4:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80013e8:	482c      	ldr	r0, [pc, #176]	@ (800149c <MX_GPIO_Init+0x170>)
 80013ea:	f001 ff23 	bl	8003234 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RST_Pin TP_RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin|TP_RST_Pin;
 80013ee:	2305      	movs	r3, #5
 80013f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f2:	2301      	movs	r3, #1
 80013f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fa:	2303      	movs	r3, #3
 80013fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	4619      	mov	r1, r3
 8001404:	4823      	ldr	r0, [pc, #140]	@ (8001494 <MX_GPIO_Init+0x168>)
 8001406:	f001 fd1d 	bl	8002e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 800140a:	2302      	movs	r3, #2
 800140c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800140e:	4b24      	ldr	r3, [pc, #144]	@ (80014a0 <MX_GPIO_Init+0x174>)
 8001410:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001412:	2301      	movs	r3, #1
 8001414:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8001416:	f107 0314 	add.w	r3, r7, #20
 800141a:	4619      	mov	r1, r3
 800141c:	481d      	ldr	r0, [pc, #116]	@ (8001494 <MX_GPIO_Init+0x168>)
 800141e:	f001 fd11 	bl	8002e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001422:	2310      	movs	r3, #16
 8001424:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001426:	2301      	movs	r3, #1
 8001428:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142e:	2303      	movs	r3, #3
 8001430:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001432:	f107 0314 	add.w	r3, r7, #20
 8001436:	4619      	mov	r1, r3
 8001438:	4817      	ldr	r0, [pc, #92]	@ (8001498 <MX_GPIO_Init+0x16c>)
 800143a:	f001 fd03 	bl	8002e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : DC_Pin BL_Pin */
  GPIO_InitStruct.Pin = DC_Pin|BL_Pin;
 800143e:	2303      	movs	r3, #3
 8001440:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001442:	2301      	movs	r3, #1
 8001444:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144a:	2303      	movs	r3, #3
 800144c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800144e:	f107 0314 	add.w	r3, r7, #20
 8001452:	4619      	mov	r1, r3
 8001454:	4811      	ldr	r0, [pc, #68]	@ (800149c <MX_GPIO_Init+0x170>)
 8001456:	f001 fcf5 	bl	8002e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_DATA_Pin */
  GPIO_InitStruct.Pin = DHT11_DATA_Pin;
 800145a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800145e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001460:	2301      	movs	r3, #1
 8001462:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001468:	2300      	movs	r3, #0
 800146a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DHT11_DATA_GPIO_Port, &GPIO_InitStruct);
 800146c:	f107 0314 	add.w	r3, r7, #20
 8001470:	4619      	mov	r1, r3
 8001472:	480a      	ldr	r0, [pc, #40]	@ (800149c <MX_GPIO_Init+0x170>)
 8001474:	f001 fce6 	bl	8002e44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001478:	2200      	movs	r2, #0
 800147a:	2100      	movs	r1, #0
 800147c:	200c      	movs	r0, #12
 800147e:	f001 fb93 	bl	8002ba8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001482:	200c      	movs	r0, #12
 8001484:	f001 fbaa 	bl	8002bdc <HAL_NVIC_EnableIRQ>

}
 8001488:	bf00      	nop
 800148a:	3728      	adds	r7, #40	@ 0x28
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	46020c00 	.word	0x46020c00
 8001494:	42020800 	.word	0x42020800
 8001498:	42020000 	.word	0x42020000
 800149c:	42020400 	.word	0x42020400
 80014a0:	10210000 	.word	0x10210000

080014a4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014aa:	4a1c      	ldr	r2, [pc, #112]	@ (800151c <MX_I2C1_Init+0x78>)
 80014ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00F07BFF;
 80014ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001520 <MX_I2C1_Init+0x7c>)
 80014b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014b4:	4b18      	ldr	r3, [pc, #96]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014ba:	4b17      	ldr	r3, [pc, #92]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014bc:	2201      	movs	r2, #1
 80014be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014c0:	4b15      	ldr	r3, [pc, #84]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014c6:	4b14      	ldr	r3, [pc, #80]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014cc:	4b12      	ldr	r3, [pc, #72]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014d2:	4b11      	ldr	r3, [pc, #68]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014da:	2200      	movs	r2, #0
 80014dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014de:	480e      	ldr	r0, [pc, #56]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014e0:	f001 fefc 	bl	80032dc <HAL_I2C_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80014ea:	f000 f9dd 	bl	80018a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014ee:	2100      	movs	r1, #0
 80014f0:	4809      	ldr	r0, [pc, #36]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014f2:	f002 fdb8 	bl	8004066 <HAL_I2CEx_ConfigAnalogFilter>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80014fc:	f000 f9d4 	bl	80018a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001500:	2100      	movs	r1, #0
 8001502:	4805      	ldr	r0, [pc, #20]	@ (8001518 <MX_I2C1_Init+0x74>)
 8001504:	f002 fdfa 	bl	80040fc <HAL_I2CEx_ConfigDigitalFilter>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800150e:	f000 f9cb 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	2000021c 	.word	0x2000021c
 800151c:	40005400 	.word	0x40005400
 8001520:	00f07bff 	.word	0x00f07bff

08001524 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b0ba      	sub	sp, #232	@ 0xe8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800153c:	f107 0310 	add.w	r3, r7, #16
 8001540:	22c0      	movs	r2, #192	@ 0xc0
 8001542:	2100      	movs	r1, #0
 8001544:	4618      	mov	r0, r3
 8001546:	f009 fe47 	bl	800b1d8 <memset>
  if(i2cHandle->Instance==I2C1)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a2e      	ldr	r2, [pc, #184]	@ (8001608 <HAL_I2C_MspInit+0xe4>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d155      	bne.n	8001600 <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001554:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8001558:	f04f 0300 	mov.w	r3, #0
 800155c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001560:	2300      	movs	r3, #0
 8001562:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001564:	f107 0310 	add.w	r3, r7, #16
 8001568:	4618      	mov	r0, r3
 800156a:	f004 fa23 	bl	80059b4 <HAL_RCCEx_PeriphCLKConfig>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001574:	f000 f998 	bl	80018a8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001578:	4b24      	ldr	r3, [pc, #144]	@ (800160c <HAL_I2C_MspInit+0xe8>)
 800157a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800157e:	4a23      	ldr	r2, [pc, #140]	@ (800160c <HAL_I2C_MspInit+0xe8>)
 8001580:	f043 0302 	orr.w	r3, r3, #2
 8001584:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001588:	4b20      	ldr	r3, [pc, #128]	@ (800160c <HAL_I2C_MspInit+0xe8>)
 800158a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800158e:	f003 0302 	and.w	r3, r3, #2
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001596:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800159a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800159e:	2312      	movs	r3, #18
 80015a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015aa:	2300      	movs	r3, #0
 80015ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015b0:	2304      	movs	r3, #4
 80015b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80015ba:	4619      	mov	r1, r3
 80015bc:	4814      	ldr	r0, [pc, #80]	@ (8001610 <HAL_I2C_MspInit+0xec>)
 80015be:	f001 fc41 	bl	8002e44 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015c2:	4b12      	ldr	r3, [pc, #72]	@ (800160c <HAL_I2C_MspInit+0xe8>)
 80015c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80015c8:	4a10      	ldr	r2, [pc, #64]	@ (800160c <HAL_I2C_MspInit+0xe8>)
 80015ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015ce:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80015d2:	4b0e      	ldr	r3, [pc, #56]	@ (800160c <HAL_I2C_MspInit+0xe8>)
 80015d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80015d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015dc:	60bb      	str	r3, [r7, #8]
 80015de:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	2100      	movs	r1, #0
 80015e4:	2037      	movs	r0, #55	@ 0x37
 80015e6:	f001 fadf 	bl	8002ba8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80015ea:	2037      	movs	r0, #55	@ 0x37
 80015ec:	f001 faf6 	bl	8002bdc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80015f0:	2200      	movs	r2, #0
 80015f2:	2100      	movs	r1, #0
 80015f4:	2038      	movs	r0, #56	@ 0x38
 80015f6:	f001 fad7 	bl	8002ba8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80015fa:	2038      	movs	r0, #56	@ 0x38
 80015fc:	f001 faee 	bl	8002bdc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001600:	bf00      	nop
 8001602:	37e8      	adds	r7, #232	@ 0xe8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40005400 	.word	0x40005400
 800160c:	46020c00 	.word	0x46020c00
 8001610:	42020400 	.word	0x42020400

08001614 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8001618:	2000      	movs	r0, #0
 800161a:	f002 fdbb 	bl	8004194 <HAL_ICACHE_ConfigAssociativityMode>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8001624:	f000 f940 	bl	80018a8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001628:	f002 fdd4 	bl	80041d4 <HAL_ICACHE_Enable>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8001632:	f000 f939 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b092      	sub	sp, #72	@ 0x48
 8001640:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001642:	f001 f985 	bl	8002950 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8001646:	f000 f90f 	bl	8001868 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 800164a:	f000 f8b3 	bl	80017b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800164e:	f7ff fe6d 	bl	800132c <MX_GPIO_Init>
  MX_ICACHE_Init();
 8001652:	f7ff ffdf 	bl	8001614 <MX_ICACHE_Init>
  MX_SPI1_Init();
 8001656:	f000 f92d 	bl	80018b4 <MX_SPI1_Init>
  MX_TIM2_Init();
 800165a:	f000 fed7 	bl	800240c <MX_TIM2_Init>
  MX_I2C1_Init();
 800165e:	f7ff ff21 	bl	80014a4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim2); // Start the timer for microsecond delays
 8001662:	484a      	ldr	r0, [pc, #296]	@ (800178c <main+0x150>)
 8001664:	f007 fd0a 	bl	800907c <HAL_TIM_Base_Start>

  ST7789_Init(&hspi1); // Initialize your LCD display
 8001668:	4849      	ldr	r0, [pc, #292]	@ (8001790 <main+0x154>)
 800166a:	f000 faad 	bl	8001bc8 <ST7789_Init>

  DHT11_Init(); // Initialize the DHT11 module
 800166e:	f7ff fd01 	bl	8001074 <DHT11_Init>

  float temp = 0.0f;
 8001672:	f04f 0300 	mov.w	r3, #0
 8001676:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float hum = 0.0f;
 8001678:	f04f 0300 	mov.w	r3, #0
 800167c:	63bb      	str	r3, [r7, #56]	@ 0x38
  char display_buffer[50];

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800167e:	2000      	movs	r0, #0
 8001680:	f000 ff5c 	bl	800253c <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8001684:	2001      	movs	r0, #1
 8001686:	f000 ff59 	bl	800253c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800168a:	2002      	movs	r0, #2
 800168c:	f000 ff56 	bl	800253c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8001690:	2101      	movs	r1, #1
 8001692:	2000      	movs	r0, #0
 8001694:	f000 ffe2 	bl	800265c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8001698:	4b3e      	ldr	r3, [pc, #248]	@ (8001794 <main+0x158>)
 800169a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800169e:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80016a0:	4b3c      	ldr	r3, [pc, #240]	@ (8001794 <main+0x158>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80016a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001794 <main+0x158>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80016ac:	4b39      	ldr	r3, [pc, #228]	@ (8001794 <main+0x158>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80016b2:	4b38      	ldr	r3, [pc, #224]	@ (8001794 <main+0x158>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80016b8:	4936      	ldr	r1, [pc, #216]	@ (8001794 <main+0x158>)
 80016ba:	2000      	movs	r0, #0
 80016bc:	f001 f868 	bl	8002790 <BSP_COM_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <main+0x8e>
  {
    Error_Handler();
 80016c6:	f000 f8ef 	bl	80018a8 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
		if (DHT11_Read_Data(&temp, &hum) == 0) {
 80016ca:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80016ce:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80016d2:	4611      	mov	r1, r2
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff fcdf 	bl	8001098 <DHT11_Read_Data>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d144      	bne.n	800176a <main+0x12e>
			// Data read successfully
			// You can now display temp and hum on your ST7789 LCD
			ST7789_WriteString(35, 50, "Temperature:", &Font20, ST7789_WHITE, ST7789_BLACK);
 80016e0:	2300      	movs	r3, #0
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016e8:	9300      	str	r3, [sp, #0]
 80016ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001798 <main+0x15c>)
 80016ec:	4a2b      	ldr	r2, [pc, #172]	@ (800179c <main+0x160>)
 80016ee:	2132      	movs	r1, #50	@ 0x32
 80016f0:	2023      	movs	r0, #35	@ 0x23
 80016f2:	f000 fc41 	bl	8001f78 <ST7789_WriteString>
			sprintf(display_buffer, "%.1f C", temp);
 80016f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7fe ff29 	bl	8000550 <__aeabi_f2d>
 80016fe:	4602      	mov	r2, r0
 8001700:	460b      	mov	r3, r1
 8001702:	1d38      	adds	r0, r7, #4
 8001704:	4926      	ldr	r1, [pc, #152]	@ (80017a0 <main+0x164>)
 8001706:	f009 fc83 	bl	800b010 <siprintf>
			ST7789_WriteString(80, 80, display_buffer, &Font20, ST7789_WHITE, ST7789_BLACK);
 800170a:	1d3a      	adds	r2, r7, #4
 800170c:	2300      	movs	r3, #0
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	4b20      	ldr	r3, [pc, #128]	@ (8001798 <main+0x15c>)
 8001718:	2150      	movs	r1, #80	@ 0x50
 800171a:	2050      	movs	r0, #80	@ 0x50
 800171c:	f000 fc2c 	bl	8001f78 <ST7789_WriteString>

			ST7789_WriteString(55, 130, "Humidity:", &Font20, ST7789_WHITE, ST7789_BLACK);
 8001720:	2300      	movs	r3, #0
 8001722:	9301      	str	r3, [sp, #4]
 8001724:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	4b1b      	ldr	r3, [pc, #108]	@ (8001798 <main+0x15c>)
 800172c:	4a1d      	ldr	r2, [pc, #116]	@ (80017a4 <main+0x168>)
 800172e:	2182      	movs	r1, #130	@ 0x82
 8001730:	2037      	movs	r0, #55	@ 0x37
 8001732:	f000 fc21 	bl	8001f78 <ST7789_WriteString>
			sprintf(display_buffer, "%.1f %%", hum);
 8001736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe ff09 	bl	8000550 <__aeabi_f2d>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	1d38      	adds	r0, r7, #4
 8001744:	4918      	ldr	r1, [pc, #96]	@ (80017a8 <main+0x16c>)
 8001746:	f009 fc63 	bl	800b010 <siprintf>
			ST7789_WriteString(80, 160, display_buffer, &Font20, ST7789_WHITE, ST7789_BLACK);
 800174a:	1d3a      	adds	r2, r7, #4
 800174c:	2300      	movs	r3, #0
 800174e:	9301      	str	r3, [sp, #4]
 8001750:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	4b10      	ldr	r3, [pc, #64]	@ (8001798 <main+0x15c>)
 8001758:	21a0      	movs	r1, #160	@ 0xa0
 800175a:	2050      	movs	r0, #80	@ 0x50
 800175c:	f000 fc0c 	bl	8001f78 <ST7789_WriteString>

			HAL_Delay(2000); // Read every 2 seconds
 8001760:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001764:	f001 f944 	bl	80029f0 <HAL_Delay>
 8001768:	e7af      	b.n	80016ca <main+0x8e>
		} else {
			// Error reading data
			ST7789_WriteString(20, 20, "DHT11 Error", &Font24, ST7789_RED, ST7789_BLACK);
 800176a:	2300      	movs	r3, #0
 800176c:	9301      	str	r3, [sp, #4]
 800176e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001772:	9300      	str	r3, [sp, #0]
 8001774:	4b0d      	ldr	r3, [pc, #52]	@ (80017ac <main+0x170>)
 8001776:	4a0e      	ldr	r2, [pc, #56]	@ (80017b0 <main+0x174>)
 8001778:	2114      	movs	r1, #20
 800177a:	2014      	movs	r0, #20
 800177c:	f000 fbfc 	bl	8001f78 <ST7789_WriteString>
			HAL_Delay(500); // Wait and retry
 8001780:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001784:	f001 f934 	bl	80029f0 <HAL_Delay>
		if (DHT11_Read_Data(&temp, &hum) == 0) {
 8001788:	e79f      	b.n	80016ca <main+0x8e>
 800178a:	bf00      	nop
 800178c:	20000364 	.word	0x20000364
 8001790:	20000280 	.word	0x20000280
 8001794:	20000270 	.word	0x20000270
 8001798:	20000000 	.word	0x20000000
 800179c:	0800d450 	.word	0x0800d450
 80017a0:	0800d460 	.word	0x0800d460
 80017a4:	0800d468 	.word	0x0800d468
 80017a8:	0800d474 	.word	0x0800d474
 80017ac:	20000008 	.word	0x20000008
 80017b0:	0800d47c 	.word	0x0800d47c

080017b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b09e      	sub	sp, #120	@ 0x78
 80017b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ba:	f107 0318 	add.w	r3, r7, #24
 80017be:	2260      	movs	r2, #96	@ 0x60
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f009 fd08 	bl	800b1d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017c8:	463b      	mov	r3, r7
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
 80017d0:	609a      	str	r2, [r3, #8]
 80017d2:	60da      	str	r2, [r3, #12]
 80017d4:	611a      	str	r2, [r3, #16]
 80017d6:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80017d8:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80017dc:	f002 fd0a 	bl	80041f4 <HAL_PWREx_ControlVoltageScaling>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <SystemClock_Config+0x36>
  {
    Error_Handler();
 80017e6:	f000 f85f 	bl	80018a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017ea:	2302      	movs	r3, #2
 80017ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017f4:	2310      	movs	r3, #16
 80017f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017f8:	2302      	movs	r3, #2
 80017fa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017fc:	2302      	movs	r3, #2
 80017fe:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8001800:	2300      	movs	r3, #0
 8001802:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001804:	2301      	movs	r3, #1
 8001806:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001808:	230a      	movs	r3, #10
 800180a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 800180c:	2302      	movs	r3, #2
 800180e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001810:	2302      	movs	r3, #2
 8001812:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8001814:	2301      	movs	r3, #1
 8001816:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8001818:	230c      	movs	r3, #12
 800181a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800181c:	2300      	movs	r3, #0
 800181e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001820:	f107 0318 	add.w	r3, r7, #24
 8001824:	4618      	mov	r0, r3
 8001826:	f002 fde1 	bl	80043ec <HAL_RCC_OscConfig>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001830:	f000 f83a 	bl	80018a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001834:	231f      	movs	r3, #31
 8001836:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001838:	2303      	movs	r3, #3
 800183a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800183c:	2300      	movs	r3, #0
 800183e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001840:	2300      	movs	r3, #0
 8001842:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001844:	2300      	movs	r3, #0
 8001846:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800184c:	463b      	mov	r3, r7
 800184e:	2104      	movs	r1, #4
 8001850:	4618      	mov	r0, r3
 8001852:	f003 fca7 	bl	80051a4 <HAL_RCC_ClockConfig>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800185c:	f000 f824 	bl	80018a8 <Error_Handler>
  }
}
 8001860:	bf00      	nop
 8001862:	3778      	adds	r7, #120	@ 0x78
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 800186c:	f002 fdae 	bl	80043cc <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8001870:	2002      	movs	r0, #2
 8001872:	f002 fd4b 	bl	800430c <HAL_PWREx_ConfigSupply>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <SystemPower_Config+0x18>
  {
    Error_Handler();
 800187c:	f000 f814 	bl	80018a8 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}

08001884 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a04      	ldr	r2, [pc, #16]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d101      	bne.n	800189a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001896:	f001 f88b 	bl	80029b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40014800 	.word	0x40014800

080018a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018ac:	b672      	cpsid	i
}
 80018ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <Error_Handler+0x8>

080018b4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018c4:	4b31      	ldr	r3, [pc, #196]	@ (800198c <MX_SPI1_Init+0xd8>)
 80018c6:	4a32      	ldr	r2, [pc, #200]	@ (8001990 <MX_SPI1_Init+0xdc>)
 80018c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018ca:	4b30      	ldr	r3, [pc, #192]	@ (800198c <MX_SPI1_Init+0xd8>)
 80018cc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80018d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018d2:	4b2e      	ldr	r3, [pc, #184]	@ (800198c <MX_SPI1_Init+0xd8>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018d8:	4b2c      	ldr	r3, [pc, #176]	@ (800198c <MX_SPI1_Init+0xd8>)
 80018da:	2207      	movs	r2, #7
 80018dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80018de:	4b2b      	ldr	r3, [pc, #172]	@ (800198c <MX_SPI1_Init+0xd8>)
 80018e0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018e4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80018e6:	4b29      	ldr	r3, [pc, #164]	@ (800198c <MX_SPI1_Init+0xd8>)
 80018e8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018ee:	4b27      	ldr	r3, [pc, #156]	@ (800198c <MX_SPI1_Init+0xd8>)
 80018f0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80018f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80018f6:	4b25      	ldr	r3, [pc, #148]	@ (800198c <MX_SPI1_Init+0xd8>)
 80018f8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80018fc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018fe:	4b23      	ldr	r3, [pc, #140]	@ (800198c <MX_SPI1_Init+0xd8>)
 8001900:	2200      	movs	r2, #0
 8001902:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001904:	4b21      	ldr	r3, [pc, #132]	@ (800198c <MX_SPI1_Init+0xd8>)
 8001906:	2200      	movs	r2, #0
 8001908:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800190a:	4b20      	ldr	r3, [pc, #128]	@ (800198c <MX_SPI1_Init+0xd8>)
 800190c:	2200      	movs	r2, #0
 800190e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8001910:	4b1e      	ldr	r3, [pc, #120]	@ (800198c <MX_SPI1_Init+0xd8>)
 8001912:	2207      	movs	r2, #7
 8001914:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001916:	4b1d      	ldr	r3, [pc, #116]	@ (800198c <MX_SPI1_Init+0xd8>)
 8001918:	2200      	movs	r2, #0
 800191a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800191c:	4b1b      	ldr	r3, [pc, #108]	@ (800198c <MX_SPI1_Init+0xd8>)
 800191e:	2200      	movs	r2, #0
 8001920:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001922:	4b1a      	ldr	r3, [pc, #104]	@ (800198c <MX_SPI1_Init+0xd8>)
 8001924:	2200      	movs	r2, #0
 8001926:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001928:	4b18      	ldr	r3, [pc, #96]	@ (800198c <MX_SPI1_Init+0xd8>)
 800192a:	2200      	movs	r2, #0
 800192c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800192e:	4b17      	ldr	r3, [pc, #92]	@ (800198c <MX_SPI1_Init+0xd8>)
 8001930:	2200      	movs	r2, #0
 8001932:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001934:	4b15      	ldr	r3, [pc, #84]	@ (800198c <MX_SPI1_Init+0xd8>)
 8001936:	2200      	movs	r2, #0
 8001938:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800193a:	4b14      	ldr	r3, [pc, #80]	@ (800198c <MX_SPI1_Init+0xd8>)
 800193c:	2200      	movs	r2, #0
 800193e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001940:	4b12      	ldr	r3, [pc, #72]	@ (800198c <MX_SPI1_Init+0xd8>)
 8001942:	2200      	movs	r2, #0
 8001944:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001946:	4b11      	ldr	r3, [pc, #68]	@ (800198c <MX_SPI1_Init+0xd8>)
 8001948:	2200      	movs	r2, #0
 800194a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800194c:	4b0f      	ldr	r3, [pc, #60]	@ (800198c <MX_SPI1_Init+0xd8>)
 800194e:	2200      	movs	r2, #0
 8001950:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001952:	480e      	ldr	r0, [pc, #56]	@ (800198c <MX_SPI1_Init+0xd8>)
 8001954:	f006 fcc6 	bl	80082e4 <HAL_SPI_Init>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_SPI1_Init+0xae>
  {
    Error_Handler();
 800195e:	f7ff ffa3 	bl	80018a8 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001962:	2300      	movs	r3, #0
 8001964:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001966:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800196a:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001970:	1d3b      	adds	r3, r7, #4
 8001972:	4619      	mov	r1, r3
 8001974:	4805      	ldr	r0, [pc, #20]	@ (800198c <MX_SPI1_Init+0xd8>)
 8001976:	f007 fae8 	bl	8008f4a <HAL_SPIEx_SetConfigAutonomousMode>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_SPI1_Init+0xd0>
  {
    Error_Handler();
 8001980:	f7ff ff92 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001984:	bf00      	nop
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000280 	.word	0x20000280
 8001990:	40013000 	.word	0x40013000

08001994 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b0ba      	sub	sp, #232	@ 0xe8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019ac:	f107 0310 	add.w	r3, r7, #16
 80019b0:	22c0      	movs	r2, #192	@ 0xc0
 80019b2:	2100      	movs	r1, #0
 80019b4:	4618      	mov	r0, r3
 80019b6:	f009 fc0f 	bl	800b1d8 <memset>
  if(spiHandle->Instance==SPI1)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a2b      	ldr	r2, [pc, #172]	@ (8001a6c <HAL_SPI_MspInit+0xd8>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d14e      	bne.n	8001a62 <HAL_SPI_MspInit+0xce>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80019c4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80019c8:	f04f 0300 	mov.w	r3, #0
 80019cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 80019d0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80019d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019d8:	f107 0310 	add.w	r3, r7, #16
 80019dc:	4618      	mov	r0, r3
 80019de:	f003 ffe9 	bl	80059b4 <HAL_RCCEx_PeriphCLKConfig>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 80019e8:	f7ff ff5e 	bl	80018a8 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019ec:	4b20      	ldr	r3, [pc, #128]	@ (8001a70 <HAL_SPI_MspInit+0xdc>)
 80019ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80019f2:	4a1f      	ldr	r2, [pc, #124]	@ (8001a70 <HAL_SPI_MspInit+0xdc>)
 80019f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019f8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80019fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001a70 <HAL_SPI_MspInit+0xdc>)
 80019fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001a02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0a:	4b19      	ldr	r3, [pc, #100]	@ (8001a70 <HAL_SPI_MspInit+0xdc>)
 8001a0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a10:	4a17      	ldr	r2, [pc, #92]	@ (8001a70 <HAL_SPI_MspInit+0xdc>)
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a1a:	4b15      	ldr	r3, [pc, #84]	@ (8001a70 <HAL_SPI_MspInit+0xdc>)
 8001a1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a28:	23e0      	movs	r3, #224	@ 0xe0
 8001a2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2e:	2302      	movs	r3, #2
 8001a30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a34:	2300      	movs	r3, #0
 8001a36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a40:	2305      	movs	r3, #5
 8001a42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a46:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4809      	ldr	r0, [pc, #36]	@ (8001a74 <HAL_SPI_MspInit+0xe0>)
 8001a4e:	f001 f9f9 	bl	8002e44 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001a52:	2200      	movs	r2, #0
 8001a54:	2100      	movs	r1, #0
 8001a56:	203b      	movs	r0, #59	@ 0x3b
 8001a58:	f001 f8a6 	bl	8002ba8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001a5c:	203b      	movs	r0, #59	@ 0x3b
 8001a5e:	f001 f8bd 	bl	8002bdc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a62:	bf00      	nop
 8001a64:	37e8      	adds	r7, #232	@ 0xe8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40013000 	.word	0x40013000
 8001a70:	46020c00 	.word	0x46020c00
 8001a74:	42020000 	.word	0x42020000

08001a78 <ST7789_Select>:

// Global SPI handle pointer
SPI_HandleTypeDef *hspi_st7789;

// Internal functions
static void ST7789_Select() {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7789_CS_GPIO_Port, ST7789_CS_Pin, GPIO_PIN_RESET);
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	2110      	movs	r1, #16
 8001a80:	4802      	ldr	r0, [pc, #8]	@ (8001a8c <ST7789_Select+0x14>)
 8001a82:	f001 fbd7 	bl	8003234 <HAL_GPIO_WritePin>
}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	42020000 	.word	0x42020000

08001a90 <ST7789_Unselect>:

static void ST7789_Unselect() {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7789_CS_GPIO_Port, ST7789_CS_Pin, GPIO_PIN_SET);
 8001a94:	2201      	movs	r2, #1
 8001a96:	2110      	movs	r1, #16
 8001a98:	4802      	ldr	r0, [pc, #8]	@ (8001aa4 <ST7789_Unselect+0x14>)
 8001a9a:	f001 fbcb 	bl	8003234 <HAL_GPIO_WritePin>
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	42020000 	.word	0x42020000

08001aa8 <ST7789_WriteCommand>:

void ST7789_WriteCommand(uint8_t cmd) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
    ST7789_Select();
 8001ab2:	f7ff ffe1 	bl	8001a78 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_GPIO_Port, ST7789_DC_Pin, GPIO_PIN_RESET); // Command mode
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2101      	movs	r1, #1
 8001aba:	4808      	ldr	r0, [pc, #32]	@ (8001adc <ST7789_WriteCommand+0x34>)
 8001abc:	f001 fbba 	bl	8003234 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hspi_st7789, &cmd, 1, HAL_MAX_DELAY);
 8001ac0:	4b07      	ldr	r3, [pc, #28]	@ (8001ae0 <ST7789_WriteCommand+0x38>)
 8001ac2:	6818      	ldr	r0, [r3, #0]
 8001ac4:	1df9      	adds	r1, r7, #7
 8001ac6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001aca:	2201      	movs	r2, #1
 8001acc:	f006 fd20 	bl	8008510 <HAL_SPI_Transmit>
    ST7789_Unselect();
 8001ad0:	f7ff ffde 	bl	8001a90 <ST7789_Unselect>
}
 8001ad4:	bf00      	nop
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	42020400 	.word	0x42020400
 8001ae0:	20000310 	.word	0x20000310

08001ae4 <ST7789_WriteData>:

void ST7789_WriteData(uint8_t *buff, size_t buff_size) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	6039      	str	r1, [r7, #0]
    ST7789_Select();
 8001aee:	f7ff ffc3 	bl	8001a78 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_GPIO_Port, ST7789_DC_Pin, GPIO_PIN_SET); // Data mode
 8001af2:	2201      	movs	r2, #1
 8001af4:	2101      	movs	r1, #1
 8001af6:	4809      	ldr	r0, [pc, #36]	@ (8001b1c <ST7789_WriteData+0x38>)
 8001af8:	f001 fb9c 	bl	8003234 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hspi_st7789, buff, buff_size, HAL_MAX_DELAY);
 8001afc:	4b08      	ldr	r3, [pc, #32]	@ (8001b20 <ST7789_WriteData+0x3c>)
 8001afe:	6818      	ldr	r0, [r3, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b08:	6879      	ldr	r1, [r7, #4]
 8001b0a:	f006 fd01 	bl	8008510 <HAL_SPI_Transmit>
    ST7789_Unselect();
 8001b0e:	f7ff ffbf 	bl	8001a90 <ST7789_Unselect>
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	42020400 	.word	0x42020400
 8001b20:	20000310 	.word	0x20000310

08001b24 <ST7789_SetAddressWindow>:

void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8001b24:	b590      	push	{r4, r7, lr}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4604      	mov	r4, r0
 8001b2c:	4608      	mov	r0, r1
 8001b2e:	4611      	mov	r1, r2
 8001b30:	461a      	mov	r2, r3
 8001b32:	4623      	mov	r3, r4
 8001b34:	80fb      	strh	r3, [r7, #6]
 8001b36:	4603      	mov	r3, r0
 8001b38:	80bb      	strh	r3, [r7, #4]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	807b      	strh	r3, [r7, #2]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	803b      	strh	r3, [r7, #0]
    // --- KEY MODIFICATION FOR 240x280 DISPLAY ---
    // For 240x280 ST7789V2, typically a Y-offset is needed.
    // The controller is 240x320, but the panel is 240x280.
    // This centers the 280 pixels vertically within the 320-pixel frame.
    uint16_t y_hardware_offset = 20; // 20 pixels for a 240x280 display
 8001b42:	2314      	movs	r3, #20
 8001b44:	81fb      	strh	r3, [r7, #14]
    // No X-offset for 240-width displays
    // uint16_t x_hardware_offset = 0; // Or remove this line if it was added for 170x320
    // x0 += x_hardware_offset;
    // x1 += x_hardware_offset;

    y0 += y_hardware_offset;
 8001b46:	88ba      	ldrh	r2, [r7, #4]
 8001b48:	89fb      	ldrh	r3, [r7, #14]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	80bb      	strh	r3, [r7, #4]
    y1 += y_hardware_offset;
 8001b4e:	883a      	ldrh	r2, [r7, #0]
 8001b50:	89fb      	ldrh	r3, [r7, #14]
 8001b52:	4413      	add	r3, r2
 8001b54:	803b      	strh	r3, [r7, #0]
    // --- END OF KEY MODIFICATION ---

    uint8_t data[4];

    // Column Address Set (CASET)
    ST7789_WriteCommand(ST7789_CASET);
 8001b56:	202a      	movs	r0, #42	@ 0x2a
 8001b58:	f7ff ffa6 	bl	8001aa8 <ST7789_WriteCommand>
    data[0] = (x0 >> 8) & 0xFF;
 8001b5c:	88fb      	ldrh	r3, [r7, #6]
 8001b5e:	0a1b      	lsrs	r3, r3, #8
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	723b      	strb	r3, [r7, #8]
    data[1] = x0 & 0xFF;
 8001b66:	88fb      	ldrh	r3, [r7, #6]
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	727b      	strb	r3, [r7, #9]
    data[2] = (x1 >> 8) & 0xFF;
 8001b6c:	887b      	ldrh	r3, [r7, #2]
 8001b6e:	0a1b      	lsrs	r3, r3, #8
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	72bb      	strb	r3, [r7, #10]
    data[3] = x1 & 0xFF;
 8001b76:	887b      	ldrh	r3, [r7, #2]
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	72fb      	strb	r3, [r7, #11]
    ST7789_WriteData(data, 4);
 8001b7c:	f107 0308 	add.w	r3, r7, #8
 8001b80:	2104      	movs	r1, #4
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff ffae 	bl	8001ae4 <ST7789_WriteData>

    // Row Address Set (RASET)
    ST7789_WriteCommand(ST7789_RASET);
 8001b88:	202b      	movs	r0, #43	@ 0x2b
 8001b8a:	f7ff ff8d 	bl	8001aa8 <ST7789_WriteCommand>
    data[0] = (y0 >> 8) & 0xFF;
 8001b8e:	88bb      	ldrh	r3, [r7, #4]
 8001b90:	0a1b      	lsrs	r3, r3, #8
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	723b      	strb	r3, [r7, #8]
    data[1] = y0 & 0xFF;
 8001b98:	88bb      	ldrh	r3, [r7, #4]
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	727b      	strb	r3, [r7, #9]
    data[2] = (y1 >> 8) & 0xFF;
 8001b9e:	883b      	ldrh	r3, [r7, #0]
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	72bb      	strb	r3, [r7, #10]
    data[3] = y1 & 0xFF;
 8001ba8:	883b      	ldrh	r3, [r7, #0]
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	72fb      	strb	r3, [r7, #11]
    ST7789_WriteData(data, 4);
 8001bae:	f107 0308 	add.w	r3, r7, #8
 8001bb2:	2104      	movs	r1, #4
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff ff95 	bl	8001ae4 <ST7789_WriteData>

    ST7789_WriteCommand(ST7789_RAMWR); // Memory Write
 8001bba:	202c      	movs	r0, #44	@ 0x2c
 8001bbc:	f7ff ff74 	bl	8001aa8 <ST7789_WriteCommand>
}
 8001bc0:	bf00      	nop
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd90      	pop	{r4, r7, pc}

08001bc8 <ST7789_Init>:

void ST7789_Init(SPI_HandleTypeDef *hspi) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
    hspi_st7789 = hspi;
 8001bd0:	4a30      	ldr	r2, [pc, #192]	@ (8001c94 <ST7789_Init+0xcc>)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6013      	str	r3, [r2, #0]

    // Hardware Reset
    HAL_GPIO_WritePin(ST7789_RST_GPIO_Port, ST7789_RST_Pin, GPIO_PIN_SET);
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	2101      	movs	r1, #1
 8001bda:	482f      	ldr	r0, [pc, #188]	@ (8001c98 <ST7789_Init+0xd0>)
 8001bdc:	f001 fb2a 	bl	8003234 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001be0:	200a      	movs	r0, #10
 8001be2:	f000 ff05 	bl	80029f0 <HAL_Delay>
    HAL_GPIO_WritePin(ST7789_RST_GPIO_Port, ST7789_RST_Pin, GPIO_PIN_RESET);
 8001be6:	2200      	movs	r2, #0
 8001be8:	2101      	movs	r1, #1
 8001bea:	482b      	ldr	r0, [pc, #172]	@ (8001c98 <ST7789_Init+0xd0>)
 8001bec:	f001 fb22 	bl	8003234 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001bf0:	200a      	movs	r0, #10
 8001bf2:	f000 fefd 	bl	80029f0 <HAL_Delay>
    HAL_GPIO_WritePin(ST7789_RST_GPIO_Port, ST7789_RST_Pin, GPIO_PIN_SET);
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	2101      	movs	r1, #1
 8001bfa:	4827      	ldr	r0, [pc, #156]	@ (8001c98 <ST7789_Init+0xd0>)
 8001bfc:	f001 fb1a 	bl	8003234 <HAL_GPIO_WritePin>
    HAL_Delay(120); // Wait for reset to complete
 8001c00:	2078      	movs	r0, #120	@ 0x78
 8001c02:	f000 fef5 	bl	80029f0 <HAL_Delay>

    // Backlight ON
    ST7789_SetBacklight(1);
 8001c06:	2001      	movs	r0, #1
 8001c08:	f000 f9f6 	bl	8001ff8 <ST7789_SetBacklight>
    HAL_Delay(10);
 8001c0c:	200a      	movs	r0, #10
 8001c0e:	f000 feef 	bl	80029f0 <HAL_Delay>

    // Initial sequence for ST7789V2 (common for 1.69inch)
    ST7789_WriteCommand(ST7789_SWRESET); // Software reset
 8001c12:	2001      	movs	r0, #1
 8001c14:	f7ff ff48 	bl	8001aa8 <ST7789_WriteCommand>
    HAL_Delay(150);
 8001c18:	2096      	movs	r0, #150	@ 0x96
 8001c1a:	f000 fee9 	bl	80029f0 <HAL_Delay>

    ST7789_WriteCommand(ST7789_SLPOUT);  // Exit sleep
 8001c1e:	2011      	movs	r0, #17
 8001c20:	f7ff ff42 	bl	8001aa8 <ST7789_WriteCommand>
    HAL_Delay(10);
 8001c24:	200a      	movs	r0, #10
 8001c26:	f000 fee3 	bl	80029f0 <HAL_Delay>

    ST7789_WriteCommand(ST7789_COLMOD);  // Set color mode
 8001c2a:	203a      	movs	r0, #58	@ 0x3a
 8001c2c:	f7ff ff3c 	bl	8001aa8 <ST7789_WriteCommand>
    uint8_t data_colmod[] = {0x05};      // 16-bit color (RGB565)
 8001c30:	2305      	movs	r3, #5
 8001c32:	733b      	strb	r3, [r7, #12]
    ST7789_WriteData(data_colmod, 1);
 8001c34:	f107 030c 	add.w	r3, r7, #12
 8001c38:	2101      	movs	r1, #1
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff ff52 	bl	8001ae4 <ST7789_WriteData>
    HAL_Delay(10);
 8001c40:	200a      	movs	r0, #10
 8001c42:	f000 fed5 	bl	80029f0 <HAL_Delay>

    ST7789_WriteCommand(ST7789_MADCTL);  // Memory Data Access Control
 8001c46:	2036      	movs	r0, #54	@ 0x36
 8001c48:	f7ff ff2e 	bl	8001aa8 <ST7789_WriteCommand>
    uint8_t data_madctl[] = {0x00};      // Default: MX=0, MY=0, MV=0, ML=0, RGB=0 (Portrait, top-to-bottom, left-to-right)
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	723b      	strb	r3, [r7, #8]
    // 0x60: MV + MX (90deg landscape)
    // 0xA0: MY + MV (270deg landscape)
    // 0xC0: MY + MX + MV + ML (Portrait, 180deg)
    // For 1.69" often 0x00 or 0x60 (landscape)
    // Let's use 0x00 for initial portrait and add rotation function.
    ST7789_WriteData(data_madctl, 1);
 8001c50:	f107 0308 	add.w	r3, r7, #8
 8001c54:	2101      	movs	r1, #1
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff ff44 	bl	8001ae4 <ST7789_WriteData>
    HAL_Delay(10);
 8001c5c:	200a      	movs	r0, #10
 8001c5e:	f000 fec7 	bl	80029f0 <HAL_Delay>
    //
    // ST7789_WriteCommand(0xB7); // Gate Control
    // uint8_t data_gate[] = {0x35};
    // ST7789_WriteData(data_gate, 1);

    ST7789_WriteCommand(ST7789_INVON);   // Inversion ON
 8001c62:	2021      	movs	r0, #33	@ 0x21
 8001c64:	f7ff ff20 	bl	8001aa8 <ST7789_WriteCommand>
    HAL_Delay(10);
 8001c68:	200a      	movs	r0, #10
 8001c6a:	f000 fec1 	bl	80029f0 <HAL_Delay>

    ST7789_WriteCommand(ST7789_NORON);   // Normal display mode
 8001c6e:	2013      	movs	r0, #19
 8001c70:	f7ff ff1a 	bl	8001aa8 <ST7789_WriteCommand>
    HAL_Delay(10);
 8001c74:	200a      	movs	r0, #10
 8001c76:	f000 febb 	bl	80029f0 <HAL_Delay>

    ST7789_WriteCommand(ST7789_DISPON);  // Display ON
 8001c7a:	2029      	movs	r0, #41	@ 0x29
 8001c7c:	f7ff ff14 	bl	8001aa8 <ST7789_WriteCommand>
    HAL_Delay(120);
 8001c80:	2078      	movs	r0, #120	@ 0x78
 8001c82:	f000 feb5 	bl	80029f0 <HAL_Delay>

    // Initial fill to black
    ST7789_FillScreen(ST7789_BLACK);
 8001c86:	2000      	movs	r0, #0
 8001c88:	f000 f808 	bl	8001c9c <ST7789_FillScreen>
}
 8001c8c:	bf00      	nop
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	20000310 	.word	0x20000310
 8001c98:	42020800 	.word	0x42020800

08001c9c <ST7789_FillScreen>:

void ST7789_FillScreen(uint16_t color) {
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af02      	add	r7, sp, #8
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	80fb      	strh	r3, [r7, #6]
    ST7789_FillRectangle(0, 0, ST7789_WIDTH, ST7789_HEIGHT, color);
 8001ca6:	88fb      	ldrh	r3, [r7, #6]
 8001ca8:	9300      	str	r3, [sp, #0]
 8001caa:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8001cae:	22f0      	movs	r2, #240	@ 0xf0
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	f000 f83c 	bl	8001d30 <ST7789_FillRectangle>
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <ST7789_DrawPixel>:

void ST7789_DrawPixel(int16_t x, int16_t y, uint16_t color) {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	80fb      	strh	r3, [r7, #6]
 8001cca:	460b      	mov	r3, r1
 8001ccc:	80bb      	strh	r3, [r7, #4]
 8001cce:	4613      	mov	r3, r2
 8001cd0:	807b      	strh	r3, [r7, #2]
    if ((x < 0) || (x >= ST7789_WIDTH) || (y < 0) || (y >= ST7789_HEIGHT)) return;
 8001cd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	db25      	blt.n	8001d26 <ST7789_DrawPixel+0x66>
 8001cda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cde:	2bef      	cmp	r3, #239	@ 0xef
 8001ce0:	dc21      	bgt.n	8001d26 <ST7789_DrawPixel+0x66>
 8001ce2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	db1d      	blt.n	8001d26 <ST7789_DrawPixel+0x66>
 8001cea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001cee:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8001cf2:	da18      	bge.n	8001d26 <ST7789_DrawPixel+0x66>
    ST7789_SetAddressWindow(x, y, x + 1, y + 1);
 8001cf4:	88f8      	ldrh	r0, [r7, #6]
 8001cf6:	88b9      	ldrh	r1, [r7, #4]
 8001cf8:	88fb      	ldrh	r3, [r7, #6]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	88bb      	ldrh	r3, [r7, #4]
 8001d00:	3301      	adds	r3, #1
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	f7ff ff0e 	bl	8001b24 <ST7789_SetAddressWindow>
    uint8_t data[2];
    data[0] = (uint8_t)(color >> 8);
 8001d08:	887b      	ldrh	r3, [r7, #2]
 8001d0a:	0a1b      	lsrs	r3, r3, #8
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	733b      	strb	r3, [r7, #12]
    data[1] = (uint8_t)(color & 0xFF);
 8001d12:	887b      	ldrh	r3, [r7, #2]
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	737b      	strb	r3, [r7, #13]
    ST7789_WriteData(data, 2);
 8001d18:	f107 030c 	add.w	r3, r7, #12
 8001d1c:	2102      	movs	r1, #2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fee0 	bl	8001ae4 <ST7789_WriteData>
 8001d24:	e000      	b.n	8001d28 <ST7789_DrawPixel+0x68>
    if ((x < 0) || (x >= ST7789_WIDTH) || (y < 0) || (y >= ST7789_HEIGHT)) return;
 8001d26:	bf00      	nop
}
 8001d28:	3710      	adds	r7, #16
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
	...

08001d30 <ST7789_FillRectangle>:

void ST7789_FillRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color) {
 8001d30:	b590      	push	{r4, r7, lr}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4604      	mov	r4, r0
 8001d38:	4608      	mov	r0, r1
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	4623      	mov	r3, r4
 8001d40:	80fb      	strh	r3, [r7, #6]
 8001d42:	4603      	mov	r3, r0
 8001d44:	80bb      	strh	r3, [r7, #4]
 8001d46:	460b      	mov	r3, r1
 8001d48:	807b      	strh	r3, [r7, #2]
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	803b      	strh	r3, [r7, #0]
    if ((x >= ST7789_WIDTH) || (y >= ST7789_HEIGHT)) return;
 8001d4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d52:	2bef      	cmp	r3, #239	@ 0xef
 8001d54:	dc5a      	bgt.n	8001e0c <ST7789_FillRectangle+0xdc>
 8001d56:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001d5a:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8001d5e:	da55      	bge.n	8001e0c <ST7789_FillRectangle+0xdc>
    if ((x + w - 1) >= ST7789_WIDTH) w = ST7789_WIDTH - x;
 8001d60:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d64:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d68:	4413      	add	r3, r2
 8001d6a:	2bf0      	cmp	r3, #240	@ 0xf0
 8001d6c:	dd04      	ble.n	8001d78 <ST7789_FillRectangle+0x48>
 8001d6e:	88fb      	ldrh	r3, [r7, #6]
 8001d70:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001d74:	b29b      	uxth	r3, r3
 8001d76:	807b      	strh	r3, [r7, #2]
    if ((y + h - 1) >= ST7789_HEIGHT) h = ST7789_HEIGHT - y;
 8001d78:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001d7c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001d80:	4413      	add	r3, r2
 8001d82:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8001d86:	dd04      	ble.n	8001d92 <ST7789_FillRectangle+0x62>
 8001d88:	88bb      	ldrh	r3, [r7, #4]
 8001d8a:	f5c3 738c 	rsb	r3, r3, #280	@ 0x118
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	803b      	strh	r3, [r7, #0]

    ST7789_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001d92:	88f8      	ldrh	r0, [r7, #6]
 8001d94:	88b9      	ldrh	r1, [r7, #4]
 8001d96:	88fa      	ldrh	r2, [r7, #6]
 8001d98:	887b      	ldrh	r3, [r7, #2]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	b29c      	uxth	r4, r3
 8001da2:	88ba      	ldrh	r2, [r7, #4]
 8001da4:	883b      	ldrh	r3, [r7, #0]
 8001da6:	4413      	add	r3, r2
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	3b01      	subs	r3, #1
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	4622      	mov	r2, r4
 8001db0:	f7ff feb8 	bl	8001b24 <ST7789_SetAddressWindow>

    uint8_t data[2];
    data[0] = (uint8_t)(color >> 8);
 8001db4:	8c3b      	ldrh	r3, [r7, #32]
 8001db6:	0a1b      	lsrs	r3, r3, #8
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)(color & 0xFF);
 8001dbe:	8c3b      	ldrh	r3, [r7, #32]
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	727b      	strb	r3, [r7, #9]

    uint32_t i = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60fb      	str	r3, [r7, #12]
    ST7789_Select();
 8001dc8:	f7ff fe56 	bl	8001a78 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_GPIO_Port, ST7789_DC_Pin, GPIO_PIN_SET); // Data mode
 8001dcc:	2201      	movs	r2, #1
 8001dce:	2101      	movs	r1, #1
 8001dd0:	4810      	ldr	r0, [pc, #64]	@ (8001e14 <ST7789_FillRectangle+0xe4>)
 8001dd2:	f001 fa2f 	bl	8003234 <HAL_GPIO_WritePin>

    // Transmit in chunks if the buffer is large, or just directly
    for (i = 0; i < (uint32_t)w * h; i++) {
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	e00b      	b.n	8001df4 <ST7789_FillRectangle+0xc4>
        HAL_SPI_Transmit(hspi_st7789, data, 2, HAL_MAX_DELAY);
 8001ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e18 <ST7789_FillRectangle+0xe8>)
 8001dde:	6818      	ldr	r0, [r3, #0]
 8001de0:	f107 0108 	add.w	r1, r7, #8
 8001de4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001de8:	2202      	movs	r2, #2
 8001dea:	f006 fb91 	bl	8008510 <HAL_SPI_Transmit>
    for (i = 0; i < (uint32_t)w * h; i++) {
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	3301      	adds	r3, #1
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001df8:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001dfc:	fb02 f303 	mul.w	r3, r2, r3
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d3ea      	bcc.n	8001ddc <ST7789_FillRectangle+0xac>
    }
    ST7789_Unselect();
 8001e06:	f7ff fe43 	bl	8001a90 <ST7789_Unselect>
 8001e0a:	e000      	b.n	8001e0e <ST7789_FillRectangle+0xde>
    if ((x >= ST7789_WIDTH) || (y >= ST7789_HEIGHT)) return;
 8001e0c:	bf00      	nop
}
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd90      	pop	{r4, r7, pc}
 8001e14:	42020400 	.word	0x42020400
 8001e18:	20000310 	.word	0x20000310

08001e1c <ST7789_DrawChar>:
        if (e2 < dy) { err += dx; y0 += sy; }
    }
}

// Corrected ST7789_DrawChar in st7789.c
void ST7789_DrawChar(int16_t x, int16_t y, char ch, const sFONT *font, uint16_t color, uint16_t background_color) {
 8001e1c:	b590      	push	{r4, r7, lr}
 8001e1e:	b08f      	sub	sp, #60	@ 0x3c
 8001e20:	af02      	add	r7, sp, #8
 8001e22:	607b      	str	r3, [r7, #4]
 8001e24:	4603      	mov	r3, r0
 8001e26:	81fb      	strh	r3, [r7, #14]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	81bb      	strh	r3, [r7, #12]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	72fb      	strb	r3, [r7, #11]

    // Calculate bytes per character
    uint16_t bytes_per_row = (font->Width + 7) / 8;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	889b      	ldrh	r3, [r3, #4]
 8001e34:	3307      	adds	r3, #7
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	da00      	bge.n	8001e3c <ST7789_DrawChar+0x20>
 8001e3a:	3307      	adds	r3, #7
 8001e3c:	10db      	asrs	r3, r3, #3
 8001e3e:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t bytes_per_char = bytes_per_row * font->Height;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	88db      	ldrh	r3, [r3, #6]
 8001e44:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001e46:	fb12 f303 	smulbb	r3, r2, r3
 8001e4a:	843b      	strh	r3, [r7, #32]

    // Check if ch is within the font's supported range
    if (ch < FONT_START_ASCII || ch > FONT_END_ASCII) {
 8001e4c:	7afb      	ldrb	r3, [r7, #11]
 8001e4e:	2b1f      	cmp	r3, #31
 8001e50:	d902      	bls.n	8001e58 <ST7789_DrawChar+0x3c>
 8001e52:	7afb      	ldrb	r3, [r7, #11]
 8001e54:	2b7e      	cmp	r3, #126	@ 0x7e
 8001e56:	d910      	bls.n	8001e7a <ST7789_DrawChar+0x5e>
        // You can choose to draw a blank space for unsupported characters
        // Or draw a specific placeholder character like '?'
        // For now, let's just draw a blank rectangle (using background_color)
        ST7789_FillRectangle(x, y, font->Width, font->Height, background_color);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	889b      	ldrh	r3, [r3, #4]
 8001e5c:	b21a      	sxth	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	88db      	ldrh	r3, [r3, #6]
 8001e62:	b21c      	sxth	r4, r3
 8001e64:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001e68:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001e6c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001e70:	9300      	str	r3, [sp, #0]
 8001e72:	4623      	mov	r3, r4
 8001e74:	f7ff ff5c 	bl	8001d30 <ST7789_FillRectangle>
        return;
 8001e78:	e07b      	b.n	8001f72 <ST7789_DrawChar+0x156>
    }

    uint16_t char_index = ch - FONT_START_ASCII;
 8001e7a:	7afb      	ldrb	r3, [r7, #11]
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	3b20      	subs	r3, #32
 8001e80:	83fb      	strh	r3, [r7, #30]

    // Get a pointer to the start of the character's data
    const uint8_t *char_data = font->table + (char_index * bytes_per_char);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	8bfa      	ldrh	r2, [r7, #30]
 8001e88:	8c39      	ldrh	r1, [r7, #32]
 8001e8a:	fb01 f202 	mul.w	r2, r1, r2
 8001e8e:	4413      	add	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]

    // Draw the character
    for (int y_px = 0; y_px < font->Height; y_px++) {
 8001e92:	2300      	movs	r3, #0
 8001e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e96:	e066      	b.n	8001f66 <ST7789_DrawChar+0x14a>
		for (int x_byte = 0; x_byte < bytes_per_row; x_byte++) {
 8001e98:	2300      	movs	r3, #0
 8001e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e9c:	e05c      	b.n	8001f58 <ST7789_DrawChar+0x13c>
			// Get the byte of data for the current row and 8-pixel segment
			uint8_t byte_data = char_data[y_px * bytes_per_row + x_byte];
 8001e9e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001ea0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ea2:	fb03 f202 	mul.w	r2, r3, r2
 8001ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ea8:	4413      	add	r3, r2
 8001eaa:	461a      	mov	r2, r3
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	4413      	add	r3, r2
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	75fb      	strb	r3, [r7, #23]

			// Iterate through the 8 bits of the current byte
			for (int x_bit = 0; x_bit < 8; x_bit++) {
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001eb8:	e048      	b.n	8001f4c <ST7789_DrawChar+0x130>
				// Calculate the absolute X coordinate on the display for the current pixel
				// x: starting X for the character
				// (x_byte * 8): offset for the current 8-bit segment
				// x_bit: offset for the current pixel within the 8-bit segment (0 for leftmost, 7 for rightmost)
				int16_t current_x = x + (x_byte * 8) + x_bit;
 8001eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	00db      	lsls	r3, r3, #3
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	89fb      	ldrh	r3, [r7, #14]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	4413      	add	r3, r2
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	82bb      	strh	r3, [r7, #20]

				// Calculate the relative X coordinate within the character's full bitmap
				// This is used for boundary checking against font->Width
				int16_t char_pixel_offset_x = (x_byte * 8) + x_bit;
 8001ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	4413      	add	r3, r2
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	827b      	strh	r3, [r7, #18]

				// Only draw if this pixel is within the defined width of the character
				if (char_pixel_offset_x < font->Width) {
 8001ee4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	8892      	ldrh	r2, [r2, #4]
 8001eec:	4293      	cmp	r3, r2
 8001eee:	da2a      	bge.n	8001f46 <ST7789_DrawChar+0x12a>
					// Example:
					// x_bit=0 (leftmost pixel) -> (byte_data >> 7) & 0x01 (reads MSB)
					// x_bit=1                  -> (byte_data >> 6) & 0x01
					// ...
					// x_bit=7 (rightmost pixel) -> (byte_data >> 0) & 0x01 (reads LSB)
					if ((byte_data >> (7 - x_bit)) & 0x01) { // This is the common MSB-first extraction
 8001ef0:	7dfa      	ldrb	r2, [r7, #23]
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef4:	f1c3 0307 	rsb	r3, r3, #7
 8001ef8:	fa42 f303 	asr.w	r3, r2, r3
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d00d      	beq.n	8001f20 <ST7789_DrawChar+0x104>
						ST7789_DrawPixel(current_x, y + y_px, color);
 8001f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f06:	b29a      	uxth	r2, r3
 8001f08:	89bb      	ldrh	r3, [r7, #12]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	b219      	sxth	r1, r3
 8001f10:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8001f14:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff fed1 	bl	8001cc0 <ST7789_DrawPixel>
 8001f1e:	e012      	b.n	8001f46 <ST7789_DrawChar+0x12a>
					} else {
						if (background_color != color) {
 8001f20:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8001f24:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d00c      	beq.n	8001f46 <ST7789_DrawChar+0x12a>
							ST7789_DrawPixel(current_x, y + y_px, background_color);
 8001f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	89bb      	ldrh	r3, [r7, #12]
 8001f32:	4413      	add	r3, r2
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	b219      	sxth	r1, r3
 8001f38:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8001f3c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff febd 	bl	8001cc0 <ST7789_DrawPixel>
			for (int x_bit = 0; x_bit < 8; x_bit++) {
 8001f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f48:	3301      	adds	r3, #1
 8001f4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4e:	2b07      	cmp	r3, #7
 8001f50:	ddb3      	ble.n	8001eba <ST7789_DrawChar+0x9e>
		for (int x_byte = 0; x_byte < bytes_per_row; x_byte++) {
 8001f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f54:	3301      	adds	r3, #1
 8001f56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f58:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001f5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	db9e      	blt.n	8001e9e <ST7789_DrawChar+0x82>
    for (int y_px = 0; y_px < font->Height; y_px++) {
 8001f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f62:	3301      	adds	r3, #1
 8001f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	88db      	ldrh	r3, [r3, #6]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	db92      	blt.n	8001e98 <ST7789_DrawChar+0x7c>
					}
				}
			}
		}
	}
}
 8001f72:	3734      	adds	r7, #52	@ 0x34
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd90      	pop	{r4, r7, pc}

08001f78 <ST7789_WriteString>:
        // Move to the next character in the string
        str++;
    }
}

void ST7789_WriteString(int16_t x, int16_t y, const char* str, const sFONT *font, uint16_t color, uint16_t bgcolor) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af02      	add	r7, sp, #8
 8001f7e:	60ba      	str	r2, [r7, #8]
 8001f80:	607b      	str	r3, [r7, #4]
 8001f82:	4603      	mov	r3, r0
 8001f84:	81fb      	strh	r3, [r7, #14]
 8001f86:	460b      	mov	r3, r1
 8001f88:	81bb      	strh	r3, [r7, #12]
    while (*str) {
 8001f8a:	e02b      	b.n	8001fe4 <ST7789_WriteString+0x6c>
        if (x + font->Width >= ST7789_WIDTH) { // Wrap text if it exceeds screen width
 8001f8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	8892      	ldrh	r2, [r2, #4]
 8001f94:	4413      	add	r3, r2
 8001f96:	2bef      	cmp	r3, #239	@ 0xef
 8001f98:	dd0f      	ble.n	8001fba <ST7789_WriteString+0x42>
            x = 0;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	81fb      	strh	r3, [r7, #14]
            y += font->Height;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	88da      	ldrh	r2, [r3, #6]
 8001fa2:	89bb      	ldrh	r3, [r7, #12]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	81bb      	strh	r3, [r7, #12]
            if (y + font->Height >= ST7789_HEIGHT) break; // Don't draw if going off screen
 8001faa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	88d2      	ldrh	r2, [r2, #6]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8001fb8:	da19      	bge.n	8001fee <ST7789_WriteString+0x76>
        }
        ST7789_DrawChar(x, y, *str++, font, color, bgcolor);
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	1c5a      	adds	r2, r3, #1
 8001fbe:	60ba      	str	r2, [r7, #8]
 8001fc0:	781a      	ldrb	r2, [r3, #0]
 8001fc2:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001fc6:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001fca:	8bbb      	ldrh	r3, [r7, #28]
 8001fcc:	9301      	str	r3, [sp, #4]
 8001fce:	8b3b      	ldrh	r3, [r7, #24]
 8001fd0:	9300      	str	r3, [sp, #0]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f7ff ff22 	bl	8001e1c <ST7789_DrawChar>
        x += font->Width;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	889a      	ldrh	r2, [r3, #4]
 8001fdc:	89fb      	ldrh	r3, [r7, #14]
 8001fde:	4413      	add	r3, r2
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	81fb      	strh	r3, [r7, #14]
    while (*str) {
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d1cf      	bne.n	8001f8c <ST7789_WriteString+0x14>
    }
}
 8001fec:	e000      	b.n	8001ff0 <ST7789_WriteString+0x78>
            if (y + font->Height >= ST7789_HEIGHT) break; // Don't draw if going off screen
 8001fee:	bf00      	nop
}
 8001ff0:	bf00      	nop
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <ST7789_SetBacklight>:

void ST7789_DisplayOff(void) {
    ST7789_WriteCommand(ST7789_DISPOFF);
}

void ST7789_SetBacklight(uint8_t state) {
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	71fb      	strb	r3, [r7, #7]
    if (state) {
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d005      	beq.n	8002014 <ST7789_SetBacklight+0x1c>
        HAL_GPIO_WritePin(ST7789_BL_GPIO_Port, ST7789_BL_Pin, GPIO_PIN_SET);
 8002008:	2201      	movs	r2, #1
 800200a:	2102      	movs	r1, #2
 800200c:	4806      	ldr	r0, [pc, #24]	@ (8002028 <ST7789_SetBacklight+0x30>)
 800200e:	f001 f911 	bl	8003234 <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(ST7789_BL_GPIO_Port, ST7789_BL_Pin, GPIO_PIN_RESET);
    }
}
 8002012:	e004      	b.n	800201e <ST7789_SetBacklight+0x26>
        HAL_GPIO_WritePin(ST7789_BL_GPIO_Port, ST7789_BL_Pin, GPIO_PIN_RESET);
 8002014:	2200      	movs	r2, #0
 8002016:	2102      	movs	r1, #2
 8002018:	4803      	ldr	r0, [pc, #12]	@ (8002028 <ST7789_SetBacklight+0x30>)
 800201a:	f001 f90b 	bl	8003234 <HAL_GPIO_WritePin>
}
 800201e:	bf00      	nop
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	42020400 	.word	0x42020400

0800202c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002032:	4b0b      	ldr	r3, [pc, #44]	@ (8002060 <HAL_MspInit+0x34>)
 8002034:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002038:	4a09      	ldr	r2, [pc, #36]	@ (8002060 <HAL_MspInit+0x34>)
 800203a:	f043 0304 	orr.w	r3, r3, #4
 800203e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002042:	4b07      	ldr	r3, [pc, #28]	@ (8002060 <HAL_MspInit+0x34>)
 8002044:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002048:	f003 0304 	and.w	r3, r3, #4
 800204c:	607b      	str	r3, [r7, #4]
 800204e:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8002050:	2004      	movs	r0, #4
 8002052:	f000 fd9e 	bl	8002b92 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	46020c00 	.word	0x46020c00

08002064 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08e      	sub	sp, #56	@ 0x38
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800206c:	2300      	movs	r3, #0
 800206e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8002070:	2300      	movs	r3, #0
 8002072:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8002074:	4b2e      	ldr	r3, [pc, #184]	@ (8002130 <HAL_InitTick+0xcc>)
 8002076:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800207a:	4a2d      	ldr	r2, [pc, #180]	@ (8002130 <HAL_InitTick+0xcc>)
 800207c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002080:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002084:	4b2a      	ldr	r3, [pc, #168]	@ (8002130 <HAL_InitTick+0xcc>)
 8002086:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800208a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002092:	f107 0210 	add.w	r2, r7, #16
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4611      	mov	r1, r2
 800209c:	4618      	mov	r0, r3
 800209e:	f003 fbcb 	bl	8005838 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80020a2:	f003 fba1 	bl	80057e8 <HAL_RCC_GetPCLK2Freq>
 80020a6:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020aa:	4a22      	ldr	r2, [pc, #136]	@ (8002134 <HAL_InitTick+0xd0>)
 80020ac:	fba2 2303 	umull	r2, r3, r2, r3
 80020b0:	0c9b      	lsrs	r3, r3, #18
 80020b2:	3b01      	subs	r3, #1
 80020b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80020b6:	4b20      	ldr	r3, [pc, #128]	@ (8002138 <HAL_InitTick+0xd4>)
 80020b8:	4a20      	ldr	r2, [pc, #128]	@ (800213c <HAL_InitTick+0xd8>)
 80020ba:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80020bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002138 <HAL_InitTick+0xd4>)
 80020be:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020c2:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80020c4:	4a1c      	ldr	r2, [pc, #112]	@ (8002138 <HAL_InitTick+0xd4>)
 80020c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020c8:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 80020ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002138 <HAL_InitTick+0xd4>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d0:	4b19      	ldr	r3, [pc, #100]	@ (8002138 <HAL_InitTick+0xd4>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 80020d6:	4818      	ldr	r0, [pc, #96]	@ (8002138 <HAL_InitTick+0xd4>)
 80020d8:	f006 ff78 	bl	8008fcc <HAL_TIM_Base_Init>
 80020dc:	4603      	mov	r3, r0
 80020de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 80020e2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d118      	bne.n	800211c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 80020ea:	4813      	ldr	r0, [pc, #76]	@ (8002138 <HAL_InitTick+0xd4>)
 80020ec:	f007 f85e 	bl	80091ac <HAL_TIM_Base_Start_IT>
 80020f0:	4603      	mov	r3, r0
 80020f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 80020f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d10e      	bne.n	800211c <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2b0f      	cmp	r3, #15
 8002102:	d808      	bhi.n	8002116 <HAL_InitTick+0xb2>
      {
        /* Enable the TIM17 global Interrupt */
        HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority, 0U);
 8002104:	2200      	movs	r2, #0
 8002106:	6879      	ldr	r1, [r7, #4]
 8002108:	2047      	movs	r0, #71	@ 0x47
 800210a:	f000 fd4d 	bl	8002ba8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800210e:	4a0c      	ldr	r2, [pc, #48]	@ (8002140 <HAL_InitTick+0xdc>)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6013      	str	r3, [r2, #0]
 8002114:	e002      	b.n	800211c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 800211c:	2047      	movs	r0, #71	@ 0x47
 800211e:	f000 fd5d 	bl	8002bdc <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 8002122:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002126:	4618      	mov	r0, r3
 8002128:	3738      	adds	r7, #56	@ 0x38
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	46020c00 	.word	0x46020c00
 8002134:	431bde83 	.word	0x431bde83
 8002138:	20000314 	.word	0x20000314
 800213c:	40014800 	.word	0x40014800
 8002140:	20000030 	.word	0x20000030

08002144 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002148:	bf00      	nop
 800214a:	e7fd      	b.n	8002148 <NMI_Handler+0x4>

0800214c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002150:	bf00      	nop
 8002152:	e7fd      	b.n	8002150 <HardFault_Handler+0x4>

08002154 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002158:	bf00      	nop
 800215a:	e7fd      	b.n	8002158 <MemManage_Handler+0x4>

0800215c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002160:	bf00      	nop
 8002162:	e7fd      	b.n	8002160 <BusFault_Handler+0x4>

08002164 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002168:	bf00      	nop
 800216a:	e7fd      	b.n	8002168 <UsageFault_Handler+0x4>

0800216c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002170:	bf00      	nop
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800217a:	b480      	push	{r7}
 800217c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800218c:	bf00      	nop
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr

08002196 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002196:	b480      	push	{r7}
 8002198:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800219a:	bf00      	nop
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_Pin);
 80021a8:	2002      	movs	r0, #2
 80021aa:	f001 f85b 	bl	8003264 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80021ae:	bf00      	nop
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80021b6:	2000      	movs	r0, #0
 80021b8:	f000 fac8 	bl	800274c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 80021bc:	bf00      	nop
 80021be:	bd80      	pop	{r7, pc}

080021c0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 Event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80021c4:	4802      	ldr	r0, [pc, #8]	@ (80021d0 <I2C1_EV_IRQHandler+0x10>)
 80021c6:	f001 f924 	bl	8003412 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	2000021c 	.word	0x2000021c

080021d4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 Error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80021d8:	4802      	ldr	r0, [pc, #8]	@ (80021e4 <I2C1_ER_IRQHandler+0x10>)
 80021da:	f001 f934 	bl	8003446 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	2000021c 	.word	0x2000021c

080021e8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80021ec:	4802      	ldr	r0, [pc, #8]	@ (80021f8 <SPI1_IRQHandler+0x10>)
 80021ee:	f006 fba3 	bl	8008938 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20000280 	.word	0x20000280

080021fc <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002200:	4802      	ldr	r0, [pc, #8]	@ (800220c <TIM17_IRQHandler+0x10>)
 8002202:	f007 f873 	bl	80092ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000314 	.word	0x20000314

08002210 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return 1;
 8002214:	2301      	movs	r3, #1
}
 8002216:	4618      	mov	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <_kill>:

int _kill(int pid, int sig)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800222a:	f008 ffdd 	bl	800b1e8 <__errno>
 800222e:	4603      	mov	r3, r0
 8002230:	2216      	movs	r2, #22
 8002232:	601a      	str	r2, [r3, #0]
  return -1;
 8002234:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002238:	4618      	mov	r0, r3
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <_exit>:

void _exit (int status)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002248:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff ffe7 	bl	8002220 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002252:	bf00      	nop
 8002254:	e7fd      	b.n	8002252 <_exit+0x12>

08002256 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b086      	sub	sp, #24
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
 8002266:	e00a      	b.n	800227e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002268:	f3af 8000 	nop.w
 800226c:	4601      	mov	r1, r0
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	1c5a      	adds	r2, r3, #1
 8002272:	60ba      	str	r2, [r7, #8]
 8002274:	b2ca      	uxtb	r2, r1
 8002276:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	3301      	adds	r3, #1
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	697a      	ldr	r2, [r7, #20]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	429a      	cmp	r2, r3
 8002284:	dbf0      	blt.n	8002268 <_read+0x12>
  }

  return len;
 8002286:	687b      	ldr	r3, [r7, #4]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3718      	adds	r7, #24
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]
 80022a0:	e009      	b.n	80022b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	1c5a      	adds	r2, r3, #1
 80022a6:	60ba      	str	r2, [r7, #8]
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f000 fad4 	bl	8002858 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	3301      	adds	r3, #1
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	dbf1      	blt.n	80022a2 <_write+0x12>
  }
  return len;
 80022be:	687b      	ldr	r3, [r7, #4]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <_close>:

int _close(int file)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022f0:	605a      	str	r2, [r3, #4]
  return 0;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <_isatty>:

int _isatty(int file)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002308:	2301      	movs	r3, #1
}
 800230a:	4618      	mov	r0, r3
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002316:	b480      	push	{r7}
 8002318:	b085      	sub	sp, #20
 800231a:	af00      	add	r7, sp, #0
 800231c:	60f8      	str	r0, [r7, #12]
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002338:	4a14      	ldr	r2, [pc, #80]	@ (800238c <_sbrk+0x5c>)
 800233a:	4b15      	ldr	r3, [pc, #84]	@ (8002390 <_sbrk+0x60>)
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002344:	4b13      	ldr	r3, [pc, #76]	@ (8002394 <_sbrk+0x64>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d102      	bne.n	8002352 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800234c:	4b11      	ldr	r3, [pc, #68]	@ (8002394 <_sbrk+0x64>)
 800234e:	4a12      	ldr	r2, [pc, #72]	@ (8002398 <_sbrk+0x68>)
 8002350:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002352:	4b10      	ldr	r3, [pc, #64]	@ (8002394 <_sbrk+0x64>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4413      	add	r3, r2
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	429a      	cmp	r2, r3
 800235e:	d207      	bcs.n	8002370 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002360:	f008 ff42 	bl	800b1e8 <__errno>
 8002364:	4603      	mov	r3, r0
 8002366:	220c      	movs	r2, #12
 8002368:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800236a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800236e:	e009      	b.n	8002384 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002370:	4b08      	ldr	r3, [pc, #32]	@ (8002394 <_sbrk+0x64>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002376:	4b07      	ldr	r3, [pc, #28]	@ (8002394 <_sbrk+0x64>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4413      	add	r3, r2
 800237e:	4a05      	ldr	r2, [pc, #20]	@ (8002394 <_sbrk+0x64>)
 8002380:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002382:	68fb      	ldr	r3, [r7, #12]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	200c0000 	.word	0x200c0000
 8002390:	00000400 	.word	0x00000400
 8002394:	20000360 	.word	0x20000360
 8002398:	200005a8 	.word	0x200005a8

0800239c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023a0:	4b18      	ldr	r3, [pc, #96]	@ (8002404 <SystemInit+0x68>)
 80023a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023a6:	4a17      	ldr	r2, [pc, #92]	@ (8002404 <SystemInit+0x68>)
 80023a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80023b0:	4b15      	ldr	r3, [pc, #84]	@ (8002408 <SystemInit+0x6c>)
 80023b2:	2201      	movs	r2, #1
 80023b4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80023b6:	4b14      	ldr	r3, [pc, #80]	@ (8002408 <SystemInit+0x6c>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80023bc:	4b12      	ldr	r3, [pc, #72]	@ (8002408 <SystemInit+0x6c>)
 80023be:	2200      	movs	r2, #0
 80023c0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80023c2:	4b11      	ldr	r3, [pc, #68]	@ (8002408 <SystemInit+0x6c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80023c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002408 <SystemInit+0x6c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002408 <SystemInit+0x6c>)
 80023ce:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80023d2:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80023d6:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80023d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002408 <SystemInit+0x6c>)
 80023da:	2200      	movs	r2, #0
 80023dc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80023de:	4b0a      	ldr	r3, [pc, #40]	@ (8002408 <SystemInit+0x6c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a09      	ldr	r2, [pc, #36]	@ (8002408 <SystemInit+0x6c>)
 80023e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023e8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80023ea:	4b07      	ldr	r3, [pc, #28]	@ (8002408 <SystemInit+0x6c>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80023f0:	4b04      	ldr	r3, [pc, #16]	@ (8002404 <SystemInit+0x68>)
 80023f2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80023f6:	609a      	str	r2, [r3, #8]
  #endif
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	e000ed00 	.word	0xe000ed00
 8002408:	46020c00 	.word	0x46020c00

0800240c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b088      	sub	sp, #32
 8002410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002412:	f107 0310 	add.w	r3, r7, #16
 8002416:	2200      	movs	r2, #0
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	605a      	str	r2, [r3, #4]
 800241c:	609a      	str	r2, [r3, #8]
 800241e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002420:	1d3b      	adds	r3, r7, #4
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	605a      	str	r2, [r3, #4]
 8002428:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800242a:	4b1e      	ldr	r3, [pc, #120]	@ (80024a4 <MX_TIM2_Init+0x98>)
 800242c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002430:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 159;
 8002432:	4b1c      	ldr	r3, [pc, #112]	@ (80024a4 <MX_TIM2_Init+0x98>)
 8002434:	229f      	movs	r2, #159	@ 0x9f
 8002436:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002438:	4b1a      	ldr	r3, [pc, #104]	@ (80024a4 <MX_TIM2_Init+0x98>)
 800243a:	2200      	movs	r2, #0
 800243c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800243e:	4b19      	ldr	r3, [pc, #100]	@ (80024a4 <MX_TIM2_Init+0x98>)
 8002440:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002444:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002446:	4b17      	ldr	r3, [pc, #92]	@ (80024a4 <MX_TIM2_Init+0x98>)
 8002448:	2200      	movs	r2, #0
 800244a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244c:	4b15      	ldr	r3, [pc, #84]	@ (80024a4 <MX_TIM2_Init+0x98>)
 800244e:	2200      	movs	r2, #0
 8002450:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002452:	4814      	ldr	r0, [pc, #80]	@ (80024a4 <MX_TIM2_Init+0x98>)
 8002454:	f006 fdba 	bl	8008fcc <HAL_TIM_Base_Init>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800245e:	f7ff fa23 	bl	80018a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002462:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002466:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002468:	f107 0310 	add.w	r3, r7, #16
 800246c:	4619      	mov	r1, r3
 800246e:	480d      	ldr	r0, [pc, #52]	@ (80024a4 <MX_TIM2_Init+0x98>)
 8002470:	f007 f88c 	bl	800958c <HAL_TIM_ConfigClockSource>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800247a:	f7ff fa15 	bl	80018a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800247e:	2300      	movs	r3, #0
 8002480:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002482:	2300      	movs	r3, #0
 8002484:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002486:	1d3b      	adds	r3, r7, #4
 8002488:	4619      	mov	r1, r3
 800248a:	4806      	ldr	r0, [pc, #24]	@ (80024a4 <MX_TIM2_Init+0x98>)
 800248c:	f007 fba6 	bl	8009bdc <HAL_TIMEx_MasterConfigSynchronization>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002496:	f7ff fa07 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800249a:	bf00      	nop
 800249c:	3720      	adds	r7, #32
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000364 	.word	0x20000364

080024a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024b8:	d10e      	bne.n	80024d8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024ba:	4b0a      	ldr	r3, [pc, #40]	@ (80024e4 <HAL_TIM_Base_MspInit+0x3c>)
 80024bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80024c0:	4a08      	ldr	r2, [pc, #32]	@ (80024e4 <HAL_TIM_Base_MspInit+0x3c>)
 80024c2:	f043 0301 	orr.w	r3, r3, #1
 80024c6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80024ca:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <HAL_TIM_Base_MspInit+0x3c>)
 80024cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80024d8:	bf00      	nop
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	46020c00 	.word	0x46020c00

080024e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80024e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002520 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80024ec:	f7ff ff56 	bl	800239c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80024f0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80024f2:	e003      	b.n	80024fc <LoopCopyDataInit>

080024f4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80024f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002524 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80024f6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80024f8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80024fa:	3104      	adds	r1, #4

080024fc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80024fc:	480a      	ldr	r0, [pc, #40]	@ (8002528 <LoopForever+0xa>)
	ldr	r3, =_edata
 80024fe:	4b0b      	ldr	r3, [pc, #44]	@ (800252c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002500:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002502:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002504:	d3f6      	bcc.n	80024f4 <CopyDataInit>
	ldr	r2, =_sbss
 8002506:	4a0a      	ldr	r2, [pc, #40]	@ (8002530 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002508:	e002      	b.n	8002510 <LoopFillZerobss>

0800250a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800250a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800250c:	f842 3b04 	str.w	r3, [r2], #4

08002510 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002510:	4b08      	ldr	r3, [pc, #32]	@ (8002534 <LoopForever+0x16>)
	cmp	r2, r3
 8002512:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002514:	d3f9      	bcc.n	800250a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002516:	f008 fe6d 	bl	800b1f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800251a:	f7ff f88f 	bl	800163c <main>

0800251e <LoopForever>:

LoopForever:
    b LoopForever
 800251e:	e7fe      	b.n	800251e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002520:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8002524:	0801029c 	.word	0x0801029c
	ldr	r0, =_sdata
 8002528:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800252c:	20000200 	.word	0x20000200
	ldr	r2, =_sbss
 8002530:	20000200 	.word	0x20000200
	ldr	r3, = _ebss
 8002534:	200005a4 	.word	0x200005a4

08002538 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002538:	e7fe      	b.n	8002538 <ADC1_IRQHandler>
	...

0800253c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08e      	sub	sp, #56	@ 0x38
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002546:	2300      	movs	r3, #0
 8002548:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
 800254a:	2300      	movs	r3, #0
 800254c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 800254e:	79fb      	ldrb	r3, [r7, #7]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d009      	beq.n	8002568 <BSP_LED_Init+0x2c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
 8002554:	79fb      	ldrb	r3, [r7, #7]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d006      	beq.n	8002568 <BSP_LED_Init+0x2c>
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	2b02      	cmp	r3, #2
 800255e:	d003      	beq.n	8002568 <BSP_LED_Init+0x2c>
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002560:	f06f 0301 	mvn.w	r3, #1
 8002564:	637b      	str	r3, [r7, #52]	@ 0x34
 8002566:	e06e      	b.n	8002646 <BSP_LED_Init+0x10a>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d10f      	bne.n	800258e <BSP_LED_Init+0x52>
    {
      LED2_GPIO_CLK_ENABLE();
 800256e:	4b38      	ldr	r3, [pc, #224]	@ (8002650 <BSP_LED_Init+0x114>)
 8002570:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002574:	4a36      	ldr	r2, [pc, #216]	@ (8002650 <BSP_LED_Init+0x114>)
 8002576:	f043 0302 	orr.w	r3, r3, #2
 800257a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800257e:	4b34      	ldr	r3, [pc, #208]	@ (8002650 <BSP_LED_Init+0x114>)
 8002580:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002584:	f003 0302 	and.w	r3, r3, #2
 8002588:	61bb      	str	r3, [r7, #24]
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	e046      	b.n	800261c <BSP_LED_Init+0xe0>
    }
#if defined (USE_NUCLEO_144)
    else if (Led == LED1)
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10f      	bne.n	80025b4 <BSP_LED_Init+0x78>
    {
      LED1_GPIO_CLK_ENABLE();
 8002594:	4b2e      	ldr	r3, [pc, #184]	@ (8002650 <BSP_LED_Init+0x114>)
 8002596:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800259a:	4a2d      	ldr	r2, [pc, #180]	@ (8002650 <BSP_LED_Init+0x114>)
 800259c:	f043 0304 	orr.w	r3, r3, #4
 80025a0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80025a4:	4b2a      	ldr	r3, [pc, #168]	@ (8002650 <BSP_LED_Init+0x114>)
 80025a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025aa:	f003 0304 	and.w	r3, r3, #4
 80025ae:	617b      	str	r3, [r7, #20]
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	e033      	b.n	800261c <BSP_LED_Init+0xe0>
    }
    else /* Led == Led3 */
    {
      /* Enable VddIO2 for Led3 */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025b4:	4b26      	ldr	r3, [pc, #152]	@ (8002650 <BSP_LED_Init+0x114>)
 80025b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025ba:	f003 0304 	and.w	r3, r3, #4
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d110      	bne.n	80025e4 <BSP_LED_Init+0xa8>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80025c2:	4b23      	ldr	r3, [pc, #140]	@ (8002650 <BSP_LED_Init+0x114>)
 80025c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025c8:	4a21      	ldr	r2, [pc, #132]	@ (8002650 <BSP_LED_Init+0x114>)
 80025ca:	f043 0304 	orr.w	r3, r3, #4
 80025ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80025d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002650 <BSP_LED_Init+0x114>)
 80025d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	613b      	str	r3, [r7, #16]
 80025de:	693b      	ldr	r3, [r7, #16]
        pwrenabled = 1U;
 80025e0:	2301      	movs	r3, #1
 80025e2:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      HAL_PWREx_EnableVddIO2();
 80025e4:	f001 fee2 	bl	80043ac <HAL_PWREx_EnableVddIO2>

      if (pwrenabled == 1U)
 80025e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d107      	bne.n	80025fe <BSP_LED_Init+0xc2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80025ee:	4b18      	ldr	r3, [pc, #96]	@ (8002650 <BSP_LED_Init+0x114>)
 80025f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025f4:	4a16      	ldr	r2, [pc, #88]	@ (8002650 <BSP_LED_Init+0x114>)
 80025f6:	f023 0304 	bic.w	r3, r3, #4
 80025fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      LED3_GPIO_CLK_ENABLE();
 80025fe:	4b14      	ldr	r3, [pc, #80]	@ (8002650 <BSP_LED_Init+0x114>)
 8002600:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002604:	4a12      	ldr	r2, [pc, #72]	@ (8002650 <BSP_LED_Init+0x114>)
 8002606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800260a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800260e:	4b10      	ldr	r3, [pc, #64]	@ (8002650 <BSP_LED_Init+0x114>)
 8002610:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002618:	60fb      	str	r3, [r7, #12]
 800261a:	68fb      	ldr	r3, [r7, #12]
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800261c:	79fb      	ldrb	r3, [r7, #7]
 800261e:	4a0d      	ldr	r2, [pc, #52]	@ (8002654 <BSP_LED_Init+0x118>)
 8002620:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002624:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002626:	2301      	movs	r3, #1
 8002628:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800262a:	2300      	movs	r3, #0
 800262c:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800262e:	2303      	movs	r3, #3
 8002630:	62bb      	str	r3, [r7, #40]	@ 0x28

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	4a08      	ldr	r2, [pc, #32]	@ (8002658 <BSP_LED_Init+0x11c>)
 8002636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800263a:	f107 021c 	add.w	r2, r7, #28
 800263e:	4611      	mov	r1, r2
 8002640:	4618      	mov	r0, r3
 8002642:	f000 fbff 	bl	8002e44 <HAL_GPIO_Init>
  }

  return ret;
 8002646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8002648:	4618      	mov	r0, r3
 800264a:	3738      	adds	r7, #56	@ 0x38
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	46020c00 	.word	0x46020c00
 8002654:	0800fe70 	.word	0x0800fe70
 8002658:	20000018 	.word	0x20000018

0800265c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b088      	sub	sp, #32
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	460a      	mov	r2, r1
 8002666:	71fb      	strb	r3, [r7, #7]
 8002668:	4613      	mov	r3, r2
 800266a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 800266c:	4b30      	ldr	r3, [pc, #192]	@ (8002730 <BSP_PB_Init+0xd4>)
 800266e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002672:	4a2f      	ldr	r2, [pc, #188]	@ (8002730 <BSP_PB_Init+0xd4>)
 8002674:	f043 0304 	orr.w	r3, r3, #4
 8002678:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800267c:	4b2c      	ldr	r3, [pc, #176]	@ (8002730 <BSP_PB_Init+0xd4>)
 800267e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800268a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800268e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8002690:	2302      	movs	r3, #2
 8002692:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002694:	2302      	movs	r3, #2
 8002696:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8002698:	79bb      	ldrb	r3, [r7, #6]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d10c      	bne.n	80026b8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800269e:	2300      	movs	r3, #0
 80026a0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80026a2:	79fb      	ldrb	r3, [r7, #7]
 80026a4:	4a23      	ldr	r2, [pc, #140]	@ (8002734 <BSP_PB_Init+0xd8>)
 80026a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026aa:	f107 020c 	add.w	r2, r7, #12
 80026ae:	4611      	mov	r1, r2
 80026b0:	4618      	mov	r0, r3
 80026b2:	f000 fbc7 	bl	8002e44 <HAL_GPIO_Init>
 80026b6:	e036      	b.n	8002726 <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80026b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002738 <BSP_PB_Init+0xdc>)
 80026ba:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	4a1d      	ldr	r2, [pc, #116]	@ (8002734 <BSP_PB_Init+0xd8>)
 80026c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026c4:	f107 020c 	add.w	r2, r7, #12
 80026c8:	4611      	mov	r1, r2
 80026ca:	4618      	mov	r0, r3
 80026cc:	f000 fbba 	bl	8002e44 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80026d0:	79fa      	ldrb	r2, [r7, #7]
 80026d2:	4613      	mov	r3, r2
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	4413      	add	r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	4a18      	ldr	r2, [pc, #96]	@ (800273c <BSP_PB_Init+0xe0>)
 80026dc:	441a      	add	r2, r3
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	4917      	ldr	r1, [pc, #92]	@ (8002740 <BSP_PB_Init+0xe4>)
 80026e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80026e6:	4619      	mov	r1, r3
 80026e8:	4610      	mov	r0, r2
 80026ea:	f000 fb4f 	bl	8002d8c <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80026ee:	79fa      	ldrb	r2, [r7, #7]
 80026f0:	4613      	mov	r3, r2
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	4413      	add	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	4a10      	ldr	r2, [pc, #64]	@ (800273c <BSP_PB_Init+0xe0>)
 80026fa:	1898      	adds	r0, r3, r2
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	4a11      	ldr	r2, [pc, #68]	@ (8002744 <BSP_PB_Init+0xe8>)
 8002700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002704:	461a      	mov	r2, r3
 8002706:	2100      	movs	r1, #0
 8002708:	f000 fb14 	bl	8002d34 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800270c:	2018      	movs	r0, #24
 800270e:	79fb      	ldrb	r3, [r7, #7]
 8002710:	4a0d      	ldr	r2, [pc, #52]	@ (8002748 <BSP_PB_Init+0xec>)
 8002712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002716:	2200      	movs	r2, #0
 8002718:	4619      	mov	r1, r3
 800271a:	f000 fa45 	bl	8002ba8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800271e:	2318      	movs	r3, #24
 8002720:	4618      	mov	r0, r3
 8002722:	f000 fa5b 	bl	8002bdc <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3720      	adds	r7, #32
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	46020c00 	.word	0x46020c00
 8002734:	20000024 	.word	0x20000024
 8002738:	10110000 	.word	0x10110000
 800273c:	200003b0 	.word	0x200003b0
 8002740:	0800fe78 	.word	0x0800fe78
 8002744:	20000028 	.word	0x20000028
 8002748:	2000002c 	.word	0x2000002c

0800274c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	4603      	mov	r3, r0
 8002754:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8002756:	79fa      	ldrb	r2, [r7, #7]
 8002758:	4613      	mov	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	4413      	add	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4a04      	ldr	r2, [pc, #16]	@ (8002774 <BSP_PB_IRQHandler+0x28>)
 8002762:	4413      	add	r3, r2
 8002764:	4618      	mov	r0, r3
 8002766:	f000 fb25 	bl	8002db4 <HAL_EXTI_IRQHandler>
}
 800276a:	bf00      	nop
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	200003b0 	.word	0x200003b0

08002778 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	4603      	mov	r3, r0
 8002780:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
	...

08002790 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	6039      	str	r1, [r7, #0]
 800279a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800279c:	2300      	movs	r3, #0
 800279e:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 80027a0:	79fb      	ldrb	r3, [r7, #7]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d003      	beq.n	80027ae <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80027a6:	f06f 0301 	mvn.w	r3, #1
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	e018      	b.n	80027e0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	2294      	movs	r2, #148	@ 0x94
 80027b2:	fb02 f303 	mul.w	r3, r2, r3
 80027b6:	4a0d      	ldr	r2, [pc, #52]	@ (80027ec <BSP_COM_Init+0x5c>)
 80027b8:	4413      	add	r3, r2
 80027ba:	4618      	mov	r0, r3
 80027bc:	f000 f870 	bl	80028a0 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80027c0:	79fb      	ldrb	r3, [r7, #7]
 80027c2:	2294      	movs	r2, #148	@ 0x94
 80027c4:	fb02 f303 	mul.w	r3, r2, r3
 80027c8:	4a08      	ldr	r2, [pc, #32]	@ (80027ec <BSP_COM_Init+0x5c>)
 80027ca:	4413      	add	r3, r2
 80027cc:	6839      	ldr	r1, [r7, #0]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f000 f80e 	bl	80027f0 <MX_USART1_Init>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d002      	beq.n	80027e0 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80027da:	f06f 0303 	mvn.w	r3, #3
 80027de:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80027e0:	68fb      	ldr	r3, [r7, #12]
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	200003bc 	.word	0x200003bc

080027f0 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 80027fa:	4b16      	ldr	r3, [pc, #88]	@ (8002854 <MX_USART1_Init+0x64>)
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	220c      	movs	r2, #12
 800280e:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	895b      	ldrh	r3, [r3, #10]
 8002814:	461a      	mov	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	891b      	ldrh	r3, [r3, #8]
 8002826:	461a      	mov	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	899b      	ldrh	r3, [r3, #12]
 8002830:	461a      	mov	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800283c:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f007 fad1 	bl	8009dec <HAL_UART_Init>
 800284a:	4603      	mov	r3, r0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	20000014 	.word	0x20000014

08002858 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8002860:	4b09      	ldr	r3, [pc, #36]	@ (8002888 <__io_putchar+0x30>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	461a      	mov	r2, r3
 8002866:	2394      	movs	r3, #148	@ 0x94
 8002868:	fb02 f303 	mul.w	r3, r2, r3
 800286c:	4a07      	ldr	r2, [pc, #28]	@ (800288c <__io_putchar+0x34>)
 800286e:	1898      	adds	r0, r3, r2
 8002870:	1d39      	adds	r1, r7, #4
 8002872:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002876:	2201      	movs	r2, #1
 8002878:	f007 fb12 	bl	8009ea0 <HAL_UART_Transmit>
  return ch;
 800287c:	687b      	ldr	r3, [r7, #4]
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	20000450 	.word	0x20000450
 800288c:	200003bc 	.word	0x200003bc

08002890 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002894:	2000      	movs	r0, #0
 8002896:	f7ff ff6f 	bl	8002778 <BSP_PB_Callback>
}
 800289a:	bf00      	nop
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08a      	sub	sp, #40	@ 0x28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80028a8:	4b27      	ldr	r3, [pc, #156]	@ (8002948 <COM1_MspInit+0xa8>)
 80028aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028ae:	4a26      	ldr	r2, [pc, #152]	@ (8002948 <COM1_MspInit+0xa8>)
 80028b0:	f043 0301 	orr.w	r3, r3, #1
 80028b4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80028b8:	4b23      	ldr	r3, [pc, #140]	@ (8002948 <COM1_MspInit+0xa8>)
 80028ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	613b      	str	r3, [r7, #16]
 80028c4:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80028c6:	4b20      	ldr	r3, [pc, #128]	@ (8002948 <COM1_MspInit+0xa8>)
 80028c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028cc:	4a1e      	ldr	r2, [pc, #120]	@ (8002948 <COM1_MspInit+0xa8>)
 80028ce:	f043 0301 	orr.w	r3, r3, #1
 80028d2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80028d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002948 <COM1_MspInit+0xa8>)
 80028d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80028e4:	4b18      	ldr	r3, [pc, #96]	@ (8002948 <COM1_MspInit+0xa8>)
 80028e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80028ea:	4a17      	ldr	r2, [pc, #92]	@ (8002948 <COM1_MspInit+0xa8>)
 80028ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028f0:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80028f4:	4b14      	ldr	r3, [pc, #80]	@ (8002948 <COM1_MspInit+0xa8>)
 80028f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80028fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028fe:	60bb      	str	r3, [r7, #8]
 8002900:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8002902:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002906:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002908:	2302      	movs	r3, #2
 800290a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800290c:	2302      	movs	r3, #2
 800290e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002910:	2301      	movs	r3, #1
 8002912:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002914:	2307      	movs	r3, #7
 8002916:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002918:	f107 0314 	add.w	r3, r7, #20
 800291c:	4619      	mov	r1, r3
 800291e:	480b      	ldr	r0, [pc, #44]	@ (800294c <COM1_MspInit+0xac>)
 8002920:	f000 fa90 	bl	8002e44 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8002924:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002928:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800292a:	2302      	movs	r3, #2
 800292c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800292e:	2307      	movs	r3, #7
 8002930:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8002932:	f107 0314 	add.w	r3, r7, #20
 8002936:	4619      	mov	r1, r3
 8002938:	4804      	ldr	r0, [pc, #16]	@ (800294c <COM1_MspInit+0xac>)
 800293a:	f000 fa83 	bl	8002e44 <HAL_GPIO_Init>
}
 800293e:	bf00      	nop
 8002940:	3728      	adds	r7, #40	@ 0x28
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	46020c00 	.word	0x46020c00
 800294c:	42020000 	.word	0x42020000

08002950 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002954:	4b12      	ldr	r3, [pc, #72]	@ (80029a0 <HAL_Init+0x50>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a11      	ldr	r2, [pc, #68]	@ (80029a0 <HAL_Init+0x50>)
 800295a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800295e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002960:	2003      	movs	r0, #3
 8002962:	f000 f916 	bl	8002b92 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002966:	f002 fe0f 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 800296a:	4602      	mov	r2, r0
 800296c:	4b0d      	ldr	r3, [pc, #52]	@ (80029a4 <HAL_Init+0x54>)
 800296e:	6a1b      	ldr	r3, [r3, #32]
 8002970:	f003 030f 	and.w	r3, r3, #15
 8002974:	490c      	ldr	r1, [pc, #48]	@ (80029a8 <HAL_Init+0x58>)
 8002976:	5ccb      	ldrb	r3, [r1, r3]
 8002978:	fa22 f303 	lsr.w	r3, r2, r3
 800297c:	4a0b      	ldr	r2, [pc, #44]	@ (80029ac <HAL_Init+0x5c>)
 800297e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002980:	2004      	movs	r0, #4
 8002982:	f000 f939 	bl	8002bf8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002986:	2007      	movs	r0, #7
 8002988:	f7ff fb6c 	bl	8002064 <HAL_InitTick>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e002      	b.n	800299c <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002996:	f7ff fb49 	bl	800202c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40022000 	.word	0x40022000
 80029a4:	46020c00 	.word	0x46020c00
 80029a8:	0800fe18 	.word	0x0800fe18
 80029ac:	20000010 	.word	0x20000010

080029b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80029b4:	4b06      	ldr	r3, [pc, #24]	@ (80029d0 <HAL_IncTick+0x20>)
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	461a      	mov	r2, r3
 80029ba:	4b06      	ldr	r3, [pc, #24]	@ (80029d4 <HAL_IncTick+0x24>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4413      	add	r3, r2
 80029c0:	4a04      	ldr	r2, [pc, #16]	@ (80029d4 <HAL_IncTick+0x24>)
 80029c2:	6013      	str	r3, [r2, #0]
}
 80029c4:	bf00      	nop
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	20000034 	.word	0x20000034
 80029d4:	20000454 	.word	0x20000454

080029d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  return uwTick;
 80029dc:	4b03      	ldr	r3, [pc, #12]	@ (80029ec <HAL_GetTick+0x14>)
 80029de:	681b      	ldr	r3, [r3, #0]
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	20000454 	.word	0x20000454

080029f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029f8:	f7ff ffee 	bl	80029d8 <HAL_GetTick>
 80029fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a08:	d005      	beq.n	8002a16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a34 <HAL_Delay+0x44>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	4413      	add	r3, r2
 8002a14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a16:	bf00      	nop
 8002a18:	f7ff ffde 	bl	80029d8 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d8f7      	bhi.n	8002a18 <HAL_Delay+0x28>
  {
  }
}
 8002a28:	bf00      	nop
 8002a2a:	bf00      	nop
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	20000034 	.word	0x20000034

08002a38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a48:	4b0c      	ldr	r3, [pc, #48]	@ (8002a7c <__NVIC_SetPriorityGrouping+0x44>)
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a54:	4013      	ands	r3, r2
 8002a56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a6a:	4a04      	ldr	r2, [pc, #16]	@ (8002a7c <__NVIC_SetPriorityGrouping+0x44>)
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	60d3      	str	r3, [r2, #12]
}
 8002a70:	bf00      	nop
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	e000ed00 	.word	0xe000ed00

08002a80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a84:	4b04      	ldr	r3, [pc, #16]	@ (8002a98 <__NVIC_GetPriorityGrouping+0x18>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	0a1b      	lsrs	r3, r3, #8
 8002a8a:	f003 0307 	and.w	r3, r3, #7
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	e000ed00 	.word	0xe000ed00

08002a9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	db0b      	blt.n	8002ac6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	f003 021f 	and.w	r2, r3, #31
 8002ab4:	4907      	ldr	r1, [pc, #28]	@ (8002ad4 <__NVIC_EnableIRQ+0x38>)
 8002ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aba:	095b      	lsrs	r3, r3, #5
 8002abc:	2001      	movs	r0, #1
 8002abe:	fa00 f202 	lsl.w	r2, r0, r2
 8002ac2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ac6:	bf00      	nop
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	e000e100 	.word	0xe000e100

08002ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	6039      	str	r1, [r7, #0]
 8002ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	db0a      	blt.n	8002b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	b2da      	uxtb	r2, r3
 8002af0:	490c      	ldr	r1, [pc, #48]	@ (8002b24 <__NVIC_SetPriority+0x4c>)
 8002af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af6:	0112      	lsls	r2, r2, #4
 8002af8:	b2d2      	uxtb	r2, r2
 8002afa:	440b      	add	r3, r1
 8002afc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b00:	e00a      	b.n	8002b18 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	b2da      	uxtb	r2, r3
 8002b06:	4908      	ldr	r1, [pc, #32]	@ (8002b28 <__NVIC_SetPriority+0x50>)
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	f003 030f 	and.w	r3, r3, #15
 8002b0e:	3b04      	subs	r3, #4
 8002b10:	0112      	lsls	r2, r2, #4
 8002b12:	b2d2      	uxtb	r2, r2
 8002b14:	440b      	add	r3, r1
 8002b16:	761a      	strb	r2, [r3, #24]
}
 8002b18:	bf00      	nop
 8002b1a:	370c      	adds	r7, #12
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr
 8002b24:	e000e100 	.word	0xe000e100
 8002b28:	e000ed00 	.word	0xe000ed00

08002b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b089      	sub	sp, #36	@ 0x24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	f1c3 0307 	rsb	r3, r3, #7
 8002b46:	2b04      	cmp	r3, #4
 8002b48:	bf28      	it	cs
 8002b4a:	2304      	movcs	r3, #4
 8002b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	3304      	adds	r3, #4
 8002b52:	2b06      	cmp	r3, #6
 8002b54:	d902      	bls.n	8002b5c <NVIC_EncodePriority+0x30>
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	3b03      	subs	r3, #3
 8002b5a:	e000      	b.n	8002b5e <NVIC_EncodePriority+0x32>
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6a:	43da      	mvns	r2, r3
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	401a      	ands	r2, r3
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b74:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7e:	43d9      	mvns	r1, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b84:	4313      	orrs	r3, r2
         );
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3724      	adds	r7, #36	@ 0x24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr

08002b92 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b082      	sub	sp, #8
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f7ff ff4c 	bl	8002a38 <__NVIC_SetPriorityGrouping>
}
 8002ba0:	bf00      	nop
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b086      	sub	sp, #24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
 8002bb4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002bb6:	f7ff ff63 	bl	8002a80 <__NVIC_GetPriorityGrouping>
 8002bba:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	68b9      	ldr	r1, [r7, #8]
 8002bc0:	6978      	ldr	r0, [r7, #20]
 8002bc2:	f7ff ffb3 	bl	8002b2c <NVIC_EncodePriority>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bcc:	4611      	mov	r1, r2
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff ff82 	bl	8002ad8 <__NVIC_SetPriority>
}
 8002bd4:	bf00      	nop
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff ff56 	bl	8002a9c <__NVIC_EnableIRQ>
}
 8002bf0:	bf00      	nop
 8002bf2:	3708      	adds	r7, #8
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d844      	bhi.n	8002c90 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002c06:	a201      	add	r2, pc, #4	@ (adr r2, 8002c0c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0c:	08002c2f 	.word	0x08002c2f
 8002c10:	08002c4d 	.word	0x08002c4d
 8002c14:	08002c6f 	.word	0x08002c6f
 8002c18:	08002c91 	.word	0x08002c91
 8002c1c:	08002c21 	.word	0x08002c21
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002c20:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a1e      	ldr	r2, [pc, #120]	@ (8002ca0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c26:	f043 0304 	orr.w	r3, r3, #4
 8002c2a:	6013      	str	r3, [r2, #0]
      break;
 8002c2c:	e031      	b.n	8002c92 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a1b      	ldr	r2, [pc, #108]	@ (8002ca0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c34:	f023 0304 	bic.w	r3, r3, #4
 8002c38:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8002c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c40:	4a18      	ldr	r2, [pc, #96]	@ (8002ca4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c42:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002c46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002c4a:	e022      	b.n	8002c92 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002c4c:	4b14      	ldr	r3, [pc, #80]	@ (8002ca0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a13      	ldr	r2, [pc, #76]	@ (8002ca0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c52:	f023 0304 	bic.w	r3, r3, #4
 8002c56:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8002c58:	4b12      	ldr	r3, [pc, #72]	@ (8002ca4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c5e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002c62:	4a10      	ldr	r2, [pc, #64]	@ (8002ca4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c64:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002c6c:	e011      	b.n	8002c92 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a0b      	ldr	r2, [pc, #44]	@ (8002ca0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c74:	f023 0304 	bic.w	r3, r3, #4
 8002c78:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8002c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c80:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002c84:	4a07      	ldr	r2, [pc, #28]	@ (8002ca4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c86:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002c8e:	e000      	b.n	8002c92 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002c90:	bf00      	nop
  }
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	e000e010 	.word	0xe000e010
 8002ca4:	46020c00 	.word	0x46020c00

08002ca8 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e019      	b.n	8002cee <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d004      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2220      	movs	r2, #32
 8002cca:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e00e      	b.n	8002cee <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2204      	movs	r2, #4
 8002cd4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	695b      	ldr	r3, [r3, #20]
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6812      	ldr	r2, [r2, #0]
 8002ce2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002ce6:	f043 0304 	orr.w	r3, r3, #4
 8002cea:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <HAL_DMA_GetState>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA state.
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef const *const hdma)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b083      	sub	sp, #12
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel state */
  return hdma->State;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002d08:	b2db      	uxtb	r3, r3
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <HAL_DMAEx_GetFifoLevel>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval Returns the number of available beats in FIFO.
  */
uint32_t HAL_DMAEx_GetFifoLevel(DMA_HandleTypeDef const *const hdma)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  return ((hdma->Instance->CSR & DMA_CSR_FIFOL) >> DMA_CSR_FIFOL_Pos);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	691b      	ldr	r3, [r3, #16]
 8002d24:	0c1b      	lsrs	r3, r3, #16
 8002d26:	b2db      	uxtb	r3, r3
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8002d34:	b480      	push	{r7}
 8002d36:	b087      	sub	sp, #28
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	607a      	str	r2, [r7, #4]
 8002d40:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002d42:	2300      	movs	r3, #0
 8002d44:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8002d46:	7afb      	ldrb	r3, [r7, #11]
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d011      	beq.n	8002d70 <HAL_EXTI_RegisterCallback+0x3c>
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	dc13      	bgt.n	8002d78 <HAL_EXTI_RegisterCallback+0x44>
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d002      	beq.n	8002d5a <HAL_EXTI_RegisterCallback+0x26>
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d007      	beq.n	8002d68 <HAL_EXTI_RegisterCallback+0x34>
 8002d58:	e00e      	b.n	8002d78 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	609a      	str	r2, [r3, #8]
      break;
 8002d66:	e00a      	b.n	8002d7e <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	605a      	str	r2, [r3, #4]
      break;
 8002d6e:	e006      	b.n	8002d7e <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	609a      	str	r2, [r3, #8]
      break;
 8002d76:	e002      	b.n	8002d7e <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	75fb      	strb	r3, [r7, #23]
      break;
 8002d7c:	bf00      	nop
  }

  return status;
 8002d7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	371c      	adds	r7, #28
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e003      	b.n	8002da8 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002da6:	2300      	movs	r3, #0
  }
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b086      	sub	sp, #24
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	0c1b      	lsrs	r3, r3, #16
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 031f 	and.w	r3, r3, #31
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	015a      	lsls	r2, r3, #5
 8002ddc:	4b17      	ldr	r3, [pc, #92]	@ (8002e3c <HAL_EXTI_IRQHandler+0x88>)
 8002dde:	4413      	add	r3, r2
 8002de0:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	693a      	ldr	r2, [r7, #16]
 8002de8:	4013      	ands	r3, r2
 8002dea:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d009      	beq.n	8002e06 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	693a      	ldr	r2, [r7, #16]
 8002df6:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d002      	beq.n	8002e06 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	015a      	lsls	r2, r3, #5
 8002e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e40 <HAL_EXTI_IRQHandler+0x8c>)
 8002e0c:	4413      	add	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	4013      	ands	r3, r2
 8002e18:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d009      	beq.n	8002e34 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	4798      	blx	r3
    }
  }
}
 8002e34:	bf00      	nop
 8002e36:	3718      	adds	r7, #24
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	4602200c 	.word	0x4602200c
 8002e40:	46022010 	.word	0x46022010

08002e44 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b089      	sub	sp, #36	@ 0x24
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002e56:	e1c2      	b.n	80031de <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	2101      	movs	r1, #1
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	fa01 f303 	lsl.w	r3, r1, r3
 8002e64:	4013      	ands	r3, r2
 8002e66:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 81b2 	beq.w	80031d8 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a55      	ldr	r2, [pc, #340]	@ (8002fcc <HAL_GPIO_Init+0x188>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d15d      	bne.n	8002f38 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8002e82:	2201      	movs	r2, #1
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	69fa      	ldr	r2, [r7, #28]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f003 0201 	and.w	r2, r3, #1
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	69fa      	ldr	r2, [r7, #28]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69fa      	ldr	r2, [r7, #28]
 8002eaa:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8002eac:	4a48      	ldr	r2, [pc, #288]	@ (8002fd0 <HAL_GPIO_Init+0x18c>)
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002eb4:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002eb6:	4a46      	ldr	r2, [pc, #280]	@ (8002fd0 <HAL_GPIO_Init+0x18c>)
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	08da      	lsrs	r2, r3, #3
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	3208      	adds	r2, #8
 8002eca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ece:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	220f      	movs	r2, #15
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	69fa      	ldr	r2, [r7, #28]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	f003 0307 	and.w	r3, r3, #7
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	220b      	movs	r2, #11
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	69fa      	ldr	r2, [r7, #28]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	08da      	lsrs	r2, r3, #3
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	3208      	adds	r2, #8
 8002f02:	69f9      	ldr	r1, [r7, #28]
 8002f04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	2203      	movs	r2, #3
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	69fa      	ldr	r2, [r7, #28]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	2202      	movs	r2, #2
 8002f26:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2a:	69fa      	ldr	r2, [r7, #28]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	69fa      	ldr	r2, [r7, #28]
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	e067      	b.n	8003008 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d003      	beq.n	8002f48 <HAL_GPIO_Init+0x104>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b12      	cmp	r3, #18
 8002f46:	d145      	bne.n	8002fd4 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	08da      	lsrs	r2, r3, #3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3208      	adds	r2, #8
 8002f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f54:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f003 0307 	and.w	r3, r3, #7
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	220f      	movs	r2, #15
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	43db      	mvns	r3, r3
 8002f66:	69fa      	ldr	r2, [r7, #28]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	f003 020f 	and.w	r2, r3, #15
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	f003 0307 	and.w	r3, r3, #7
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	69fa      	ldr	r2, [r7, #28]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	08da      	lsrs	r2, r3, #3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	3208      	adds	r2, #8
 8002f8e:	69f9      	ldr	r1, [r7, #28]
 8002f90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	2203      	movs	r2, #3
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	69fa      	ldr	r2, [r7, #28]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f003 0203 	and.w	r2, r3, #3
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	69fa      	ldr	r2, [r7, #28]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	69fa      	ldr	r2, [r7, #28]
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	e01e      	b.n	8003008 <HAL_GPIO_Init+0x1c4>
 8002fca:	bf00      	nop
 8002fcc:	46020000 	.word	0x46020000
 8002fd0:	0800fe7c 	.word	0x0800fe7c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	2203      	movs	r2, #3
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	69fa      	ldr	r2, [r7, #28]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f003 0203 	and.w	r2, r3, #3
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	69fa      	ldr	r2, [r7, #28]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	69fa      	ldr	r2, [r7, #28]
 8003006:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d00b      	beq.n	8003028 <HAL_GPIO_Init+0x1e4>
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b02      	cmp	r3, #2
 8003016:	d007      	beq.n	8003028 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800301c:	2b11      	cmp	r3, #17
 800301e:	d003      	beq.n	8003028 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	2b12      	cmp	r3, #18
 8003026:	d130      	bne.n	800308a <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	2203      	movs	r2, #3
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	43db      	mvns	r3, r3
 800303a:	69fa      	ldr	r2, [r7, #28]
 800303c:	4013      	ands	r3, r2
 800303e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	68da      	ldr	r2, [r3, #12]
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	69fa      	ldr	r2, [r7, #28]
 800304e:	4313      	orrs	r3, r2
 8003050:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	69fa      	ldr	r2, [r7, #28]
 8003056:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800305e:	2201      	movs	r2, #1
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	fa02 f303 	lsl.w	r3, r2, r3
 8003066:	43db      	mvns	r3, r3
 8003068:	69fa      	ldr	r2, [r7, #28]
 800306a:	4013      	ands	r3, r2
 800306c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	091b      	lsrs	r3, r3, #4
 8003074:	f003 0201 	and.w	r2, r3, #1
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	69fa      	ldr	r2, [r7, #28]
 8003080:	4313      	orrs	r3, r2
 8003082:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	69fa      	ldr	r2, [r7, #28]
 8003088:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	2b03      	cmp	r3, #3
 8003090:	d107      	bne.n	80030a2 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8003096:	2b03      	cmp	r3, #3
 8003098:	d11b      	bne.n	80030d2 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d017      	beq.n	80030d2 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	005b      	lsls	r3, r3, #1
 80030ac:	2203      	movs	r2, #3
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	43db      	mvns	r3, r3
 80030b4:	69fa      	ldr	r2, [r7, #28]
 80030b6:	4013      	ands	r3, r2
 80030b8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	69fa      	ldr	r2, [r7, #28]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	69fa      	ldr	r2, [r7, #28]
 80030d0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d07c      	beq.n	80031d8 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80030de:	4a47      	ldr	r2, [pc, #284]	@ (80031fc <HAL_GPIO_Init+0x3b8>)
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	089b      	lsrs	r3, r3, #2
 80030e4:	3318      	adds	r3, #24
 80030e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ea:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	f003 0303 	and.w	r3, r3, #3
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	220f      	movs	r2, #15
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	43db      	mvns	r3, r3
 80030fc:	69fa      	ldr	r2, [r7, #28]
 80030fe:	4013      	ands	r3, r2
 8003100:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	0a9a      	lsrs	r2, r3, #10
 8003106:	4b3e      	ldr	r3, [pc, #248]	@ (8003200 <HAL_GPIO_Init+0x3bc>)
 8003108:	4013      	ands	r3, r2
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	f002 0203 	and.w	r2, r2, #3
 8003110:	00d2      	lsls	r2, r2, #3
 8003112:	4093      	lsls	r3, r2
 8003114:	69fa      	ldr	r2, [r7, #28]
 8003116:	4313      	orrs	r3, r2
 8003118:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 800311a:	4938      	ldr	r1, [pc, #224]	@ (80031fc <HAL_GPIO_Init+0x3b8>)
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	089b      	lsrs	r3, r3, #2
 8003120:	3318      	adds	r3, #24
 8003122:	69fa      	ldr	r2, [r7, #28]
 8003124:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003128:	4b34      	ldr	r3, [pc, #208]	@ (80031fc <HAL_GPIO_Init+0x3b8>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	43db      	mvns	r3, r3
 8003132:	69fa      	ldr	r2, [r7, #28]
 8003134:	4013      	ands	r3, r2
 8003136:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d003      	beq.n	800314c <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8003144:	69fa      	ldr	r2, [r7, #28]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	4313      	orrs	r3, r2
 800314a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 800314c:	4a2b      	ldr	r2, [pc, #172]	@ (80031fc <HAL_GPIO_Init+0x3b8>)
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8003152:	4b2a      	ldr	r3, [pc, #168]	@ (80031fc <HAL_GPIO_Init+0x3b8>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	43db      	mvns	r3, r3
 800315c:	69fa      	ldr	r2, [r7, #28]
 800315e:	4013      	ands	r3, r2
 8003160:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 800316e:	69fa      	ldr	r2, [r7, #28]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	4313      	orrs	r3, r2
 8003174:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8003176:	4a21      	ldr	r2, [pc, #132]	@ (80031fc <HAL_GPIO_Init+0x3b8>)
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800317c:	4b1f      	ldr	r3, [pc, #124]	@ (80031fc <HAL_GPIO_Init+0x3b8>)
 800317e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003182:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	43db      	mvns	r3, r3
 8003188:	69fa      	ldr	r2, [r7, #28]
 800318a:	4013      	ands	r3, r2
 800318c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d003      	beq.n	80031a2 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 800319a:	69fa      	ldr	r2, [r7, #28]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	4313      	orrs	r3, r2
 80031a0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80031a2:	4a16      	ldr	r2, [pc, #88]	@ (80031fc <HAL_GPIO_Init+0x3b8>)
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80031aa:	4b14      	ldr	r3, [pc, #80]	@ (80031fc <HAL_GPIO_Init+0x3b8>)
 80031ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031b0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	43db      	mvns	r3, r3
 80031b6:	69fa      	ldr	r2, [r7, #28]
 80031b8:	4013      	ands	r3, r2
 80031ba:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d003      	beq.n	80031d0 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 80031c8:	69fa      	ldr	r2, [r7, #28]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80031d0:	4a0a      	ldr	r2, [pc, #40]	@ (80031fc <HAL_GPIO_Init+0x3b8>)
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	3301      	adds	r3, #1
 80031dc:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	fa22 f303 	lsr.w	r3, r2, r3
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f47f ae35 	bne.w	8002e58 <HAL_GPIO_Init+0x14>
  }
}
 80031ee:	bf00      	nop
 80031f0:	bf00      	nop
 80031f2:	3724      	adds	r7, #36	@ 0x24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	46022000 	.word	0x46022000
 8003200:	002f7f7f 	.word	0x002f7f7f

08003204 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	460b      	mov	r3, r1
 800320e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	691a      	ldr	r2, [r3, #16]
 8003214:	887b      	ldrh	r3, [r7, #2]
 8003216:	4013      	ands	r3, r2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d002      	beq.n	8003222 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800321c:	2301      	movs	r3, #1
 800321e:	73fb      	strb	r3, [r7, #15]
 8003220:	e001      	b.n	8003226 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003222:	2300      	movs	r3, #0
 8003224:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 8003226:	7bfb      	ldrb	r3, [r7, #15]
}
 8003228:	4618      	mov	r0, r3
 800322a:	3714      	adds	r7, #20
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	807b      	strh	r3, [r7, #2]
 8003240:	4613      	mov	r3, r2
 8003242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003244:	787b      	ldrb	r3, [r7, #1]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800324a:	887a      	ldrh	r2, [r7, #2]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8003250:	e002      	b.n	8003258 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8003252:	887a      	ldrh	r2, [r7, #2]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	4603      	mov	r3, r0
 800326c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 800326e:	4b0f      	ldr	r3, [pc, #60]	@ (80032ac <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003270:	68da      	ldr	r2, [r3, #12]
 8003272:	88fb      	ldrh	r3, [r7, #6]
 8003274:	4013      	ands	r3, r2
 8003276:	2b00      	cmp	r3, #0
 8003278:	d006      	beq.n	8003288 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800327a:	4a0c      	ldr	r2, [pc, #48]	@ (80032ac <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800327c:	88fb      	ldrh	r3, [r7, #6]
 800327e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003280:	88fb      	ldrh	r3, [r7, #6]
 8003282:	4618      	mov	r0, r3
 8003284:	f000 f814 	bl	80032b0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8003288:	4b08      	ldr	r3, [pc, #32]	@ (80032ac <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800328a:	691a      	ldr	r2, [r3, #16]
 800328c:	88fb      	ldrh	r3, [r7, #6]
 800328e:	4013      	ands	r3, r2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d006      	beq.n	80032a2 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003294:	4a05      	ldr	r2, [pc, #20]	@ (80032ac <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003296:	88fb      	ldrh	r3, [r7, #6]
 8003298:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800329a:	88fb      	ldrh	r3, [r7, #6]
 800329c:	4618      	mov	r0, r3
 800329e:	f000 f812 	bl	80032c6 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80032a2:	bf00      	nop
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	46022000 	.word	0x46022000

080032b0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80032ba:	bf00      	nop
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr

080032c6 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80032c6:	b480      	push	{r7}
 80032c8:	b083      	sub	sp, #12
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	4603      	mov	r3, r0
 80032ce:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e08d      	b.n	800340a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d106      	bne.n	8003308 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7fe f90e 	bl	8001524 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2224      	movs	r2, #36	@ 0x24
 800330c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0201 	bic.w	r2, r2, #1
 800331e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800332c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800333c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	2b01      	cmp	r3, #1
 8003344:	d107      	bne.n	8003356 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	689a      	ldr	r2, [r3, #8]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003352:	609a      	str	r2, [r3, #8]
 8003354:	e006      	b.n	8003364 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003362:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	2b02      	cmp	r3, #2
 800336a:	d108      	bne.n	800337e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800337a:	605a      	str	r2, [r3, #4]
 800337c:	e007      	b.n	800338e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800338c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	6812      	ldr	r2, [r2, #0]
 8003398:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800339c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68da      	ldr	r2, [r3, #12]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80033b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	691a      	ldr	r2, [r3, #16]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	430a      	orrs	r2, r1
 80033ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69d9      	ldr	r1, [r3, #28]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a1a      	ldr	r2, [r3, #32]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f042 0201 	orr.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2220      	movs	r2, #32
 80033f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b084      	sub	sp, #16
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	699b      	ldr	r3, [r3, #24]
 8003420:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800342e:	2b00      	cmp	r3, #0
 8003430:	d005      	beq.n	800343e <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	68f9      	ldr	r1, [r7, #12]
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	4798      	blx	r3
  }
}
 800343e:	bf00      	nop
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003446:	b580      	push	{r7, lr}
 8003448:	b086      	sub	sp, #24
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	0a1b      	lsrs	r3, r3, #8
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	2b00      	cmp	r3, #0
 8003468:	d010      	beq.n	800348c <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	09db      	lsrs	r3, r3, #7
 800346e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00a      	beq.n	800348c <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800347a:	f043 0201 	orr.w	r2, r3, #1
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800348a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	0a9b      	lsrs	r3, r3, #10
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d010      	beq.n	80034ba <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	09db      	lsrs	r3, r3, #7
 800349c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00a      	beq.n	80034ba <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a8:	f043 0208 	orr.w	r2, r3, #8
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80034b8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	0a5b      	lsrs	r3, r3, #9
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d010      	beq.n	80034e8 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	09db      	lsrs	r3, r3, #7
 80034ca:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00a      	beq.n	80034e8 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d6:	f043 0202 	orr.w	r2, r3, #2
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034e6:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ec:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f003 030b 	and.w	r3, r3, #11
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80034f8:	68f9      	ldr	r1, [r7, #12]
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 fbfc 	bl	8003cf8 <I2C_ITError>
  }
}
 8003500:	bf00      	nop
 8003502:	3718      	adds	r7, #24
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	460b      	mov	r3, r1
 800353a:	70fb      	strb	r3, [r7, #3]
 800353c:	4613      	mov	r3, r2
 800353e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003598:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d101      	bne.n	80035ac <I2C_Slave_ISR_IT+0x24>
 80035a8:	2302      	movs	r3, #2
 80035aa:	e0ed      	b.n	8003788 <I2C_Slave_ISR_IT+0x200>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	095b      	lsrs	r3, r3, #5
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00a      	beq.n	80035d6 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	095b      	lsrs	r3, r3, #5
 80035c4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d004      	beq.n	80035d6 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80035cc:	6939      	ldr	r1, [r7, #16]
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f000 f9c0 	bl	8003954 <I2C_ITSlaveCplt>
 80035d4:	e0d3      	b.n	800377e <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	091b      	lsrs	r3, r3, #4
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d04d      	beq.n	800367e <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	091b      	lsrs	r3, r3, #4
 80035e6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d047      	beq.n	800367e <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d128      	bne.n	800364a <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2b28      	cmp	r3, #40	@ 0x28
 8003602:	d108      	bne.n	8003616 <I2C_Slave_ISR_IT+0x8e>
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800360a:	d104      	bne.n	8003616 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800360c:	6939      	ldr	r1, [r7, #16]
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f000 fb1c 	bl	8003c4c <I2C_ITListenCplt>
 8003614:	e032      	b.n	800367c <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b29      	cmp	r3, #41	@ 0x29
 8003620:	d10e      	bne.n	8003640 <I2C_Slave_ISR_IT+0xb8>
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003628:	d00a      	beq.n	8003640 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2210      	movs	r2, #16
 8003630:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f000 fc77 	bl	8003f26 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 f92d 	bl	8003898 <I2C_ITSlaveSeqCplt>
 800363e:	e01d      	b.n	800367c <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2210      	movs	r2, #16
 8003646:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003648:	e096      	b.n	8003778 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	2210      	movs	r2, #16
 8003650:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003656:	f043 0204 	orr.w	r2, r3, #4
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d004      	beq.n	800366e <I2C_Slave_ISR_IT+0xe6>
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800366a:	f040 8085 	bne.w	8003778 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003672:	4619      	mov	r1, r3
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f000 fb3f 	bl	8003cf8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800367a:	e07d      	b.n	8003778 <I2C_Slave_ISR_IT+0x1f0>
 800367c:	e07c      	b.n	8003778 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	089b      	lsrs	r3, r3, #2
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b00      	cmp	r3, #0
 8003688:	d030      	beq.n	80036ec <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	089b      	lsrs	r3, r3, #2
 800368e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003692:	2b00      	cmp	r3, #0
 8003694:	d02a      	beq.n	80036ec <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800369a:	b29b      	uxth	r3, r3
 800369c:	2b00      	cmp	r3, #0
 800369e:	d018      	beq.n	80036d2 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036aa:	b2d2      	uxtb	r2, r2
 80036ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b2:	1c5a      	adds	r2, r3, #1
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	3b01      	subs	r3, #1
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d14f      	bne.n	800377c <I2C_Slave_ISR_IT+0x1f4>
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036e2:	d04b      	beq.n	800377c <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80036e4:	68f8      	ldr	r0, [r7, #12]
 80036e6:	f000 f8d7 	bl	8003898 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80036ea:	e047      	b.n	800377c <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	08db      	lsrs	r3, r3, #3
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	08db      	lsrs	r3, r3, #3
 80036fc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003700:	2b00      	cmp	r3, #0
 8003702:	d004      	beq.n	800370e <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003704:	6939      	ldr	r1, [r7, #16]
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f000 f842 	bl	8003790 <I2C_ITAddrCplt>
 800370c:	e037      	b.n	800377e <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	085b      	lsrs	r3, r3, #1
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d031      	beq.n	800377e <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	085b      	lsrs	r3, r3, #1
 800371e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003722:	2b00      	cmp	r3, #0
 8003724:	d02b      	beq.n	800377e <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800372a:	b29b      	uxth	r3, r3
 800372c:	2b00      	cmp	r3, #0
 800372e:	d018      	beq.n	8003762 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003734:	781a      	ldrb	r2, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	1c5a      	adds	r2, r3, #1
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800374a:	b29b      	uxth	r3, r3
 800374c:	3b01      	subs	r3, #1
 800374e:	b29a      	uxth	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003758:	3b01      	subs	r3, #1
 800375a:	b29a      	uxth	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003760:	e00d      	b.n	800377e <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003768:	d002      	beq.n	8003770 <I2C_Slave_ISR_IT+0x1e8>
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d106      	bne.n	800377e <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 f891 	bl	8003898 <I2C_ITSlaveSeqCplt>
 8003776:	e002      	b.n	800377e <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8003778:	bf00      	nop
 800377a:	e000      	b.n	800377e <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800377c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3718      	adds	r7, #24
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80037a6:	2b28      	cmp	r3, #40	@ 0x28
 80037a8:	d16a      	bne.n	8003880 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	0c1b      	lsrs	r3, r3, #16
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	0c1b      	lsrs	r3, r3, #16
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80037c8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037d6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	b29b      	uxth	r3, r3
 80037e0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80037e4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d138      	bne.n	8003860 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80037ee:	897b      	ldrh	r3, [r7, #10]
 80037f0:	09db      	lsrs	r3, r3, #7
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	89bb      	ldrh	r3, [r7, #12]
 80037f6:	4053      	eors	r3, r2
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	f003 0306 	and.w	r3, r3, #6
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d11c      	bne.n	800383c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003802:	897b      	ldrh	r3, [r7, #10]
 8003804:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800380a:	1c5a      	adds	r2, r3, #1
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003814:	2b02      	cmp	r3, #2
 8003816:	d13b      	bne.n	8003890 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2208      	movs	r2, #8
 8003824:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800382e:	89ba      	ldrh	r2, [r7, #12]
 8003830:	7bfb      	ldrb	r3, [r7, #15]
 8003832:	4619      	mov	r1, r3
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f7ff fe7b 	bl	8003530 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800383a:	e029      	b.n	8003890 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800383c:	893b      	ldrh	r3, [r7, #8]
 800383e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003840:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f000 fbb0 	bl	8003faa <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003852:	89ba      	ldrh	r2, [r7, #12]
 8003854:	7bfb      	ldrb	r3, [r7, #15]
 8003856:	4619      	mov	r1, r3
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f7ff fe69 	bl	8003530 <HAL_I2C_AddrCallback>
}
 800385e:	e017      	b.n	8003890 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003860:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 fba0 	bl	8003faa <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003872:	89ba      	ldrh	r2, [r7, #12]
 8003874:	7bfb      	ldrb	r3, [r7, #15]
 8003876:	4619      	mov	r1, r3
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f7ff fe59 	bl	8003530 <HAL_I2C_AddrCallback>
}
 800387e:	e007      	b.n	8003890 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2208      	movs	r2, #8
 8003886:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8003890:	bf00      	nop
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	0b9b      	lsrs	r3, r3, #14
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d008      	beq.n	80038ce <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80038ca:	601a      	str	r2, [r3, #0]
 80038cc:	e00d      	b.n	80038ea <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	0bdb      	lsrs	r3, r3, #15
 80038d2:	f003 0301 	and.w	r3, r3, #1
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d007      	beq.n	80038ea <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038e8:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b29      	cmp	r3, #41	@ 0x29
 80038f4:	d112      	bne.n	800391c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2228      	movs	r2, #40	@ 0x28
 80038fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2221      	movs	r2, #33	@ 0x21
 8003902:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003904:	2101      	movs	r1, #1
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 fb4f 	bl	8003faa <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7ff fdf7 	bl	8003508 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800391a:	e017      	b.n	800394c <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b2a      	cmp	r3, #42	@ 0x2a
 8003926:	d111      	bne.n	800394c <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2228      	movs	r2, #40	@ 0x28
 800392c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2222      	movs	r2, #34	@ 0x22
 8003934:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003936:	2102      	movs	r1, #2
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f000 fb36 	bl	8003faa <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f7ff fde8 	bl	800351c <HAL_I2C_SlaveRxCpltCallback>
}
 800394c:	bf00      	nop
 800394e:	3710      	adds	r7, #16
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003954:	b590      	push	{r4, r7, lr}
 8003956:	b087      	sub	sp, #28
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003976:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2220      	movs	r2, #32
 800397e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003980:	7afb      	ldrb	r3, [r7, #11]
 8003982:	2b21      	cmp	r3, #33	@ 0x21
 8003984:	d002      	beq.n	800398c <I2C_ITSlaveCplt+0x38>
 8003986:	7afb      	ldrb	r3, [r7, #11]
 8003988:	2b29      	cmp	r3, #41	@ 0x29
 800398a:	d108      	bne.n	800399e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800398c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 fb0a 	bl	8003faa <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2221      	movs	r2, #33	@ 0x21
 800399a:	631a      	str	r2, [r3, #48]	@ 0x30
 800399c:	e019      	b.n	80039d2 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800399e:	7afb      	ldrb	r3, [r7, #11]
 80039a0:	2b22      	cmp	r3, #34	@ 0x22
 80039a2:	d002      	beq.n	80039aa <I2C_ITSlaveCplt+0x56>
 80039a4:	7afb      	ldrb	r3, [r7, #11]
 80039a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80039a8:	d108      	bne.n	80039bc <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80039aa:	f248 0102 	movw	r1, #32770	@ 0x8002
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 fafb 	bl	8003faa <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2222      	movs	r2, #34	@ 0x22
 80039b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80039ba:	e00a      	b.n	80039d2 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80039bc:	7afb      	ldrb	r3, [r7, #11]
 80039be:	2b28      	cmp	r3, #40	@ 0x28
 80039c0:	d107      	bne.n	80039d2 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80039c2:	f248 0103 	movw	r1, #32771	@ 0x8003
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 faef 	bl	8003faa <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039e0:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6859      	ldr	r1, [r3, #4]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	4b95      	ldr	r3, [pc, #596]	@ (8003c44 <I2C_ITSlaveCplt+0x2f0>)
 80039ee:	400b      	ands	r3, r1
 80039f0:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 fa97 	bl	8003f26 <I2C_Flush_TXDR>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	0b9b      	lsrs	r3, r3, #14
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d01c      	beq.n	8003a3e <I2C_ITSlaveCplt+0xea>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003a12:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d032      	beq.n	8003a82 <I2C_ITSlaveCplt+0x12e>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a24:	b29c      	uxth	r4, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7ff f973 	bl	8002d16 <HAL_DMAEx_GetFifoLevel>
 8003a30:	4603      	mov	r3, r0
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	4423      	add	r3, r4
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a3c:	e021      	b.n	8003a82 <I2C_ITSlaveCplt+0x12e>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	0bdb      	lsrs	r3, r3, #15
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d01b      	beq.n	8003a82 <I2C_ITSlaveCplt+0x12e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a58:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00f      	beq.n	8003a82 <I2C_ITSlaveCplt+0x12e>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a6a:	b29c      	uxth	r4, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7ff f950 	bl	8002d16 <HAL_DMAEx_GetFifoLevel>
 8003a76:	4603      	mov	r3, r0
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	4423      	add	r3, r4
 8003a7c:	b29a      	uxth	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	089b      	lsrs	r3, r3, #2
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d020      	beq.n	8003ad0 <I2C_ITSlaveCplt+0x17c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	f023 0304 	bic.w	r3, r3, #4
 8003a94:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa0:	b2d2      	uxtb	r2, r2
 8003aa2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00c      	beq.n	8003ad0 <I2C_ITSlaveCplt+0x17c>
    {
      hi2c->XferSize--;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aba:	3b01      	subs	r3, #1
 8003abc:	b29a      	uxth	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d005      	beq.n	8003ae6 <I2C_ITSlaveCplt+0x192>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ade:	f043 0204 	orr.w	r2, r3, #4
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	091b      	lsrs	r3, r3, #4
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d04a      	beq.n	8003b88 <I2C_ITSlaveCplt+0x234>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	091b      	lsrs	r3, r3, #4
 8003af6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d044      	beq.n	8003b88 <I2C_ITSlaveCplt+0x234>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d128      	bne.n	8003b5a <I2C_ITSlaveCplt+0x206>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b28      	cmp	r3, #40	@ 0x28
 8003b12:	d108      	bne.n	8003b26 <I2C_ITSlaveCplt+0x1d2>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b1a:	d104      	bne.n	8003b26 <I2C_ITSlaveCplt+0x1d2>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003b1c:	6979      	ldr	r1, [r7, #20]
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f000 f894 	bl	8003c4c <I2C_ITListenCplt>
 8003b24:	e030      	b.n	8003b88 <I2C_ITSlaveCplt+0x234>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b29      	cmp	r3, #41	@ 0x29
 8003b30:	d10e      	bne.n	8003b50 <I2C_ITSlaveCplt+0x1fc>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b38:	d00a      	beq.n	8003b50 <I2C_ITSlaveCplt+0x1fc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	2210      	movs	r2, #16
 8003b40:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f9ef 	bl	8003f26 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7ff fea5 	bl	8003898 <I2C_ITSlaveSeqCplt>
 8003b4e:	e01b      	b.n	8003b88 <I2C_ITSlaveCplt+0x234>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2210      	movs	r2, #16
 8003b56:	61da      	str	r2, [r3, #28]
 8003b58:	e016      	b.n	8003b88 <I2C_ITSlaveCplt+0x234>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2210      	movs	r2, #16
 8003b60:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b66:	f043 0204 	orr.w	r2, r3, #4
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d003      	beq.n	8003b7c <I2C_ITSlaveCplt+0x228>
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b7a:	d105      	bne.n	8003b88 <I2C_ITSlaveCplt+0x234>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b80:	4619      	mov	r1, r3
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f000 f8b8 	bl	8003cf8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d010      	beq.n	8003bc0 <I2C_ITSlaveCplt+0x26c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f8a7 	bl	8003cf8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b28      	cmp	r3, #40	@ 0x28
 8003bb4:	d141      	bne.n	8003c3a <I2C_ITSlaveCplt+0x2e6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003bb6:	6979      	ldr	r1, [r7, #20]
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f000 f847 	bl	8003c4c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003bbe:	e03c      	b.n	8003c3a <I2C_ITSlaveCplt+0x2e6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003bc8:	d014      	beq.n	8003bf4 <I2C_ITSlaveCplt+0x2a0>
    I2C_ITSlaveSeqCplt(hi2c);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f7ff fe64 	bl	8003898 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	4a1d      	ldr	r2, [pc, #116]	@ (8003c48 <I2C_ITSlaveCplt+0x2f4>)
 8003bd4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f7ff fcad 	bl	800354c <HAL_I2C_ListenCpltCallback>
}
 8003bf2:	e022      	b.n	8003c3a <I2C_ITSlaveCplt+0x2e6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b22      	cmp	r3, #34	@ 0x22
 8003bfe:	d10e      	bne.n	8003c1e <I2C_ITSlaveCplt+0x2ca>
    hi2c->State = HAL_I2C_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2220      	movs	r2, #32
 8003c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f7ff fc80 	bl	800351c <HAL_I2C_SlaveRxCpltCallback>
}
 8003c1c:	e00d      	b.n	8003c3a <I2C_ITSlaveCplt+0x2e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2220      	movs	r2, #32
 8003c22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f7ff fc67 	bl	8003508 <HAL_I2C_SlaveTxCpltCallback>
}
 8003c3a:	bf00      	nop
 8003c3c:	371c      	adds	r7, #28
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd90      	pop	{r4, r7, pc}
 8003c42:	bf00      	nop
 8003c44:	fe00e800 	.word	0xfe00e800
 8003c48:	ffff0000 	.word	0xffff0000

08003c4c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a26      	ldr	r2, [pc, #152]	@ (8003cf4 <I2C_ITListenCplt+0xa8>)
 8003c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2220      	movs	r2, #32
 8003c66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	089b      	lsrs	r3, r3, #2
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d022      	beq.n	8003cca <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8e:	b2d2      	uxtb	r2, r2
 8003c90:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c96:	1c5a      	adds	r2, r3, #1
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d012      	beq.n	8003cca <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc2:	f043 0204 	orr.w	r2, r3, #4
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003cca:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 f96b 	bl	8003faa <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2210      	movs	r2, #16
 8003cda:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f7ff fc31 	bl	800354c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003cea:	bf00      	nop
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	ffff0000 	.word	0xffff0000

08003cf8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d08:	73fb      	strb	r3, [r7, #15]
#if defined(HAL_DMA_MODULE_ENABLED)
  uint32_t tmppreviousstate;
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a6d      	ldr	r2, [pc, #436]	@ (8003ecc <I2C_ITError+0x1d4>)
 8003d16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	431a      	orrs	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8003d2a:	7bfb      	ldrb	r3, [r7, #15]
 8003d2c:	2b28      	cmp	r3, #40	@ 0x28
 8003d2e:	d005      	beq.n	8003d3c <I2C_ITError+0x44>
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
 8003d32:	2b29      	cmp	r3, #41	@ 0x29
 8003d34:	d002      	beq.n	8003d3c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003d36:	7bfb      	ldrb	r3, [r7, #15]
 8003d38:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d3a:	d10b      	bne.n	8003d54 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003d3c:	2103      	movs	r1, #3
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 f933 	bl	8003faa <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2228      	movs	r2, #40	@ 0x28
 8003d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a60      	ldr	r2, [pc, #384]	@ (8003ed0 <I2C_ITError+0x1d8>)
 8003d50:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d52:	e030      	b.n	8003db6 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003d54:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 f926 	bl	8003faa <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 f8e1 	bl	8003f26 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b60      	cmp	r3, #96	@ 0x60
 8003d6e:	d01f      	beq.n	8003db0 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2220      	movs	r2, #32
 8003d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	f003 0320 	and.w	r3, r3, #32
 8003d82:	2b20      	cmp	r3, #32
 8003d84:	d114      	bne.n	8003db0 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	f003 0310 	and.w	r3, r3, #16
 8003d90:	2b10      	cmp	r3, #16
 8003d92:	d109      	bne.n	8003da8 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2210      	movs	r2, #16
 8003d9a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da0:	f043 0204 	orr.w	r2, r3, #4
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2220      	movs	r2, #32
 8003dae:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dba:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d039      	beq.n	8003e38 <I2C_ITError+0x140>
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	2b11      	cmp	r3, #17
 8003dc8:	d002      	beq.n	8003dd0 <I2C_ITError+0xd8>
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2b21      	cmp	r3, #33	@ 0x21
 8003dce:	d133      	bne.n	8003e38 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003dda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dde:	d107      	bne.n	8003df0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003dee:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7fe ff80 	bl	8002cfa <HAL_DMA_GetState>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d017      	beq.n	8003e30 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e04:	4a33      	ldr	r2, [pc, #204]	@ (8003ed4 <I2C_ITError+0x1dc>)
 8003e06:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7fe ff47 	bl	8002ca8 <HAL_DMA_Abort_IT>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d04d      	beq.n	8003ebc <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e2a:	4610      	mov	r0, r2
 8003e2c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003e2e:	e045      	b.n	8003ebc <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 f851 	bl	8003ed8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003e36:	e041      	b.n	8003ebc <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d039      	beq.n	8003eb4 <I2C_ITError+0x1bc>
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	2b12      	cmp	r3, #18
 8003e44:	d002      	beq.n	8003e4c <I2C_ITError+0x154>
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	2b22      	cmp	r3, #34	@ 0x22
 8003e4a:	d133      	bne.n	8003eb4 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e5a:	d107      	bne.n	8003e6c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e6a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7fe ff42 	bl	8002cfa <HAL_DMA_GetState>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d017      	beq.n	8003eac <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e80:	4a14      	ldr	r2, [pc, #80]	@ (8003ed4 <I2C_ITError+0x1dc>)
 8003e82:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7fe ff09 	bl	8002ca8 <HAL_DMA_Abort_IT>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d011      	beq.n	8003ec0 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ea6:	4610      	mov	r0, r2
 8003ea8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003eaa:	e009      	b.n	8003ec0 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 f813 	bl	8003ed8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003eb2:	e005      	b.n	8003ec0 <I2C_ITError+0x1c8>
    }
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    I2C_TreatErrorCallback(hi2c);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f000 f80f 	bl	8003ed8 <I2C_TreatErrorCallback>
  }
}
 8003eba:	e002      	b.n	8003ec2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003ebc:	bf00      	nop
 8003ebe:	e000      	b.n	8003ec2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ec0:	bf00      	nop
}
 8003ec2:	bf00      	nop
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	ffff0000 	.word	0xffff0000
 8003ed0:	08003589 	.word	0x08003589
 8003ed4:	08003f6f 	.word	0x08003f6f

08003ed8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	2b60      	cmp	r3, #96	@ 0x60
 8003eea:	d10e      	bne.n	8003f0a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7ff fb36 	bl	8003574 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003f08:	e009      	b.n	8003f1e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f7ff fb21 	bl	8003560 <HAL_I2C_ErrorCallback>
}
 8003f1e:	bf00      	nop
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003f26:	b480      	push	{r7}
 8003f28:	b083      	sub	sp, #12
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	699b      	ldr	r3, [r3, #24]
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d103      	bne.n	8003f44 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2200      	movs	r2, #0
 8003f42:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d007      	beq.n	8003f62 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	699a      	ldr	r2, [r3, #24]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f042 0201 	orr.w	r2, r2, #1
 8003f60:	619a      	str	r2, [r3, #24]
  }
}
 8003f62:	bf00      	nop
 8003f64:	370c      	adds	r7, #12
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr

08003f6e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b084      	sub	sp, #16
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f7a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d003      	beq.n	8003f8c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f88:	2200      	movs	r2, #0
 8003f8a:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
  if (hi2c->hdmarx != NULL)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d003      	beq.n	8003f9c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f98:	2200      	movs	r2, #0
 8003f9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  }

  I2C_TreatErrorCallback(hi2c);
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f7ff ff9b 	bl	8003ed8 <I2C_TreatErrorCallback>
}
 8003fa2:	bf00      	nop
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003faa:	b480      	push	{r7}
 8003fac:	b085      	sub	sp, #20
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
 8003fb2:	460b      	mov	r3, r1
 8003fb4:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003fba:	887b      	ldrh	r3, [r7, #2]
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d00f      	beq.n	8003fe4 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8003fca:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003fd8:	2b28      	cmp	r3, #40	@ 0x28
 8003fda:	d003      	beq.n	8003fe4 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003fe2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003fe4:	887b      	ldrh	r3, [r7, #2]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00f      	beq.n	800400e <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8003ff4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004002:	2b28      	cmp	r3, #40	@ 0x28
 8004004:	d003      	beq.n	800400e <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800400c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800400e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004012:	2b00      	cmp	r3, #0
 8004014:	da03      	bge.n	800401e <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800401c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800401e:	887b      	ldrh	r3, [r7, #2]
 8004020:	2b10      	cmp	r3, #16
 8004022:	d103      	bne.n	800402c <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800402a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800402c:	887b      	ldrh	r3, [r7, #2]
 800402e:	2b20      	cmp	r3, #32
 8004030:	d103      	bne.n	800403a <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f043 0320 	orr.w	r3, r3, #32
 8004038:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800403a:	887b      	ldrh	r3, [r7, #2]
 800403c:	2b40      	cmp	r3, #64	@ 0x40
 800403e:	d103      	bne.n	8004048 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004046:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6819      	ldr	r1, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	43da      	mvns	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	400a      	ands	r2, r1
 8004058:	601a      	str	r2, [r3, #0]
}
 800405a:	bf00      	nop
 800405c:	3714      	adds	r7, #20
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr

08004066 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004066:	b480      	push	{r7}
 8004068:	b083      	sub	sp, #12
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
 800406e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b20      	cmp	r3, #32
 800407a:	d138      	bne.n	80040ee <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004082:	2b01      	cmp	r3, #1
 8004084:	d101      	bne.n	800408a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004086:	2302      	movs	r3, #2
 8004088:	e032      	b.n	80040f0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2201      	movs	r2, #1
 800408e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2224      	movs	r2, #36	@ 0x24
 8004096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 0201 	bic.w	r2, r2, #1
 80040a8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80040b8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6819      	ldr	r1, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	683a      	ldr	r2, [r7, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f042 0201 	orr.w	r2, r2, #1
 80040d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2220      	movs	r2, #32
 80040de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80040ea:	2300      	movs	r3, #0
 80040ec:	e000      	b.n	80040f0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80040ee:	2302      	movs	r3, #2
  }
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b085      	sub	sp, #20
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b20      	cmp	r3, #32
 8004110:	d139      	bne.n	8004186 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004118:	2b01      	cmp	r3, #1
 800411a:	d101      	bne.n	8004120 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800411c:	2302      	movs	r3, #2
 800411e:	e033      	b.n	8004188 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2224      	movs	r2, #36	@ 0x24
 800412c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 0201 	bic.w	r2, r2, #1
 800413e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800414e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	021b      	lsls	r3, r3, #8
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	4313      	orrs	r3, r2
 8004158:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	68fa      	ldr	r2, [r7, #12]
 8004160:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f042 0201 	orr.w	r2, r2, #1
 8004170:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2220      	movs	r2, #32
 8004176:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004182:	2300      	movs	r3, #0
 8004184:	e000      	b.n	8004188 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004186:	2302      	movs	r3, #2
  }
}
 8004188:	4618      	mov	r0, r3
 800418a:	3714      	adds	r7, #20
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800419c:	2300      	movs	r3, #0
 800419e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80041a0:	4b0b      	ldr	r3, [pc, #44]	@ (80041d0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	73fb      	strb	r3, [r7, #15]
 80041b0:	e007      	b.n	80041c2 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80041b2:	4b07      	ldr	r3, [pc, #28]	@ (80041d0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f023 0204 	bic.w	r2, r3, #4
 80041ba:	4905      	ldr	r1, [pc, #20]	@ (80041d0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4313      	orrs	r3, r2
 80041c0:	600b      	str	r3, [r1, #0]
  }

  return status;
 80041c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3714      	adds	r7, #20
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	40030400 	.word	0x40030400

080041d4 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80041d4:	b480      	push	{r7}
 80041d6:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80041d8:	4b05      	ldr	r3, [pc, #20]	@ (80041f0 <HAL_ICACHE_Enable+0x1c>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a04      	ldr	r2, [pc, #16]	@ (80041f0 <HAL_ICACHE_Enable+0x1c>)
 80041de:	f043 0301 	orr.w	r3, r3, #1
 80041e2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr
 80041f0:	40030400 	.word	0x40030400

080041f4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b085      	sub	sp, #20
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80041fc:	4b39      	ldr	r3, [pc, #228]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80041fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004200:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004204:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	429a      	cmp	r2, r3
 800420c:	d10b      	bne.n	8004226 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004214:	d905      	bls.n	8004222 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004216:	4b33      	ldr	r3, [pc, #204]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	4a32      	ldr	r2, [pc, #200]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800421c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004220:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8004222:	2300      	movs	r3, #0
 8004224:	e057      	b.n	80042d6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800422c:	d90a      	bls.n	8004244 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800422e:	4b2d      	ldr	r3, [pc, #180]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4313      	orrs	r3, r2
 800423a:	4a2a      	ldr	r2, [pc, #168]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800423c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004240:	60d3      	str	r3, [r2, #12]
 8004242:	e007      	b.n	8004254 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8004244:	4b27      	ldr	r3, [pc, #156]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800424c:	4925      	ldr	r1, [pc, #148]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4313      	orrs	r3, r2
 8004252:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004254:	4b24      	ldr	r3, [pc, #144]	@ (80042e8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a24      	ldr	r2, [pc, #144]	@ (80042ec <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800425a:	fba2 2303 	umull	r2, r3, r2, r3
 800425e:	099b      	lsrs	r3, r3, #6
 8004260:	2232      	movs	r2, #50	@ 0x32
 8004262:	fb02 f303 	mul.w	r3, r2, r3
 8004266:	4a21      	ldr	r2, [pc, #132]	@ (80042ec <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004268:	fba2 2303 	umull	r2, r3, r2, r3
 800426c:	099b      	lsrs	r3, r3, #6
 800426e:	3301      	adds	r3, #1
 8004270:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004272:	e002      	b.n	800427a <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	3b01      	subs	r3, #1
 8004278:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800427a:	4b1a      	ldr	r3, [pc, #104]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d102      	bne.n	800428c <HAL_PWREx_ControlVoltageScaling+0x98>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d1f3      	bne.n	8004274 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d01b      	beq.n	80042ca <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004292:	4b15      	ldr	r3, [pc, #84]	@ (80042e8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a15      	ldr	r2, [pc, #84]	@ (80042ec <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004298:	fba2 2303 	umull	r2, r3, r2, r3
 800429c:	099b      	lsrs	r3, r3, #6
 800429e:	2232      	movs	r2, #50	@ 0x32
 80042a0:	fb02 f303 	mul.w	r3, r2, r3
 80042a4:	4a11      	ldr	r2, [pc, #68]	@ (80042ec <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80042a6:	fba2 2303 	umull	r2, r3, r2, r3
 80042aa:	099b      	lsrs	r3, r3, #6
 80042ac:	3301      	adds	r3, #1
 80042ae:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80042b0:	e002      	b.n	80042b8 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	3b01      	subs	r3, #1
 80042b6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80042b8:	4b0a      	ldr	r3, [pc, #40]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80042ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d102      	bne.n	80042ca <HAL_PWREx_ControlVoltageScaling+0xd6>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1f3      	bne.n	80042b2 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	e000      	b.n	80042d6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3714      	adds	r7, #20
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	46020800 	.word	0x46020800
 80042e8:	20000010 	.word	0x20000010
 80042ec:	10624dd3 	.word	0x10624dd3

080042f0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80042f0:	b480      	push	{r7}
 80042f2:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80042f4:	4b04      	ldr	r3, [pc, #16]	@ (8004308 <HAL_PWREx_GetVoltageRange+0x18>)
 80042f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	46020800 	.word	0x46020800

0800430c <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004314:	4b22      	ldr	r3, [pc, #136]	@ (80043a0 <HAL_PWREx_ConfigSupply+0x94>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a22      	ldr	r2, [pc, #136]	@ (80043a4 <HAL_PWREx_ConfigSupply+0x98>)
 800431a:	fba2 2303 	umull	r2, r3, r2, r3
 800431e:	099b      	lsrs	r3, r3, #6
 8004320:	2232      	movs	r2, #50	@ 0x32
 8004322:	fb02 f303 	mul.w	r3, r2, r3
 8004326:	4a1f      	ldr	r2, [pc, #124]	@ (80043a4 <HAL_PWREx_ConfigSupply+0x98>)
 8004328:	fba2 2303 	umull	r2, r3, r2, r3
 800432c:	099b      	lsrs	r3, r3, #6
 800432e:	3301      	adds	r3, #1
 8004330:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d113      	bne.n	8004360 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8004338:	4b1b      	ldr	r3, [pc, #108]	@ (80043a8 <HAL_PWREx_ConfigSupply+0x9c>)
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	4a1a      	ldr	r2, [pc, #104]	@ (80043a8 <HAL_PWREx_ConfigSupply+0x9c>)
 800433e:	f023 0302 	bic.w	r3, r3, #2
 8004342:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004344:	e002      	b.n	800434c <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	3b01      	subs	r3, #1
 800434a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800434c:	4b16      	ldr	r3, [pc, #88]	@ (80043a8 <HAL_PWREx_ConfigSupply+0x9c>)
 800434e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004350:	f003 0302 	and.w	r3, r3, #2
 8004354:	2b02      	cmp	r3, #2
 8004356:	d116      	bne.n	8004386 <HAL_PWREx_ConfigSupply+0x7a>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1f3      	bne.n	8004346 <HAL_PWREx_ConfigSupply+0x3a>
 800435e:	e012      	b.n	8004386 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8004360:	4b11      	ldr	r3, [pc, #68]	@ (80043a8 <HAL_PWREx_ConfigSupply+0x9c>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	4a10      	ldr	r2, [pc, #64]	@ (80043a8 <HAL_PWREx_ConfigSupply+0x9c>)
 8004366:	f043 0302 	orr.w	r3, r3, #2
 800436a:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800436c:	e002      	b.n	8004374 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	3b01      	subs	r3, #1
 8004372:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004374:	4b0c      	ldr	r3, [pc, #48]	@ (80043a8 <HAL_PWREx_ConfigSupply+0x9c>)
 8004376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d102      	bne.n	8004386 <HAL_PWREx_ConfigSupply+0x7a>
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1f3      	bne.n	800436e <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d101      	bne.n	8004390 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e000      	b.n	8004392 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3714      	adds	r7, #20
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	20000010 	.word	0x20000010
 80043a4:	10624dd3 	.word	0x10624dd3
 80043a8:	46020800 	.word	0x46020800

080043ac <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 80043b0:	4b05      	ldr	r3, [pc, #20]	@ (80043c8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	4a04      	ldr	r2, [pc, #16]	@ (80043c8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80043b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80043ba:	6113      	str	r3, [r2, #16]
}
 80043bc:	bf00      	nop
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	46020800 	.word	0x46020800

080043cc <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 80043d0:	4b05      	ldr	r3, [pc, #20]	@ (80043e8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80043d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d4:	4a04      	ldr	r2, [pc, #16]	@ (80043e8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80043d6:	f043 0301 	orr.w	r3, r3, #1
 80043da:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 80043dc:	bf00      	nop
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	46020800 	.word	0x46020800

080043ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b08e      	sub	sp, #56	@ 0x38
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80043f4:	2300      	movs	r3, #0
 80043f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d102      	bne.n	8004406 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	f000 bec8 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004406:	4b99      	ldr	r3, [pc, #612]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004408:	69db      	ldr	r3, [r3, #28]
 800440a:	f003 030c 	and.w	r3, r3, #12
 800440e:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004410:	4b96      	ldr	r3, [pc, #600]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004414:	f003 0303 	and.w	r3, r3, #3
 8004418:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0310 	and.w	r3, r3, #16
 8004422:	2b00      	cmp	r3, #0
 8004424:	f000 816c 	beq.w	8004700 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800442a:	2b00      	cmp	r3, #0
 800442c:	d007      	beq.n	800443e <HAL_RCC_OscConfig+0x52>
 800442e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004430:	2b0c      	cmp	r3, #12
 8004432:	f040 80de 	bne.w	80045f2 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004438:	2b01      	cmp	r3, #1
 800443a:	f040 80da 	bne.w	80045f2 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	69db      	ldr	r3, [r3, #28]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d102      	bne.n	800444c <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	f000 bea5 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004450:	4b86      	ldr	r3, [pc, #536]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d004      	beq.n	8004466 <HAL_RCC_OscConfig+0x7a>
 800445c:	4b83      	ldr	r3, [pc, #524]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004464:	e005      	b.n	8004472 <HAL_RCC_OscConfig+0x86>
 8004466:	4b81      	ldr	r3, [pc, #516]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004468:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800446c:	041b      	lsls	r3, r3, #16
 800446e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004472:	4293      	cmp	r3, r2
 8004474:	d255      	bcs.n	8004522 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10a      	bne.n	8004492 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004480:	4618      	mov	r0, r3
 8004482:	f001 fa11 	bl	80058a8 <RCC_SetFlashLatencyFromMSIRange>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d002      	beq.n	8004492 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	f000 be82 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004492:	4b76      	ldr	r3, [pc, #472]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	4a75      	ldr	r2, [pc, #468]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004498:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800449c:	6093      	str	r3, [r2, #8]
 800449e:	4b73      	ldr	r3, [pc, #460]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044aa:	4970      	ldr	r1, [pc, #448]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80044b8:	d309      	bcc.n	80044ce <HAL_RCC_OscConfig+0xe2>
 80044ba:	4b6c      	ldr	r3, [pc, #432]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	f023 021f 	bic.w	r2, r3, #31
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	4969      	ldr	r1, [pc, #420]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	60cb      	str	r3, [r1, #12]
 80044cc:	e07e      	b.n	80045cc <HAL_RCC_OscConfig+0x1e0>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	da0a      	bge.n	80044ec <HAL_RCC_OscConfig+0x100>
 80044d6:	4b65      	ldr	r3, [pc, #404]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	015b      	lsls	r3, r3, #5
 80044e4:	4961      	ldr	r1, [pc, #388]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	60cb      	str	r3, [r1, #12]
 80044ea:	e06f      	b.n	80045cc <HAL_RCC_OscConfig+0x1e0>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044f4:	d30a      	bcc.n	800450c <HAL_RCC_OscConfig+0x120>
 80044f6:	4b5d      	ldr	r3, [pc, #372]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	029b      	lsls	r3, r3, #10
 8004504:	4959      	ldr	r1, [pc, #356]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004506:	4313      	orrs	r3, r2
 8004508:	60cb      	str	r3, [r1, #12]
 800450a:	e05f      	b.n	80045cc <HAL_RCC_OscConfig+0x1e0>
 800450c:	4b57      	ldr	r3, [pc, #348]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a1b      	ldr	r3, [r3, #32]
 8004518:	03db      	lsls	r3, r3, #15
 800451a:	4954      	ldr	r1, [pc, #336]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800451c:	4313      	orrs	r3, r2
 800451e:	60cb      	str	r3, [r1, #12]
 8004520:	e054      	b.n	80045cc <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004522:	4b52      	ldr	r3, [pc, #328]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	4a51      	ldr	r2, [pc, #324]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004528:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800452c:	6093      	str	r3, [r2, #8]
 800452e:	4b4f      	ldr	r3, [pc, #316]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453a:	494c      	ldr	r1, [pc, #304]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800453c:	4313      	orrs	r3, r2
 800453e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004544:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004548:	d309      	bcc.n	800455e <HAL_RCC_OscConfig+0x172>
 800454a:	4b48      	ldr	r3, [pc, #288]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	f023 021f 	bic.w	r2, r3, #31
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	4945      	ldr	r1, [pc, #276]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004558:	4313      	orrs	r3, r2
 800455a:	60cb      	str	r3, [r1, #12]
 800455c:	e028      	b.n	80045b0 <HAL_RCC_OscConfig+0x1c4>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004562:	2b00      	cmp	r3, #0
 8004564:	da0a      	bge.n	800457c <HAL_RCC_OscConfig+0x190>
 8004566:	4b41      	ldr	r3, [pc, #260]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a1b      	ldr	r3, [r3, #32]
 8004572:	015b      	lsls	r3, r3, #5
 8004574:	493d      	ldr	r1, [pc, #244]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004576:	4313      	orrs	r3, r2
 8004578:	60cb      	str	r3, [r1, #12]
 800457a:	e019      	b.n	80045b0 <HAL_RCC_OscConfig+0x1c4>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004584:	d30a      	bcc.n	800459c <HAL_RCC_OscConfig+0x1b0>
 8004586:	4b39      	ldr	r3, [pc, #228]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	029b      	lsls	r3, r3, #10
 8004594:	4935      	ldr	r1, [pc, #212]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004596:	4313      	orrs	r3, r2
 8004598:	60cb      	str	r3, [r1, #12]
 800459a:	e009      	b.n	80045b0 <HAL_RCC_OscConfig+0x1c4>
 800459c:	4b33      	ldr	r3, [pc, #204]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	03db      	lsls	r3, r3, #15
 80045aa:	4930      	ldr	r1, [pc, #192]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80045b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10a      	bne.n	80045cc <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ba:	4618      	mov	r0, r3
 80045bc:	f001 f974 	bl	80058a8 <RCC_SetFlashLatencyFromMSIRange>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d002      	beq.n	80045cc <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	f000 bde5 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80045cc:	f001 f8de 	bl	800578c <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80045d0:	4b27      	ldr	r3, [pc, #156]	@ (8004670 <HAL_RCC_OscConfig+0x284>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7fd fd45 	bl	8002064 <HAL_InitTick>
 80045da:	4603      	mov	r3, r0
 80045dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80045e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f000 808a 	beq.w	80046fe <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80045ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045ee:	f000 bdd2 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	69db      	ldr	r3, [r3, #28]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d066      	beq.n	80046c8 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80045fa:	4b1c      	ldr	r3, [pc, #112]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a1b      	ldr	r2, [pc, #108]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004600:	f043 0301 	orr.w	r3, r3, #1
 8004604:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004606:	f7fe f9e7 	bl	80029d8 <HAL_GetTick>
 800460a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800460c:	e009      	b.n	8004622 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800460e:	f7fe f9e3 	bl	80029d8 <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	2b02      	cmp	r3, #2
 800461a:	d902      	bls.n	8004622 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	f000 bdba 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004622:	4b12      	ldr	r3, [pc, #72]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0304 	and.w	r3, r3, #4
 800462a:	2b00      	cmp	r3, #0
 800462c:	d0ef      	beq.n	800460e <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800462e:	4b0f      	ldr	r3, [pc, #60]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	4a0e      	ldr	r2, [pc, #56]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004634:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004638:	6093      	str	r3, [r2, #8]
 800463a:	4b0c      	ldr	r3, [pc, #48]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004646:	4909      	ldr	r1, [pc, #36]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004648:	4313      	orrs	r3, r2
 800464a:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004650:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004654:	d30e      	bcc.n	8004674 <HAL_RCC_OscConfig+0x288>
 8004656:	4b05      	ldr	r3, [pc, #20]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	f023 021f 	bic.w	r2, r3, #31
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	4902      	ldr	r1, [pc, #8]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004664:	4313      	orrs	r3, r2
 8004666:	60cb      	str	r3, [r1, #12]
 8004668:	e04a      	b.n	8004700 <HAL_RCC_OscConfig+0x314>
 800466a:	bf00      	nop
 800466c:	46020c00 	.word	0x46020c00
 8004670:	20000030 	.word	0x20000030
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004678:	2b00      	cmp	r3, #0
 800467a:	da0a      	bge.n	8004692 <HAL_RCC_OscConfig+0x2a6>
 800467c:	4b98      	ldr	r3, [pc, #608]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	015b      	lsls	r3, r3, #5
 800468a:	4995      	ldr	r1, [pc, #596]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800468c:	4313      	orrs	r3, r2
 800468e:	60cb      	str	r3, [r1, #12]
 8004690:	e036      	b.n	8004700 <HAL_RCC_OscConfig+0x314>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800469a:	d30a      	bcc.n	80046b2 <HAL_RCC_OscConfig+0x2c6>
 800469c:	4b90      	ldr	r3, [pc, #576]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a1b      	ldr	r3, [r3, #32]
 80046a8:	029b      	lsls	r3, r3, #10
 80046aa:	498d      	ldr	r1, [pc, #564]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	60cb      	str	r3, [r1, #12]
 80046b0:	e026      	b.n	8004700 <HAL_RCC_OscConfig+0x314>
 80046b2:	4b8b      	ldr	r3, [pc, #556]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a1b      	ldr	r3, [r3, #32]
 80046be:	03db      	lsls	r3, r3, #15
 80046c0:	4987      	ldr	r1, [pc, #540]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	60cb      	str	r3, [r1, #12]
 80046c6:	e01b      	b.n	8004700 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80046c8:	4b85      	ldr	r3, [pc, #532]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a84      	ldr	r2, [pc, #528]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80046ce:	f023 0301 	bic.w	r3, r3, #1
 80046d2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80046d4:	f7fe f980 	bl	80029d8 <HAL_GetTick>
 80046d8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80046da:	e009      	b.n	80046f0 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046dc:	f7fe f97c 	bl	80029d8 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d902      	bls.n	80046f0 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	f000 bd53 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80046f0:	4b7b      	ldr	r3, [pc, #492]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0304 	and.w	r3, r3, #4
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d1ef      	bne.n	80046dc <HAL_RCC_OscConfig+0x2f0>
 80046fc:	e000      	b.n	8004700 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80046fe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0301 	and.w	r3, r3, #1
 8004708:	2b00      	cmp	r3, #0
 800470a:	f000 808b 	beq.w	8004824 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800470e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004710:	2b08      	cmp	r3, #8
 8004712:	d005      	beq.n	8004720 <HAL_RCC_OscConfig+0x334>
 8004714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004716:	2b0c      	cmp	r3, #12
 8004718:	d109      	bne.n	800472e <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800471a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800471c:	2b03      	cmp	r3, #3
 800471e:	d106      	bne.n	800472e <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d17d      	bne.n	8004824 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	f000 bd34 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004736:	d106      	bne.n	8004746 <HAL_RCC_OscConfig+0x35a>
 8004738:	4b69      	ldr	r3, [pc, #420]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a68      	ldr	r2, [pc, #416]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800473e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004742:	6013      	str	r3, [r2, #0]
 8004744:	e041      	b.n	80047ca <HAL_RCC_OscConfig+0x3de>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800474e:	d112      	bne.n	8004776 <HAL_RCC_OscConfig+0x38a>
 8004750:	4b63      	ldr	r3, [pc, #396]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a62      	ldr	r2, [pc, #392]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 8004756:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800475a:	6013      	str	r3, [r2, #0]
 800475c:	4b60      	ldr	r3, [pc, #384]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a5f      	ldr	r2, [pc, #380]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 8004762:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004766:	6013      	str	r3, [r2, #0]
 8004768:	4b5d      	ldr	r3, [pc, #372]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a5c      	ldr	r2, [pc, #368]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800476e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004772:	6013      	str	r3, [r2, #0]
 8004774:	e029      	b.n	80047ca <HAL_RCC_OscConfig+0x3de>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800477e:	d112      	bne.n	80047a6 <HAL_RCC_OscConfig+0x3ba>
 8004780:	4b57      	ldr	r3, [pc, #348]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a56      	ldr	r2, [pc, #344]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 8004786:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800478a:	6013      	str	r3, [r2, #0]
 800478c:	4b54      	ldr	r3, [pc, #336]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a53      	ldr	r2, [pc, #332]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 8004792:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004796:	6013      	str	r3, [r2, #0]
 8004798:	4b51      	ldr	r3, [pc, #324]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a50      	ldr	r2, [pc, #320]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800479e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047a2:	6013      	str	r3, [r2, #0]
 80047a4:	e011      	b.n	80047ca <HAL_RCC_OscConfig+0x3de>
 80047a6:	4b4e      	ldr	r3, [pc, #312]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a4d      	ldr	r2, [pc, #308]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80047ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047b0:	6013      	str	r3, [r2, #0]
 80047b2:	4b4b      	ldr	r3, [pc, #300]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a4a      	ldr	r2, [pc, #296]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80047b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047bc:	6013      	str	r3, [r2, #0]
 80047be:	4b48      	ldr	r3, [pc, #288]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a47      	ldr	r2, [pc, #284]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80047c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80047c8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d014      	beq.n	80047fc <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80047d2:	f7fe f901 	bl	80029d8 <HAL_GetTick>
 80047d6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047d8:	e009      	b.n	80047ee <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047da:	f7fe f8fd 	bl	80029d8 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	2b64      	cmp	r3, #100	@ 0x64
 80047e6:	d902      	bls.n	80047ee <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	f000 bcd4 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047ee:	4b3c      	ldr	r3, [pc, #240]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d0ef      	beq.n	80047da <HAL_RCC_OscConfig+0x3ee>
 80047fa:	e013      	b.n	8004824 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80047fc:	f7fe f8ec 	bl	80029d8 <HAL_GetTick>
 8004800:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004802:	e009      	b.n	8004818 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004804:	f7fe f8e8 	bl	80029d8 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	2b64      	cmp	r3, #100	@ 0x64
 8004810:	d902      	bls.n	8004818 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	f000 bcbf 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004818:	4b31      	ldr	r3, [pc, #196]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d1ef      	bne.n	8004804 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d05f      	beq.n	80048f0 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004832:	2b04      	cmp	r3, #4
 8004834:	d005      	beq.n	8004842 <HAL_RCC_OscConfig+0x456>
 8004836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004838:	2b0c      	cmp	r3, #12
 800483a:	d114      	bne.n	8004866 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800483c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800483e:	2b02      	cmp	r3, #2
 8004840:	d111      	bne.n	8004866 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d102      	bne.n	8004850 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	f000 bca3 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8004850:	4b23      	ldr	r3, [pc, #140]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	041b      	lsls	r3, r3, #16
 800485e:	4920      	ldr	r1, [pc, #128]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 8004860:	4313      	orrs	r3, r2
 8004862:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004864:	e044      	b.n	80048f0 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d024      	beq.n	80048b8 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800486e:	4b1c      	ldr	r3, [pc, #112]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a1b      	ldr	r2, [pc, #108]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 8004874:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004878:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800487a:	f7fe f8ad 	bl	80029d8 <HAL_GetTick>
 800487e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004880:	e009      	b.n	8004896 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004882:	f7fe f8a9 	bl	80029d8 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	2b02      	cmp	r3, #2
 800488e:	d902      	bls.n	8004896 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	f000 bc80 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004896:	4b12      	ldr	r3, [pc, #72]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d0ef      	beq.n	8004882 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80048a2:	4b0f      	ldr	r3, [pc, #60]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80048a4:	691b      	ldr	r3, [r3, #16]
 80048a6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	041b      	lsls	r3, r3, #16
 80048b0:	490b      	ldr	r1, [pc, #44]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80048b2:	4313      	orrs	r3, r2
 80048b4:	610b      	str	r3, [r1, #16]
 80048b6:	e01b      	b.n	80048f0 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80048b8:	4b09      	ldr	r3, [pc, #36]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a08      	ldr	r2, [pc, #32]	@ (80048e0 <HAL_RCC_OscConfig+0x4f4>)
 80048be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048c2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80048c4:	f7fe f888 	bl	80029d8 <HAL_GetTick>
 80048c8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048ca:	e00b      	b.n	80048e4 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048cc:	f7fe f884 	bl	80029d8 <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d904      	bls.n	80048e4 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	f000 bc5b 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
 80048e0:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048e4:	4baf      	ldr	r3, [pc, #700]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d1ed      	bne.n	80048cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0308 	and.w	r3, r3, #8
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	f000 80c8 	beq.w	8004a8e <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80048fe:	2300      	movs	r3, #0
 8004900:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004904:	4ba7      	ldr	r3, [pc, #668]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004906:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800490a:	f003 0304 	and.w	r3, r3, #4
 800490e:	2b00      	cmp	r3, #0
 8004910:	d111      	bne.n	8004936 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004912:	4ba4      	ldr	r3, [pc, #656]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004914:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004918:	4aa2      	ldr	r2, [pc, #648]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 800491a:	f043 0304 	orr.w	r3, r3, #4
 800491e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004922:	4ba0      	ldr	r3, [pc, #640]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004924:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	617b      	str	r3, [r7, #20]
 800492e:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8004930:	2301      	movs	r3, #1
 8004932:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004936:	4b9c      	ldr	r3, [pc, #624]	@ (8004ba8 <HAL_RCC_OscConfig+0x7bc>)
 8004938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b00      	cmp	r3, #0
 8004940:	d119      	bne.n	8004976 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004942:	4b99      	ldr	r3, [pc, #612]	@ (8004ba8 <HAL_RCC_OscConfig+0x7bc>)
 8004944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004946:	4a98      	ldr	r2, [pc, #608]	@ (8004ba8 <HAL_RCC_OscConfig+0x7bc>)
 8004948:	f043 0301 	orr.w	r3, r3, #1
 800494c:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800494e:	f7fe f843 	bl	80029d8 <HAL_GetTick>
 8004952:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004954:	e009      	b.n	800496a <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004956:	f7fe f83f 	bl	80029d8 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	2b02      	cmp	r3, #2
 8004962:	d902      	bls.n	800496a <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	f000 bc16 	b.w	8005196 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800496a:	4b8f      	ldr	r3, [pc, #572]	@ (8004ba8 <HAL_RCC_OscConfig+0x7bc>)
 800496c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d0ef      	beq.n	8004956 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d05f      	beq.n	8004a3e <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800497e:	4b89      	ldr	r3, [pc, #548]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004980:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004984:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	699a      	ldr	r2, [r3, #24]
 800498a:	6a3b      	ldr	r3, [r7, #32]
 800498c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004990:	429a      	cmp	r2, r3
 8004992:	d037      	beq.n	8004a04 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d006      	beq.n	80049ac <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e3f4      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80049ac:	6a3b      	ldr	r3, [r7, #32]
 80049ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d01b      	beq.n	80049ee <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80049b6:	4b7b      	ldr	r3, [pc, #492]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 80049b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049bc:	4a79      	ldr	r2, [pc, #484]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 80049be:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80049c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80049c6:	f7fe f807 	bl	80029d8 <HAL_GetTick>
 80049ca:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80049cc:	e008      	b.n	80049e0 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049ce:	f7fe f803 	bl	80029d8 <HAL_GetTick>
 80049d2:	4602      	mov	r2, r0
 80049d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	2b05      	cmp	r3, #5
 80049da:	d901      	bls.n	80049e0 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e3da      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80049e0:	4b70      	ldr	r3, [pc, #448]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 80049e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d1ef      	bne.n	80049ce <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80049ee:	4b6d      	ldr	r3, [pc, #436]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 80049f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049f4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	4969      	ldr	r1, [pc, #420]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8004a04:	4b67      	ldr	r3, [pc, #412]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004a06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a0a:	4a66      	ldr	r2, [pc, #408]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004a0c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004a10:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8004a14:	f7fd ffe0 	bl	80029d8 <HAL_GetTick>
 8004a18:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004a1a:	e008      	b.n	8004a2e <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a1c:	f7fd ffdc 	bl	80029d8 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	2b05      	cmp	r3, #5
 8004a28:	d901      	bls.n	8004a2e <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e3b3      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004a2e:	4b5d      	ldr	r3, [pc, #372]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004a30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d0ef      	beq.n	8004a1c <HAL_RCC_OscConfig+0x630>
 8004a3c:	e01b      	b.n	8004a76 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8004a3e:	4b59      	ldr	r3, [pc, #356]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004a40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a44:	4a57      	ldr	r2, [pc, #348]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004a46:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8004a4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8004a4e:	f7fd ffc3 	bl	80029d8 <HAL_GetTick>
 8004a52:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004a54:	e008      	b.n	8004a68 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a56:	f7fd ffbf 	bl	80029d8 <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	2b05      	cmp	r3, #5
 8004a62:	d901      	bls.n	8004a68 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e396      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004a68:	4b4e      	ldr	r3, [pc, #312]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004a6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a6e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1ef      	bne.n	8004a56 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a76:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d107      	bne.n	8004a8e <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a7e:	4b49      	ldr	r3, [pc, #292]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004a80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a84:	4a47      	ldr	r2, [pc, #284]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004a86:	f023 0304 	bic.w	r3, r3, #4
 8004a8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0304 	and.w	r3, r3, #4
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f000 8111 	beq.w	8004cbe <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004aa2:	4b40      	ldr	r3, [pc, #256]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004aa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aa8:	f003 0304 	and.w	r3, r3, #4
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d111      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ab0:	4b3c      	ldr	r3, [pc, #240]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004ab2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ab6:	4a3b      	ldr	r2, [pc, #236]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004ab8:	f043 0304 	orr.w	r3, r3, #4
 8004abc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004ac0:	4b38      	ldr	r3, [pc, #224]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004ac2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ac6:	f003 0304 	and.w	r3, r3, #4
 8004aca:	613b      	str	r3, [r7, #16]
 8004acc:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004ad4:	4b34      	ldr	r3, [pc, #208]	@ (8004ba8 <HAL_RCC_OscConfig+0x7bc>)
 8004ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad8:	f003 0301 	and.w	r3, r3, #1
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d118      	bne.n	8004b12 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004ae0:	4b31      	ldr	r3, [pc, #196]	@ (8004ba8 <HAL_RCC_OscConfig+0x7bc>)
 8004ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae4:	4a30      	ldr	r2, [pc, #192]	@ (8004ba8 <HAL_RCC_OscConfig+0x7bc>)
 8004ae6:	f043 0301 	orr.w	r3, r3, #1
 8004aea:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aec:	f7fd ff74 	bl	80029d8 <HAL_GetTick>
 8004af0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004af2:	e008      	b.n	8004b06 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004af4:	f7fd ff70 	bl	80029d8 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d901      	bls.n	8004b06 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e347      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004b06:	4b28      	ldr	r3, [pc, #160]	@ (8004ba8 <HAL_RCC_OscConfig+0x7bc>)
 8004b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d0f0      	beq.n	8004af4 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d01f      	beq.n	8004b5e <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f003 0304 	and.w	r3, r3, #4
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d010      	beq.n	8004b4c <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004b2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b30:	4a1c      	ldr	r2, [pc, #112]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004b32:	f043 0304 	orr.w	r3, r3, #4
 8004b36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004b3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b40:	4a18      	ldr	r2, [pc, #96]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004b42:	f043 0301 	orr.w	r3, r3, #1
 8004b46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b4a:	e018      	b.n	8004b7e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004b4c:	4b15      	ldr	r3, [pc, #84]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004b4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b52:	4a14      	ldr	r2, [pc, #80]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004b54:	f043 0301 	orr.w	r3, r3, #1
 8004b58:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b5c:	e00f      	b.n	8004b7e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004b5e:	4b11      	ldr	r3, [pc, #68]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004b60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b64:	4a0f      	ldr	r2, [pc, #60]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004b66:	f023 0301 	bic.w	r3, r3, #1
 8004b6a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004b70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b74:	4a0b      	ldr	r2, [pc, #44]	@ (8004ba4 <HAL_RCC_OscConfig+0x7b8>)
 8004b76:	f023 0304 	bic.w	r3, r3, #4
 8004b7a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d057      	beq.n	8004c36 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8004b86:	f7fd ff27 	bl	80029d8 <HAL_GetTick>
 8004b8a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b8c:	e00e      	b.n	8004bac <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b8e:	f7fd ff23 	bl	80029d8 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d905      	bls.n	8004bac <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e2f8      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
 8004ba4:	46020c00 	.word	0x46020c00
 8004ba8:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bac:	4b9c      	ldr	r3, [pc, #624]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004bae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d0e9      	beq.n	8004b8e <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d01b      	beq.n	8004bfe <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004bc6:	4b96      	ldr	r3, [pc, #600]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004bc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bcc:	4a94      	ldr	r2, [pc, #592]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004bce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bd2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004bd6:	e00a      	b.n	8004bee <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bd8:	f7fd fefe 	bl	80029d8 <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e2d3      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004bee:	4b8c      	ldr	r3, [pc, #560]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004bf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d0ed      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x7ec>
 8004bfc:	e053      	b.n	8004ca6 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004bfe:	4b88      	ldr	r3, [pc, #544]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004c00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c04:	4a86      	ldr	r2, [pc, #536]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004c06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004c0e:	e00a      	b.n	8004c26 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c10:	f7fd fee2 	bl	80029d8 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e2b7      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004c26:	4b7e      	ldr	r3, [pc, #504]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004c28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d1ed      	bne.n	8004c10 <HAL_RCC_OscConfig+0x824>
 8004c34:	e037      	b.n	8004ca6 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8004c36:	f7fd fecf 	bl	80029d8 <HAL_GetTick>
 8004c3a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c3c:	e00a      	b.n	8004c54 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c3e:	f7fd fecb 	bl	80029d8 <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d901      	bls.n	8004c54 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8004c50:	2303      	movs	r3, #3
 8004c52:	e2a0      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c54:	4b72      	ldr	r3, [pc, #456]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004c56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c5a:	f003 0302 	and.w	r3, r3, #2
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1ed      	bne.n	8004c3e <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8004c62:	4b6f      	ldr	r3, [pc, #444]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004c64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d01a      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004c70:	4b6b      	ldr	r3, [pc, #428]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004c72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c76:	4a6a      	ldr	r2, [pc, #424]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004c78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004c80:	e00a      	b.n	8004c98 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c82:	f7fd fea9 	bl	80029d8 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d901      	bls.n	8004c98 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e27e      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004c98:	4b61      	ldr	r3, [pc, #388]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004c9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1ed      	bne.n	8004c82 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ca6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d107      	bne.n	8004cbe <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cae:	4b5c      	ldr	r3, [pc, #368]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004cb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cb4:	4a5a      	ldr	r2, [pc, #360]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004cb6:	f023 0304 	bic.w	r3, r3, #4
 8004cba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0320 	and.w	r3, r3, #32
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d036      	beq.n	8004d38 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d019      	beq.n	8004d06 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8004cd2:	4b53      	ldr	r3, [pc, #332]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a52      	ldr	r2, [pc, #328]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004cd8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004cdc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004cde:	f7fd fe7b 	bl	80029d8 <HAL_GetTick>
 8004ce2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004ce4:	e008      	b.n	8004cf8 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ce6:	f7fd fe77 	bl	80029d8 <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d901      	bls.n	8004cf8 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e24e      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004cf8:	4b49      	ldr	r3, [pc, #292]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d0f0      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x8fa>
 8004d04:	e018      	b.n	8004d38 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8004d06:	4b46      	ldr	r3, [pc, #280]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a45      	ldr	r2, [pc, #276]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004d0c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d10:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004d12:	f7fd fe61 	bl	80029d8 <HAL_GetTick>
 8004d16:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004d18:	e008      	b.n	8004d2c <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d1a:	f7fd fe5d 	bl	80029d8 <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d901      	bls.n	8004d2c <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e234      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d1f0      	bne.n	8004d1a <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d036      	beq.n	8004db2 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d019      	beq.n	8004d80 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8004d4c:	4b34      	ldr	r3, [pc, #208]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a33      	ldr	r2, [pc, #204]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004d52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d56:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004d58:	f7fd fe3e 	bl	80029d8 <HAL_GetTick>
 8004d5c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8004d5e:	e008      	b.n	8004d72 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004d60:	f7fd fe3a 	bl	80029d8 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e211      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8004d72:	4b2b      	ldr	r3, [pc, #172]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d0f0      	beq.n	8004d60 <HAL_RCC_OscConfig+0x974>
 8004d7e:	e018      	b.n	8004db2 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8004d80:	4b27      	ldr	r3, [pc, #156]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a26      	ldr	r2, [pc, #152]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004d86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d8a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004d8c:	f7fd fe24 	bl	80029d8 <HAL_GetTick>
 8004d90:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8004d92:	e008      	b.n	8004da6 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004d94:	f7fd fe20 	bl	80029d8 <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d901      	bls.n	8004da6 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e1f7      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8004da6:	4b1e      	ldr	r3, [pc, #120]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1f0      	bne.n	8004d94 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d07f      	beq.n	8004ebe <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d062      	beq.n	8004e8c <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8004dc6:	4b16      	ldr	r3, [pc, #88]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	4a15      	ldr	r2, [pc, #84]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004dcc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004dd0:	6093      	str	r3, [r2, #8]
 8004dd2:	4b13      	ldr	r3, [pc, #76]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dde:	4910      	ldr	r1, [pc, #64]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004dec:	d309      	bcc.n	8004e02 <HAL_RCC_OscConfig+0xa16>
 8004dee:	4b0c      	ldr	r3, [pc, #48]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	f023 021f 	bic.w	r2, r3, #31
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a1b      	ldr	r3, [r3, #32]
 8004dfa:	4909      	ldr	r1, [pc, #36]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	60cb      	str	r3, [r1, #12]
 8004e00:	e02a      	b.n	8004e58 <HAL_RCC_OscConfig+0xa6c>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	da0c      	bge.n	8004e24 <HAL_RCC_OscConfig+0xa38>
 8004e0a:	4b05      	ldr	r3, [pc, #20]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	015b      	lsls	r3, r3, #5
 8004e18:	4901      	ldr	r1, [pc, #4]	@ (8004e20 <HAL_RCC_OscConfig+0xa34>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	60cb      	str	r3, [r1, #12]
 8004e1e:	e01b      	b.n	8004e58 <HAL_RCC_OscConfig+0xa6c>
 8004e20:	46020c00 	.word	0x46020c00
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e2c:	d30a      	bcc.n	8004e44 <HAL_RCC_OscConfig+0xa58>
 8004e2e:	4ba1      	ldr	r3, [pc, #644]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	029b      	lsls	r3, r3, #10
 8004e3c:	499d      	ldr	r1, [pc, #628]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	60cb      	str	r3, [r1, #12]
 8004e42:	e009      	b.n	8004e58 <HAL_RCC_OscConfig+0xa6c>
 8004e44:	4b9b      	ldr	r3, [pc, #620]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6a1b      	ldr	r3, [r3, #32]
 8004e50:	03db      	lsls	r3, r3, #15
 8004e52:	4998      	ldr	r1, [pc, #608]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8004e58:	4b96      	ldr	r3, [pc, #600]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a95      	ldr	r2, [pc, #596]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004e5e:	f043 0310 	orr.w	r3, r3, #16
 8004e62:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004e64:	f7fd fdb8 	bl	80029d8 <HAL_GetTick>
 8004e68:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004e6a:	e008      	b.n	8004e7e <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004e6c:	f7fd fdb4 	bl	80029d8 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e18b      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004e7e:	4b8d      	ldr	r3, [pc, #564]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0320 	and.w	r3, r3, #32
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d0f0      	beq.n	8004e6c <HAL_RCC_OscConfig+0xa80>
 8004e8a:	e018      	b.n	8004ebe <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8004e8c:	4b89      	ldr	r3, [pc, #548]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a88      	ldr	r2, [pc, #544]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004e92:	f023 0310 	bic.w	r3, r3, #16
 8004e96:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004e98:	f7fd fd9e 	bl	80029d8 <HAL_GetTick>
 8004e9c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004e9e:	e008      	b.n	8004eb2 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004ea0:	f7fd fd9a 	bl	80029d8 <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	d901      	bls.n	8004eb2 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e171      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004eb2:	4b80      	ldr	r3, [pc, #512]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0320 	and.w	r3, r3, #32
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1f0      	bne.n	8004ea0 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f000 8166 	beq.w	8005194 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ece:	4b79      	ldr	r3, [pc, #484]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004ed0:	69db      	ldr	r3, [r3, #28]
 8004ed2:	f003 030c 	and.w	r3, r3, #12
 8004ed6:	2b0c      	cmp	r3, #12
 8004ed8:	f000 80f2 	beq.w	80050c0 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	f040 80c5 	bne.w	8005070 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004ee6:	4b73      	ldr	r3, [pc, #460]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a72      	ldr	r2, [pc, #456]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004eec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ef0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004ef2:	f7fd fd71 	bl	80029d8 <HAL_GetTick>
 8004ef6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004ef8:	e008      	b.n	8004f0c <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004efa:	f7fd fd6d 	bl	80029d8 <HAL_GetTick>
 8004efe:	4602      	mov	r2, r0
 8004f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d901      	bls.n	8004f0c <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e144      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004f0c:	4b69      	ldr	r3, [pc, #420]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1f0      	bne.n	8004efa <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f18:	4b66      	ldr	r3, [pc, #408]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f1e:	f003 0304 	and.w	r3, r3, #4
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d111      	bne.n	8004f4a <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8004f26:	4b63      	ldr	r3, [pc, #396]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004f28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f2c:	4a61      	ldr	r2, [pc, #388]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004f2e:	f043 0304 	orr.w	r3, r3, #4
 8004f32:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004f36:	4b5f      	ldr	r3, [pc, #380]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004f38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f3c:	f003 0304 	and.w	r3, r3, #4
 8004f40:	60fb      	str	r3, [r7, #12]
 8004f42:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8004f44:	2301      	movs	r3, #1
 8004f46:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8004f4a:	4b5b      	ldr	r3, [pc, #364]	@ (80050b8 <HAL_RCC_OscConfig+0xccc>)
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f56:	d102      	bne.n	8004f5e <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004f5e:	4b56      	ldr	r3, [pc, #344]	@ (80050b8 <HAL_RCC_OscConfig+0xccc>)
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	4a55      	ldr	r2, [pc, #340]	@ (80050b8 <HAL_RCC_OscConfig+0xccc>)
 8004f64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f68:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8004f6a:	4b52      	ldr	r3, [pc, #328]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f72:	f023 0303 	bic.w	r3, r3, #3
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004f7e:	3a01      	subs	r2, #1
 8004f80:	0212      	lsls	r2, r2, #8
 8004f82:	4311      	orrs	r1, r2
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004f88:	430a      	orrs	r2, r1
 8004f8a:	494a      	ldr	r1, [pc, #296]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f90:	4b48      	ldr	r3, [pc, #288]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004f92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f94:	4b49      	ldr	r3, [pc, #292]	@ (80050bc <HAL_RCC_OscConfig+0xcd0>)
 8004f96:	4013      	ands	r3, r2
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004f9c:	3a01      	subs	r2, #1
 8004f9e:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004fa6:	3a01      	subs	r2, #1
 8004fa8:	0252      	lsls	r2, r2, #9
 8004faa:	b292      	uxth	r2, r2
 8004fac:	4311      	orrs	r1, r2
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004fb2:	3a01      	subs	r2, #1
 8004fb4:	0412      	lsls	r2, r2, #16
 8004fb6:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004fba:	4311      	orrs	r1, r2
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004fc0:	3a01      	subs	r2, #1
 8004fc2:	0612      	lsls	r2, r2, #24
 8004fc4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	493a      	ldr	r1, [pc, #232]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004fd0:	4b38      	ldr	r3, [pc, #224]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd4:	4a37      	ldr	r2, [pc, #220]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004fd6:	f023 0310 	bic.w	r3, r3, #16
 8004fda:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fe0:	4a34      	ldr	r2, [pc, #208]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004fe2:	00db      	lsls	r3, r3, #3
 8004fe4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004fe6:	4b33      	ldr	r3, [pc, #204]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fea:	4a32      	ldr	r2, [pc, #200]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004fec:	f043 0310 	orr.w	r3, r3, #16
 8004ff0:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8004ff2:	4b30      	ldr	r3, [pc, #192]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8004ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff6:	f023 020c 	bic.w	r2, r3, #12
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ffe:	492d      	ldr	r1, [pc, #180]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8005000:	4313      	orrs	r3, r2
 8005002:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8005004:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005008:	2b01      	cmp	r3, #1
 800500a:	d105      	bne.n	8005018 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800500c:	4b2a      	ldr	r3, [pc, #168]	@ (80050b8 <HAL_RCC_OscConfig+0xccc>)
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	4a29      	ldr	r2, [pc, #164]	@ (80050b8 <HAL_RCC_OscConfig+0xccc>)
 8005012:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005016:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005018:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800501c:	2b01      	cmp	r3, #1
 800501e:	d107      	bne.n	8005030 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8005020:	4b24      	ldr	r3, [pc, #144]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8005022:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005026:	4a23      	ldr	r2, [pc, #140]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8005028:	f023 0304 	bic.w	r3, r3, #4
 800502c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005030:	4b20      	ldr	r3, [pc, #128]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a1f      	ldr	r2, [pc, #124]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8005036:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800503a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800503c:	f7fd fccc 	bl	80029d8 <HAL_GetTick>
 8005040:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005042:	e008      	b.n	8005056 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005044:	f7fd fcc8 	bl	80029d8 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	2b02      	cmp	r3, #2
 8005050:	d901      	bls.n	8005056 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e09f      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005056:	4b17      	ldr	r3, [pc, #92]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d0f0      	beq.n	8005044 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005062:	4b14      	ldr	r3, [pc, #80]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8005064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005066:	4a13      	ldr	r2, [pc, #76]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8005068:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800506c:	6293      	str	r3, [r2, #40]	@ 0x28
 800506e:	e091      	b.n	8005194 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005070:	4b10      	ldr	r3, [pc, #64]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a0f      	ldr	r2, [pc, #60]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8005076:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800507a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800507c:	f7fd fcac 	bl	80029d8 <HAL_GetTick>
 8005080:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005082:	e008      	b.n	8005096 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005084:	f7fd fca8 	bl	80029d8 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	2b02      	cmp	r3, #2
 8005090:	d901      	bls.n	8005096 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e07f      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005096:	4b07      	ldr	r3, [pc, #28]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1f0      	bne.n	8005084 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80050a2:	4b04      	ldr	r3, [pc, #16]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 80050a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050a6:	4a03      	ldr	r2, [pc, #12]	@ (80050b4 <HAL_RCC_OscConfig+0xcc8>)
 80050a8:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80050ac:	f023 0303 	bic.w	r3, r3, #3
 80050b0:	6293      	str	r3, [r2, #40]	@ 0x28
 80050b2:	e06f      	b.n	8005194 <HAL_RCC_OscConfig+0xda8>
 80050b4:	46020c00 	.word	0x46020c00
 80050b8:	46020800 	.word	0x46020800
 80050bc:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80050c0:	4b37      	ldr	r3, [pc, #220]	@ (80051a0 <HAL_RCC_OscConfig+0xdb4>)
 80050c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c4:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80050c6:	4b36      	ldr	r3, [pc, #216]	@ (80051a0 <HAL_RCC_OscConfig+0xdb4>)
 80050c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ca:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d039      	beq.n	8005148 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	f003 0203 	and.w	r2, r3, #3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050de:	429a      	cmp	r2, r3
 80050e0:	d132      	bne.n	8005148 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	0a1b      	lsrs	r3, r3, #8
 80050e6:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ee:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d129      	bne.n	8005148 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80050fe:	429a      	cmp	r2, r3
 8005100:	d122      	bne.n	8005148 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800510c:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800510e:	429a      	cmp	r2, r3
 8005110:	d11a      	bne.n	8005148 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005112:	69bb      	ldr	r3, [r7, #24]
 8005114:	0a5b      	lsrs	r3, r3, #9
 8005116:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800511e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005120:	429a      	cmp	r2, r3
 8005122:	d111      	bne.n	8005148 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	0c1b      	lsrs	r3, r3, #16
 8005128:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005130:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005132:	429a      	cmp	r2, r3
 8005134:	d108      	bne.n	8005148 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	0e1b      	lsrs	r3, r3, #24
 800513a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005142:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005144:	429a      	cmp	r2, r3
 8005146:	d001      	beq.n	800514c <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e024      	b.n	8005196 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800514c:	4b14      	ldr	r3, [pc, #80]	@ (80051a0 <HAL_RCC_OscConfig+0xdb4>)
 800514e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005150:	08db      	lsrs	r3, r3, #3
 8005152:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800515a:	429a      	cmp	r2, r3
 800515c:	d01a      	beq.n	8005194 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800515e:	4b10      	ldr	r3, [pc, #64]	@ (80051a0 <HAL_RCC_OscConfig+0xdb4>)
 8005160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005162:	4a0f      	ldr	r2, [pc, #60]	@ (80051a0 <HAL_RCC_OscConfig+0xdb4>)
 8005164:	f023 0310 	bic.w	r3, r3, #16
 8005168:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800516a:	f7fd fc35 	bl	80029d8 <HAL_GetTick>
 800516e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8005170:	bf00      	nop
 8005172:	f7fd fc31 	bl	80029d8 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517a:	4293      	cmp	r3, r2
 800517c:	d0f9      	beq.n	8005172 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005182:	4a07      	ldr	r2, [pc, #28]	@ (80051a0 <HAL_RCC_OscConfig+0xdb4>)
 8005184:	00db      	lsls	r3, r3, #3
 8005186:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005188:	4b05      	ldr	r3, [pc, #20]	@ (80051a0 <HAL_RCC_OscConfig+0xdb4>)
 800518a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800518c:	4a04      	ldr	r2, [pc, #16]	@ (80051a0 <HAL_RCC_OscConfig+0xdb4>)
 800518e:	f043 0310 	orr.w	r3, r3, #16
 8005192:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3738      	adds	r7, #56	@ 0x38
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	46020c00 	.word	0x46020c00

080051a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e1d9      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051b8:	4b9b      	ldr	r3, [pc, #620]	@ (8005428 <HAL_RCC_ClockConfig+0x284>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 030f 	and.w	r3, r3, #15
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d910      	bls.n	80051e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051c6:	4b98      	ldr	r3, [pc, #608]	@ (8005428 <HAL_RCC_ClockConfig+0x284>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f023 020f 	bic.w	r2, r3, #15
 80051ce:	4996      	ldr	r1, [pc, #600]	@ (8005428 <HAL_RCC_ClockConfig+0x284>)
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051d6:	4b94      	ldr	r3, [pc, #592]	@ (8005428 <HAL_RCC_ClockConfig+0x284>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 030f 	and.w	r3, r3, #15
 80051de:	683a      	ldr	r2, [r7, #0]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d001      	beq.n	80051e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e1c1      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0310 	and.w	r3, r3, #16
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d010      	beq.n	8005216 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	695a      	ldr	r2, [r3, #20]
 80051f8:	4b8c      	ldr	r3, [pc, #560]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 80051fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005200:	429a      	cmp	r2, r3
 8005202:	d908      	bls.n	8005216 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8005204:	4b89      	ldr	r3, [pc, #548]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005208:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	695b      	ldr	r3, [r3, #20]
 8005210:	4986      	ldr	r1, [pc, #536]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005212:	4313      	orrs	r3, r2
 8005214:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0308 	and.w	r3, r3, #8
 800521e:	2b00      	cmp	r3, #0
 8005220:	d012      	beq.n	8005248 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	691a      	ldr	r2, [r3, #16]
 8005226:	4b81      	ldr	r3, [pc, #516]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	091b      	lsrs	r3, r3, #4
 800522c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005230:	429a      	cmp	r2, r3
 8005232:	d909      	bls.n	8005248 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005234:	4b7d      	ldr	r3, [pc, #500]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005236:	6a1b      	ldr	r3, [r3, #32]
 8005238:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	691b      	ldr	r3, [r3, #16]
 8005240:	011b      	lsls	r3, r3, #4
 8005242:	497a      	ldr	r1, [pc, #488]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005244:	4313      	orrs	r3, r2
 8005246:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 0304 	and.w	r3, r3, #4
 8005250:	2b00      	cmp	r3, #0
 8005252:	d010      	beq.n	8005276 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	68da      	ldr	r2, [r3, #12]
 8005258:	4b74      	ldr	r3, [pc, #464]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 800525a:	6a1b      	ldr	r3, [r3, #32]
 800525c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005260:	429a      	cmp	r2, r3
 8005262:	d908      	bls.n	8005276 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005264:	4b71      	ldr	r3, [pc, #452]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005266:	6a1b      	ldr	r3, [r3, #32]
 8005268:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	496e      	ldr	r1, [pc, #440]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005272:	4313      	orrs	r3, r2
 8005274:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0302 	and.w	r3, r3, #2
 800527e:	2b00      	cmp	r3, #0
 8005280:	d010      	beq.n	80052a4 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	689a      	ldr	r2, [r3, #8]
 8005286:	4b69      	ldr	r3, [pc, #420]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005288:	6a1b      	ldr	r3, [r3, #32]
 800528a:	f003 030f 	and.w	r3, r3, #15
 800528e:	429a      	cmp	r2, r3
 8005290:	d908      	bls.n	80052a4 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005292:	4b66      	ldr	r3, [pc, #408]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005294:	6a1b      	ldr	r3, [r3, #32]
 8005296:	f023 020f 	bic.w	r2, r3, #15
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	4963      	ldr	r1, [pc, #396]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0301 	and.w	r3, r3, #1
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f000 80d2 	beq.w	8005456 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80052b2:	2300      	movs	r3, #0
 80052b4:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	2b03      	cmp	r3, #3
 80052bc:	d143      	bne.n	8005346 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052be:	4b5b      	ldr	r3, [pc, #364]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 80052c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052c4:	f003 0304 	and.w	r3, r3, #4
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d110      	bne.n	80052ee <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80052cc:	4b57      	ldr	r3, [pc, #348]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 80052ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052d2:	4a56      	ldr	r2, [pc, #344]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 80052d4:	f043 0304 	orr.w	r3, r3, #4
 80052d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80052dc:	4b53      	ldr	r3, [pc, #332]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 80052de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052e2:	f003 0304 	and.w	r3, r3, #4
 80052e6:	60bb      	str	r3, [r7, #8]
 80052e8:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80052ea:	2301      	movs	r3, #1
 80052ec:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80052ee:	f7fd fb73 	bl	80029d8 <HAL_GetTick>
 80052f2:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80052f4:	4b4e      	ldr	r3, [pc, #312]	@ (8005430 <HAL_RCC_ClockConfig+0x28c>)
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d00f      	beq.n	8005320 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005300:	e008      	b.n	8005314 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8005302:	f7fd fb69 	bl	80029d8 <HAL_GetTick>
 8005306:	4602      	mov	r2, r0
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	2b02      	cmp	r3, #2
 800530e:	d901      	bls.n	8005314 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8005310:	2303      	movs	r3, #3
 8005312:	e12b      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005314:	4b46      	ldr	r3, [pc, #280]	@ (8005430 <HAL_RCC_ClockConfig+0x28c>)
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d0f0      	beq.n	8005302 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005320:	7dfb      	ldrb	r3, [r7, #23]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d107      	bne.n	8005336 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005326:	4b41      	ldr	r3, [pc, #260]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005328:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800532c:	4a3f      	ldr	r2, [pc, #252]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 800532e:	f023 0304 	bic.w	r3, r3, #4
 8005332:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005336:	4b3d      	ldr	r3, [pc, #244]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d121      	bne.n	8005386 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e112      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	2b02      	cmp	r3, #2
 800534c:	d107      	bne.n	800535e <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800534e:	4b37      	ldr	r3, [pc, #220]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005356:	2b00      	cmp	r3, #0
 8005358:	d115      	bne.n	8005386 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e106      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d107      	bne.n	8005376 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005366:	4b31      	ldr	r3, [pc, #196]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0304 	and.w	r3, r3, #4
 800536e:	2b00      	cmp	r3, #0
 8005370:	d109      	bne.n	8005386 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e0fa      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005376:	4b2d      	ldr	r3, [pc, #180]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e0f2      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8005386:	4b29      	ldr	r3, [pc, #164]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	f023 0203 	bic.w	r2, r3, #3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	4926      	ldr	r1, [pc, #152]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 8005394:	4313      	orrs	r3, r2
 8005396:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8005398:	f7fd fb1e 	bl	80029d8 <HAL_GetTick>
 800539c:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	2b03      	cmp	r3, #3
 80053a4:	d112      	bne.n	80053cc <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053a6:	e00a      	b.n	80053be <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053a8:	f7fd fb16 	bl	80029d8 <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d901      	bls.n	80053be <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e0d6      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053be:	4b1b      	ldr	r3, [pc, #108]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	f003 030c 	and.w	r3, r3, #12
 80053c6:	2b0c      	cmp	r3, #12
 80053c8:	d1ee      	bne.n	80053a8 <HAL_RCC_ClockConfig+0x204>
 80053ca:	e044      	b.n	8005456 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d112      	bne.n	80053fa <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80053d4:	e00a      	b.n	80053ec <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053d6:	f7fd faff 	bl	80029d8 <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d901      	bls.n	80053ec <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e0bf      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80053ec:	4b0f      	ldr	r3, [pc, #60]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 80053ee:	69db      	ldr	r3, [r3, #28]
 80053f0:	f003 030c 	and.w	r3, r3, #12
 80053f4:	2b08      	cmp	r3, #8
 80053f6:	d1ee      	bne.n	80053d6 <HAL_RCC_ClockConfig+0x232>
 80053f8:	e02d      	b.n	8005456 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d123      	bne.n	800544a <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005402:	e00a      	b.n	800541a <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005404:	f7fd fae8 	bl	80029d8 <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005412:	4293      	cmp	r3, r2
 8005414:	d901      	bls.n	800541a <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e0a8      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800541a:	4b04      	ldr	r3, [pc, #16]	@ (800542c <HAL_RCC_ClockConfig+0x288>)
 800541c:	69db      	ldr	r3, [r3, #28]
 800541e:	f003 030c 	and.w	r3, r3, #12
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1ee      	bne.n	8005404 <HAL_RCC_ClockConfig+0x260>
 8005426:	e016      	b.n	8005456 <HAL_RCC_ClockConfig+0x2b2>
 8005428:	40022000 	.word	0x40022000
 800542c:	46020c00 	.word	0x46020c00
 8005430:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005434:	f7fd fad0 	bl	80029d8 <HAL_GetTick>
 8005438:	4602      	mov	r2, r0
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005442:	4293      	cmp	r3, r2
 8005444:	d901      	bls.n	800544a <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	e090      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800544a:	4b4a      	ldr	r3, [pc, #296]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 800544c:	69db      	ldr	r3, [r3, #28]
 800544e:	f003 030c 	and.w	r3, r3, #12
 8005452:	2b04      	cmp	r3, #4
 8005454:	d1ee      	bne.n	8005434 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 0302 	and.w	r3, r3, #2
 800545e:	2b00      	cmp	r3, #0
 8005460:	d010      	beq.n	8005484 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689a      	ldr	r2, [r3, #8]
 8005466:	4b43      	ldr	r3, [pc, #268]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	f003 030f 	and.w	r3, r3, #15
 800546e:	429a      	cmp	r2, r3
 8005470:	d208      	bcs.n	8005484 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005472:	4b40      	ldr	r3, [pc, #256]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	f023 020f 	bic.w	r2, r3, #15
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	493d      	ldr	r1, [pc, #244]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 8005480:	4313      	orrs	r3, r2
 8005482:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005484:	4b3c      	ldr	r3, [pc, #240]	@ (8005578 <HAL_RCC_ClockConfig+0x3d4>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 030f 	and.w	r3, r3, #15
 800548c:	683a      	ldr	r2, [r7, #0]
 800548e:	429a      	cmp	r2, r3
 8005490:	d210      	bcs.n	80054b4 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005492:	4b39      	ldr	r3, [pc, #228]	@ (8005578 <HAL_RCC_ClockConfig+0x3d4>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f023 020f 	bic.w	r2, r3, #15
 800549a:	4937      	ldr	r1, [pc, #220]	@ (8005578 <HAL_RCC_ClockConfig+0x3d4>)
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	4313      	orrs	r3, r2
 80054a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054a2:	4b35      	ldr	r3, [pc, #212]	@ (8005578 <HAL_RCC_ClockConfig+0x3d4>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 030f 	and.w	r3, r3, #15
 80054aa:	683a      	ldr	r2, [r7, #0]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d001      	beq.n	80054b4 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e05b      	b.n	800556c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0304 	and.w	r3, r3, #4
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d010      	beq.n	80054e2 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	68da      	ldr	r2, [r3, #12]
 80054c4:	4b2b      	ldr	r3, [pc, #172]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d208      	bcs.n	80054e2 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80054d0:	4b28      	ldr	r3, [pc, #160]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	4925      	ldr	r1, [pc, #148]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 80054de:	4313      	orrs	r3, r2
 80054e0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0308 	and.w	r3, r3, #8
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d012      	beq.n	8005514 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	691a      	ldr	r2, [r3, #16]
 80054f2:	4b20      	ldr	r3, [pc, #128]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 80054f4:	6a1b      	ldr	r3, [r3, #32]
 80054f6:	091b      	lsrs	r3, r3, #4
 80054f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d209      	bcs.n	8005514 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005500:	4b1c      	ldr	r3, [pc, #112]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 8005502:	6a1b      	ldr	r3, [r3, #32]
 8005504:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	691b      	ldr	r3, [r3, #16]
 800550c:	011b      	lsls	r3, r3, #4
 800550e:	4919      	ldr	r1, [pc, #100]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 8005510:	4313      	orrs	r3, r2
 8005512:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0310 	and.w	r3, r3, #16
 800551c:	2b00      	cmp	r3, #0
 800551e:	d010      	beq.n	8005542 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	695a      	ldr	r2, [r3, #20]
 8005524:	4b13      	ldr	r3, [pc, #76]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 8005526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005528:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800552c:	429a      	cmp	r2, r3
 800552e:	d208      	bcs.n	8005542 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8005530:	4b10      	ldr	r3, [pc, #64]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 8005532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005534:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	695b      	ldr	r3, [r3, #20]
 800553c:	490d      	ldr	r1, [pc, #52]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 800553e:	4313      	orrs	r3, r2
 8005540:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005542:	f000 f821 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 8005546:	4602      	mov	r2, r0
 8005548:	4b0a      	ldr	r3, [pc, #40]	@ (8005574 <HAL_RCC_ClockConfig+0x3d0>)
 800554a:	6a1b      	ldr	r3, [r3, #32]
 800554c:	f003 030f 	and.w	r3, r3, #15
 8005550:	490a      	ldr	r1, [pc, #40]	@ (800557c <HAL_RCC_ClockConfig+0x3d8>)
 8005552:	5ccb      	ldrb	r3, [r1, r3]
 8005554:	fa22 f303 	lsr.w	r3, r2, r3
 8005558:	4a09      	ldr	r2, [pc, #36]	@ (8005580 <HAL_RCC_ClockConfig+0x3dc>)
 800555a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800555c:	4b09      	ldr	r3, [pc, #36]	@ (8005584 <HAL_RCC_ClockConfig+0x3e0>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4618      	mov	r0, r3
 8005562:	f7fc fd7f 	bl	8002064 <HAL_InitTick>
 8005566:	4603      	mov	r3, r0
 8005568:	73fb      	strb	r3, [r7, #15]

  return status;
 800556a:	7bfb      	ldrb	r3, [r7, #15]
}
 800556c:	4618      	mov	r0, r3
 800556e:	3718      	adds	r7, #24
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	46020c00 	.word	0x46020c00
 8005578:	40022000 	.word	0x40022000
 800557c:	0800fe18 	.word	0x0800fe18
 8005580:	20000010 	.word	0x20000010
 8005584:	20000030 	.word	0x20000030

08005588 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005588:	b480      	push	{r7}
 800558a:	b08b      	sub	sp, #44	@ 0x2c
 800558c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800558e:	2300      	movs	r3, #0
 8005590:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8005592:	2300      	movs	r3, #0
 8005594:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005596:	4b78      	ldr	r3, [pc, #480]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005598:	69db      	ldr	r3, [r3, #28]
 800559a:	f003 030c 	and.w	r3, r3, #12
 800559e:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055a0:	4b75      	ldr	r3, [pc, #468]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80055a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a4:	f003 0303 	and.w	r3, r3, #3
 80055a8:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d005      	beq.n	80055bc <HAL_RCC_GetSysClockFreq+0x34>
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	2b0c      	cmp	r3, #12
 80055b4:	d121      	bne.n	80055fa <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d11e      	bne.n	80055fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80055bc:	4b6e      	ldr	r3, [pc, #440]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d107      	bne.n	80055d8 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80055c8:	4b6b      	ldr	r3, [pc, #428]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80055ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80055ce:	0b1b      	lsrs	r3, r3, #12
 80055d0:	f003 030f 	and.w	r3, r3, #15
 80055d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80055d6:	e005      	b.n	80055e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80055d8:	4b67      	ldr	r3, [pc, #412]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	0f1b      	lsrs	r3, r3, #28
 80055de:	f003 030f 	and.w	r3, r3, #15
 80055e2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80055e4:	4a65      	ldr	r2, [pc, #404]	@ (800577c <HAL_RCC_GetSysClockFreq+0x1f4>)
 80055e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055ec:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d110      	bne.n	8005616 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80055f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f6:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80055f8:	e00d      	b.n	8005616 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80055fa:	4b5f      	ldr	r3, [pc, #380]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80055fc:	69db      	ldr	r3, [r3, #28]
 80055fe:	f003 030c 	and.w	r3, r3, #12
 8005602:	2b04      	cmp	r3, #4
 8005604:	d102      	bne.n	800560c <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005606:	4b5e      	ldr	r3, [pc, #376]	@ (8005780 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005608:	623b      	str	r3, [r7, #32]
 800560a:	e004      	b.n	8005616 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800560c:	69bb      	ldr	r3, [r7, #24]
 800560e:	2b08      	cmp	r3, #8
 8005610:	d101      	bne.n	8005616 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005612:	4b5b      	ldr	r3, [pc, #364]	@ (8005780 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005614:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	2b0c      	cmp	r3, #12
 800561a:	f040 80a5 	bne.w	8005768 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800561e:	4b56      	ldr	r3, [pc, #344]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005622:	f003 0303 	and.w	r3, r3, #3
 8005626:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005628:	4b53      	ldr	r3, [pc, #332]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800562a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800562c:	0a1b      	lsrs	r3, r3, #8
 800562e:	f003 030f 	and.w	r3, r3, #15
 8005632:	3301      	adds	r3, #1
 8005634:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005636:	4b50      	ldr	r3, [pc, #320]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800563a:	091b      	lsrs	r3, r3, #4
 800563c:	f003 0301 	and.w	r3, r3, #1
 8005640:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005642:	4b4d      	ldr	r3, [pc, #308]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005646:	08db      	lsrs	r3, r3, #3
 8005648:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800564c:	68ba      	ldr	r2, [r7, #8]
 800564e:	fb02 f303 	mul.w	r3, r2, r3
 8005652:	ee07 3a90 	vmov	s15, r3
 8005656:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800565a:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	2b02      	cmp	r3, #2
 8005662:	d003      	beq.n	800566c <HAL_RCC_GetSysClockFreq+0xe4>
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	2b03      	cmp	r3, #3
 8005668:	d022      	beq.n	80056b0 <HAL_RCC_GetSysClockFreq+0x128>
 800566a:	e043      	b.n	80056f4 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	ee07 3a90 	vmov	s15, r3
 8005672:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005676:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8005784 <HAL_RCC_GetSysClockFreq+0x1fc>
 800567a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800567e:	4b3e      	ldr	r3, [pc, #248]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005686:	ee07 3a90 	vmov	s15, r3
 800568a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800568e:	ed97 6a01 	vldr	s12, [r7, #4]
 8005692:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8005788 <HAL_RCC_GetSysClockFreq+0x200>
 8005696:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800569a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800569e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056ae:	e046      	b.n	800573e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	ee07 3a90 	vmov	s15, r3
 80056b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ba:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8005784 <HAL_RCC_GetSysClockFreq+0x1fc>
 80056be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056c2:	4b2d      	ldr	r3, [pc, #180]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80056c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056ca:	ee07 3a90 	vmov	s15, r3
 80056ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80056d2:	ed97 6a01 	vldr	s12, [r7, #4]
 80056d6:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8005788 <HAL_RCC_GetSysClockFreq+0x200>
 80056da:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056de:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80056e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056f2:	e024      	b.n	800573e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80056f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f6:	ee07 3a90 	vmov	s15, r3
 80056fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	ee07 3a90 	vmov	s15, r3
 8005704:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005708:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800570c:	4b1a      	ldr	r3, [pc, #104]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800570e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005714:	ee07 3a90 	vmov	s15, r3
 8005718:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800571c:	ed97 6a01 	vldr	s12, [r7, #4]
 8005720:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8005788 <HAL_RCC_GetSysClockFreq+0x200>
 8005724:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005728:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800572c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005730:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005738:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800573c:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800573e:	4b0e      	ldr	r3, [pc, #56]	@ (8005778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005740:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005742:	0e1b      	lsrs	r3, r3, #24
 8005744:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005748:	3301      	adds	r3, #1
 800574a:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	ee07 3a90 	vmov	s15, r3
 8005752:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005756:	edd7 6a07 	vldr	s13, [r7, #28]
 800575a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800575e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005762:	ee17 3a90 	vmov	r3, s15
 8005766:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8005768:	6a3b      	ldr	r3, [r7, #32]
}
 800576a:	4618      	mov	r0, r3
 800576c:	372c      	adds	r7, #44	@ 0x2c
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	46020c00 	.word	0x46020c00
 800577c:	0800fe30 	.word	0x0800fe30
 8005780:	00f42400 	.word	0x00f42400
 8005784:	4b742400 	.word	0x4b742400
 8005788:	46000000 	.word	0x46000000

0800578c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005790:	f7ff fefa 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 8005794:	4602      	mov	r2, r0
 8005796:	4b07      	ldr	r3, [pc, #28]	@ (80057b4 <HAL_RCC_GetHCLKFreq+0x28>)
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	f003 030f 	and.w	r3, r3, #15
 800579e:	4906      	ldr	r1, [pc, #24]	@ (80057b8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80057a0:	5ccb      	ldrb	r3, [r1, r3]
 80057a2:	fa22 f303 	lsr.w	r3, r2, r3
 80057a6:	4a05      	ldr	r2, [pc, #20]	@ (80057bc <HAL_RCC_GetHCLKFreq+0x30>)
 80057a8:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80057aa:	4b04      	ldr	r3, [pc, #16]	@ (80057bc <HAL_RCC_GetHCLKFreq+0x30>)
 80057ac:	681b      	ldr	r3, [r3, #0]
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	bf00      	nop
 80057b4:	46020c00 	.word	0x46020c00
 80057b8:	0800fe18 	.word	0x0800fe18
 80057bc:	20000010 	.word	0x20000010

080057c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80057c4:	f7ff ffe2 	bl	800578c <HAL_RCC_GetHCLKFreq>
 80057c8:	4602      	mov	r2, r0
 80057ca:	4b05      	ldr	r3, [pc, #20]	@ (80057e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80057cc:	6a1b      	ldr	r3, [r3, #32]
 80057ce:	091b      	lsrs	r3, r3, #4
 80057d0:	f003 0307 	and.w	r3, r3, #7
 80057d4:	4903      	ldr	r1, [pc, #12]	@ (80057e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057d6:	5ccb      	ldrb	r3, [r1, r3]
 80057d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057dc:	4618      	mov	r0, r3
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	46020c00 	.word	0x46020c00
 80057e4:	0800fe28 	.word	0x0800fe28

080057e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80057ec:	f7ff ffce 	bl	800578c <HAL_RCC_GetHCLKFreq>
 80057f0:	4602      	mov	r2, r0
 80057f2:	4b05      	ldr	r3, [pc, #20]	@ (8005808 <HAL_RCC_GetPCLK2Freq+0x20>)
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	0a1b      	lsrs	r3, r3, #8
 80057f8:	f003 0307 	and.w	r3, r3, #7
 80057fc:	4903      	ldr	r1, [pc, #12]	@ (800580c <HAL_RCC_GetPCLK2Freq+0x24>)
 80057fe:	5ccb      	ldrb	r3, [r1, r3]
 8005800:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005804:	4618      	mov	r0, r3
 8005806:	bd80      	pop	{r7, pc}
 8005808:	46020c00 	.word	0x46020c00
 800580c:	0800fe28 	.word	0x0800fe28

08005810 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8005814:	f7ff ffba 	bl	800578c <HAL_RCC_GetHCLKFreq>
 8005818:	4602      	mov	r2, r0
 800581a:	4b05      	ldr	r3, [pc, #20]	@ (8005830 <HAL_RCC_GetPCLK3Freq+0x20>)
 800581c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800581e:	091b      	lsrs	r3, r3, #4
 8005820:	f003 0307 	and.w	r3, r3, #7
 8005824:	4903      	ldr	r1, [pc, #12]	@ (8005834 <HAL_RCC_GetPCLK3Freq+0x24>)
 8005826:	5ccb      	ldrb	r3, [r1, r3]
 8005828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800582c:	4618      	mov	r0, r3
 800582e:	bd80      	pop	{r7, pc}
 8005830:	46020c00 	.word	0x46020c00
 8005834:	0800fe28 	.word	0x0800fe28

08005838 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	221f      	movs	r2, #31
 8005846:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8005848:	4b15      	ldr	r3, [pc, #84]	@ (80058a0 <HAL_RCC_GetClockConfig+0x68>)
 800584a:	69db      	ldr	r3, [r3, #28]
 800584c:	f003 0203 	and.w	r2, r3, #3
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 8005854:	4b12      	ldr	r3, [pc, #72]	@ (80058a0 <HAL_RCC_GetClockConfig+0x68>)
 8005856:	6a1b      	ldr	r3, [r3, #32]
 8005858:	f003 020f 	and.w	r2, r3, #15
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 8005860:	4b0f      	ldr	r3, [pc, #60]	@ (80058a0 <HAL_RCC_GetClockConfig+0x68>)
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 800586c:	4b0c      	ldr	r3, [pc, #48]	@ (80058a0 <HAL_RCC_GetClockConfig+0x68>)
 800586e:	6a1b      	ldr	r3, [r3, #32]
 8005870:	091b      	lsrs	r3, r3, #4
 8005872:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 800587a:	4b09      	ldr	r3, [pc, #36]	@ (80058a0 <HAL_RCC_GetClockConfig+0x68>)
 800587c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005886:	4b07      	ldr	r3, [pc, #28]	@ (80058a4 <HAL_RCC_GetClockConfig+0x6c>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 020f 	and.w	r2, r3, #15
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	601a      	str	r2, [r3, #0]
}
 8005892:	bf00      	nop
 8005894:	370c      	adds	r7, #12
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	46020c00 	.word	0x46020c00
 80058a4:	40022000 	.word	0x40022000

080058a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80058b0:	4b3e      	ldr	r3, [pc, #248]	@ (80059ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80058b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058b6:	f003 0304 	and.w	r3, r3, #4
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d003      	beq.n	80058c6 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80058be:	f7fe fd17 	bl	80042f0 <HAL_PWREx_GetVoltageRange>
 80058c2:	6178      	str	r0, [r7, #20]
 80058c4:	e019      	b.n	80058fa <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80058c6:	4b39      	ldr	r3, [pc, #228]	@ (80059ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80058c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058cc:	4a37      	ldr	r2, [pc, #220]	@ (80059ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80058ce:	f043 0304 	orr.w	r3, r3, #4
 80058d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80058d6:	4b35      	ldr	r3, [pc, #212]	@ (80059ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80058d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058dc:	f003 0304 	and.w	r3, r3, #4
 80058e0:	60fb      	str	r3, [r7, #12]
 80058e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80058e4:	f7fe fd04 	bl	80042f0 <HAL_PWREx_GetVoltageRange>
 80058e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80058ea:	4b30      	ldr	r3, [pc, #192]	@ (80059ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80058ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058f0:	4a2e      	ldr	r2, [pc, #184]	@ (80059ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80058f2:	f023 0304 	bic.w	r3, r3, #4
 80058f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005900:	d003      	beq.n	800590a <RCC_SetFlashLatencyFromMSIRange+0x62>
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005908:	d109      	bne.n	800591e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005910:	d202      	bcs.n	8005918 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8005912:	2301      	movs	r3, #1
 8005914:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005916:	e033      	b.n	8005980 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8005918:	2300      	movs	r3, #0
 800591a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800591c:	e030      	b.n	8005980 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005924:	d208      	bcs.n	8005938 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800592c:	d102      	bne.n	8005934 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800592e:	2303      	movs	r3, #3
 8005930:	613b      	str	r3, [r7, #16]
 8005932:	e025      	b.n	8005980 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	e035      	b.n	80059a4 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800593e:	d90f      	bls.n	8005960 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d109      	bne.n	800595a <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800594c:	d902      	bls.n	8005954 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800594e:	2300      	movs	r3, #0
 8005950:	613b      	str	r3, [r7, #16]
 8005952:	e015      	b.n	8005980 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8005954:	2301      	movs	r3, #1
 8005956:	613b      	str	r3, [r7, #16]
 8005958:	e012      	b.n	8005980 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800595a:	2300      	movs	r3, #0
 800595c:	613b      	str	r3, [r7, #16]
 800595e:	e00f      	b.n	8005980 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005966:	d109      	bne.n	800597c <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800596e:	d102      	bne.n	8005976 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8005970:	2301      	movs	r3, #1
 8005972:	613b      	str	r3, [r7, #16]
 8005974:	e004      	b.n	8005980 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8005976:	2302      	movs	r3, #2
 8005978:	613b      	str	r3, [r7, #16]
 800597a:	e001      	b.n	8005980 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 800597c:	2301      	movs	r3, #1
 800597e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005980:	4b0b      	ldr	r3, [pc, #44]	@ (80059b0 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f023 020f 	bic.w	r2, r3, #15
 8005988:	4909      	ldr	r1, [pc, #36]	@ (80059b0 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	4313      	orrs	r3, r2
 800598e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8005990:	4b07      	ldr	r3, [pc, #28]	@ (80059b0 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 030f 	and.w	r3, r3, #15
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	429a      	cmp	r2, r3
 800599c:	d001      	beq.n	80059a2 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e000      	b.n	80059a4 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3718      	adds	r7, #24
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	46020c00 	.word	0x46020c00
 80059b0:	40022000 	.word	0x40022000

080059b4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80059b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059b8:	b0b8      	sub	sp, #224	@ 0xe0
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80059c0:	2300      	movs	r3, #0
 80059c2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80059c6:	2300      	movs	r3, #0
 80059c8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80059d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d4:	f002 0401 	and.w	r4, r2, #1
 80059d8:	2500      	movs	r5, #0
 80059da:	ea54 0305 	orrs.w	r3, r4, r5
 80059de:	d00b      	beq.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80059e0:	4bca      	ldr	r3, [pc, #808]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80059e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059e6:	f023 0103 	bic.w	r1, r3, #3
 80059ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80059ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059f0:	4ac6      	ldr	r2, [pc, #792]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80059f2:	430b      	orrs	r3, r1
 80059f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80059fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a00:	f002 0802 	and.w	r8, r2, #2
 8005a04:	f04f 0900 	mov.w	r9, #0
 8005a08:	ea58 0309 	orrs.w	r3, r8, r9
 8005a0c:	d00b      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8005a0e:	4bbf      	ldr	r3, [pc, #764]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005a10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a14:	f023 010c 	bic.w	r1, r3, #12
 8005a18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a1e:	4abb      	ldr	r2, [pc, #748]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005a20:	430b      	orrs	r3, r1
 8005a22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a26:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	f002 0a04 	and.w	sl, r2, #4
 8005a32:	f04f 0b00 	mov.w	fp, #0
 8005a36:	ea5a 030b 	orrs.w	r3, sl, fp
 8005a3a:	d00b      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8005a3c:	4bb3      	ldr	r3, [pc, #716]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005a3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a42:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005a46:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a4c:	4aaf      	ldr	r2, [pc, #700]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005a4e:	430b      	orrs	r3, r1
 8005a50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5c:	f002 0308 	and.w	r3, r2, #8
 8005a60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a64:	2300      	movs	r3, #0
 8005a66:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a6a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	4313      	orrs	r3, r2
 8005a72:	d00b      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8005a74:	4ba5      	ldr	r3, [pc, #660]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a7a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005a7e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a84:	4aa1      	ldr	r2, [pc, #644]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005a86:	430b      	orrs	r3, r1
 8005a88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005a8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a94:	f002 0310 	and.w	r3, r2, #16
 8005a98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005aa2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	d00b      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8005aac:	4b97      	ldr	r3, [pc, #604]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ab2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005ab6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005aba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005abc:	4a93      	ldr	r2, [pc, #588]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005abe:	430b      	orrs	r3, r1
 8005ac0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ac4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005acc:	f002 0320 	and.w	r3, r2, #32
 8005ad0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ada:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005ade:	460b      	mov	r3, r1
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	d00b      	beq.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005ae4:	4b89      	ldr	r3, [pc, #548]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005ae6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005aea:	f023 0107 	bic.w	r1, r3, #7
 8005aee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005af2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005af4:	4a85      	ldr	r2, [pc, #532]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005af6:	430b      	orrs	r3, r1
 8005af8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005afc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b04:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005b08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b12:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005b16:	460b      	mov	r3, r1
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	d00b      	beq.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8005b1c:	4b7b      	ldr	r3, [pc, #492]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005b1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b22:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8005b26:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b2c:	4a77      	ldr	r2, [pc, #476]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005b2e:	430b      	orrs	r3, r1
 8005b30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b3c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005b40:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005b44:	2300      	movs	r3, #0
 8005b46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005b4a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005b4e:	460b      	mov	r3, r1
 8005b50:	4313      	orrs	r3, r2
 8005b52:	d00b      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005b54:	4b6d      	ldr	r3, [pc, #436]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005b56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b5e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b64:	4a69      	ldr	r2, [pc, #420]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005b66:	430b      	orrs	r3, r1
 8005b68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b6c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b74:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005b78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b82:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005b86:	460b      	mov	r3, r1
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	d00b      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005b8c:	4b5f      	ldr	r3, [pc, #380]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005b8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005b92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005b96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b9c:	4a5b      	ldr	r2, [pc, #364]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005b9e:	430b      	orrs	r3, r1
 8005ba0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005ba4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bac:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005bb0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005bba:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	d00b      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005bc4:	4b51      	ldr	r3, [pc, #324]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bca:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8005bce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005bd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bd4:	4a4d      	ldr	r2, [pc, #308]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005bd6:	430b      	orrs	r3, r1
 8005bd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005bdc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be4:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8005be8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005bec:	2300      	movs	r3, #0
 8005bee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005bf2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	d00b      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005bfc:	4b43      	ldr	r3, [pc, #268]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005bfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c02:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8005c06:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c0c:	4a3f      	ldr	r2, [pc, #252]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005c0e:	430b      	orrs	r3, r1
 8005c10:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005c14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c1c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005c20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c24:	2300      	movs	r3, #0
 8005c26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c2a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005c2e:	460b      	mov	r3, r1
 8005c30:	4313      	orrs	r3, r2
 8005c32:	d00b      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8005c34:	4b35      	ldr	r3, [pc, #212]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c3a:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005c3e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c44:	4a31      	ldr	r2, [pc, #196]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005c46:	430b      	orrs	r3, r1
 8005c48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8005c4c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c54:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005c58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005c5e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005c62:	460b      	mov	r3, r1
 8005c64:	4313      	orrs	r3, r2
 8005c66:	d00c      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8005c68:	4b28      	ldr	r3, [pc, #160]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005c6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c6e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c7a:	4a24      	ldr	r2, [pc, #144]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005c7c:	430b      	orrs	r3, r1
 8005c7e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005c82:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c8a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005c8e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c90:	2300      	movs	r3, #0
 8005c92:	677b      	str	r3, [r7, #116]	@ 0x74
 8005c94:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005c98:	460b      	mov	r3, r1
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	d04f      	beq.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005c9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ca6:	2b80      	cmp	r3, #128	@ 0x80
 8005ca8:	d02d      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8005caa:	2b80      	cmp	r3, #128	@ 0x80
 8005cac:	d827      	bhi.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005cae:	2b60      	cmp	r3, #96	@ 0x60
 8005cb0:	d02e      	beq.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8005cb2:	2b60      	cmp	r3, #96	@ 0x60
 8005cb4:	d823      	bhi.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005cb6:	2b40      	cmp	r3, #64	@ 0x40
 8005cb8:	d006      	beq.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8005cba:	2b40      	cmp	r3, #64	@ 0x40
 8005cbc:	d81f      	bhi.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d009      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8005cc2:	2b20      	cmp	r3, #32
 8005cc4:	d011      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x336>
 8005cc6:	e01a      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005cc8:	4b10      	ldr	r3, [pc, #64]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ccc:	4a0f      	ldr	r2, [pc, #60]	@ (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005cce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cd2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005cd4:	e01d      	b.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005cd6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005cda:	3308      	adds	r3, #8
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f002 f9d1 	bl	8008084 <RCCEx_PLL2_Config>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005ce8:	e013      	b.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005cea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005cee:	332c      	adds	r3, #44	@ 0x2c
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f002 fa5f 	bl	80081b4 <RCCEx_PLL3_Config>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005cfc:	e009      	b.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005d04:	e005      	b.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 8005d06:	bf00      	nop
 8005d08:	e003      	b.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8005d0a:	bf00      	nop
 8005d0c:	46020c00 	.word	0x46020c00
        break;
 8005d10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d12:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10d      	bne.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8005d1a:	4bb6      	ldr	r3, [pc, #728]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005d1c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005d20:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8005d24:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d2c:	4ab1      	ldr	r2, [pc, #708]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005d2e:	430b      	orrs	r3, r1
 8005d30:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005d34:	e003      	b.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d36:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005d3a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005d3e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d46:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005d4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d50:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005d54:	460b      	mov	r3, r1
 8005d56:	4313      	orrs	r3, r2
 8005d58:	d053      	beq.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005d5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d66:	d033      	beq.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005d68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d6c:	d82c      	bhi.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005d6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d72:	d02f      	beq.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8005d74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d78:	d826      	bhi.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005d7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d7e:	d008      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8005d80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d84:	d820      	bhi.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00a      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8005d8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d8e:	d011      	beq.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8005d90:	e01a      	b.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005d92:	4b98      	ldr	r3, [pc, #608]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d96:	4a97      	ldr	r2, [pc, #604]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005d98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d9c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005d9e:	e01a      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005da0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005da4:	3308      	adds	r3, #8
 8005da6:	4618      	mov	r0, r3
 8005da8:	f002 f96c 	bl	8008084 <RCCEx_PLL2_Config>
 8005dac:	4603      	mov	r3, r0
 8005dae:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005db2:	e010      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005db4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005db8:	332c      	adds	r3, #44	@ 0x2c
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f002 f9fa 	bl	80081b4 <RCCEx_PLL3_Config>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005dc6:	e006      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005dce:	e002      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8005dd0:	bf00      	nop
 8005dd2:	e000      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8005dd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dd6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10d      	bne.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8005dde:	4b85      	ldr	r3, [pc, #532]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005de0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005de4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005de8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005dec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005df0:	4a80      	ldr	r2, [pc, #512]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005df2:	430b      	orrs	r3, r1
 8005df4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005df8:	e003      	b.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dfa:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005dfe:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005e02:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e0a:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005e0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e10:	2300      	movs	r3, #0
 8005e12:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e14:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005e18:	460b      	mov	r3, r1
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	d046      	beq.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005e1e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e22:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005e26:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005e2a:	d028      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005e2c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005e30:	d821      	bhi.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005e32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e36:	d022      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005e38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e3c:	d81b      	bhi.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005e3e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e42:	d01c      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005e44:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e48:	d815      	bhi.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005e4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e4e:	d008      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8005e50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e54:	d80f      	bhi.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d011      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005e5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e5e:	d00e      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005e60:	e009      	b.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005e62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e66:	3308      	adds	r3, #8
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f002 f90b 	bl	8008084 <RCCEx_PLL2_Config>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005e74:	e004      	b.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005e7c:	e000      	b.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 8005e7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e80:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10d      	bne.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005e88:	4b5a      	ldr	r3, [pc, #360]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005e8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e8e:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005e92:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e96:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005e9a:	4a56      	ldr	r2, [pc, #344]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005e9c:	430b      	orrs	r3, r1
 8005e9e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005ea2:	e003      	b.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ea4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005ea8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8005eac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb4:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005eb8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005eba:	2300      	movs	r3, #0
 8005ebc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ebe:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	d03f      	beq.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8005ec8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed0:	2b04      	cmp	r3, #4
 8005ed2:	d81e      	bhi.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8005ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8005edc <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8005ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eda:	bf00      	nop
 8005edc:	08005f1b 	.word	0x08005f1b
 8005ee0:	08005ef1 	.word	0x08005ef1
 8005ee4:	08005eff 	.word	0x08005eff
 8005ee8:	08005f1b 	.word	0x08005f1b
 8005eec:	08005f1b 	.word	0x08005f1b
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005ef0:	4b40      	ldr	r3, [pc, #256]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef4:	4a3f      	ldr	r2, [pc, #252]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005ef6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005efa:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005efc:	e00e      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005efe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005f02:	332c      	adds	r3, #44	@ 0x2c
 8005f04:	4618      	mov	r0, r3
 8005f06:	f002 f955 	bl	80081b4 <RCCEx_PLL3_Config>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005f10:	e004      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005f18:	e000      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 8005f1a:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005f1c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d10d      	bne.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8005f24:	4b33      	ldr	r3, [pc, #204]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005f26:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005f2a:	f023 0107 	bic.w	r1, r3, #7
 8005f2e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f36:	4a2f      	ldr	r2, [pc, #188]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005f38:	430b      	orrs	r3, r1
 8005f3a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005f3e:	e003      	b.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f40:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005f44:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8005f48:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f50:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005f54:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f56:	2300      	movs	r3, #0
 8005f58:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f5a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005f5e:	460b      	mov	r3, r1
 8005f60:	4313      	orrs	r3, r2
 8005f62:	d04d      	beq.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8005f64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005f68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f70:	d028      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x610>
 8005f72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f76:	d821      	bhi.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005f78:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f7c:	d024      	beq.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8005f7e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f82:	d81b      	bhi.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005f84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f88:	d00e      	beq.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8005f8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f8e:	d815      	bhi.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d01b      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x618>
 8005f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f98:	d110      	bne.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005f9a:	4b16      	ldr	r3, [pc, #88]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f9e:	4a15      	ldr	r2, [pc, #84]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005fa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fa4:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005fa6:	e012      	b.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005fa8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005fac:	332c      	adds	r3, #44	@ 0x2c
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f002 f900 	bl	80081b4 <RCCEx_PLL3_Config>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005fba:	e008      	b.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005fc2:	e004      	b.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8005fc4:	bf00      	nop
 8005fc6:	e002      	b.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8005fc8:	bf00      	nop
 8005fca:	e000      	b.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8005fcc:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005fce:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d110      	bne.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8005fd6:	4b07      	ldr	r3, [pc, #28]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005fd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005fdc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005fe0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005fe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fe8:	4a02      	ldr	r2, [pc, #8]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005fea:	430b      	orrs	r3, r1
 8005fec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005ff0:	e006      	b.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005ff2:	bf00      	nop
 8005ff4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ff8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005ffc:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006000:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006008:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800600c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800600e:	2300      	movs	r3, #0
 8006010:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006012:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006016:	460b      	mov	r3, r1
 8006018:	4313      	orrs	r3, r2
 800601a:	f000 80b5 	beq.w	8006188 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800601e:	2300      	movs	r3, #0
 8006020:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006024:	4b9d      	ldr	r3, [pc, #628]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006026:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800602a:	f003 0304 	and.w	r3, r3, #4
 800602e:	2b00      	cmp	r3, #0
 8006030:	d113      	bne.n	800605a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006032:	4b9a      	ldr	r3, [pc, #616]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006034:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006038:	4a98      	ldr	r2, [pc, #608]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800603a:	f043 0304 	orr.w	r3, r3, #4
 800603e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006042:	4b96      	ldr	r3, [pc, #600]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006044:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006048:	f003 0304 	and.w	r3, r3, #4
 800604c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006050:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8006054:	2301      	movs	r3, #1
 8006056:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800605a:	4b91      	ldr	r3, [pc, #580]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800605c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800605e:	4a90      	ldr	r2, [pc, #576]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006060:	f043 0301 	orr.w	r3, r3, #1
 8006064:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006066:	f7fc fcb7 	bl	80029d8 <HAL_GetTick>
 800606a:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800606e:	e00b      	b.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006070:	f7fc fcb2 	bl	80029d8 <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800607a:	1ad3      	subs	r3, r2, r3
 800607c:	2b02      	cmp	r3, #2
 800607e:	d903      	bls.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006086:	e005      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006088:	4b85      	ldr	r3, [pc, #532]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800608a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608c:	f003 0301 	and.w	r3, r3, #1
 8006090:	2b00      	cmp	r3, #0
 8006092:	d0ed      	beq.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8006094:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006098:	2b00      	cmp	r3, #0
 800609a:	d165      	bne.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800609c:	4b7f      	ldr	r3, [pc, #508]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800609e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80060aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d023      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x746>
 80060b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80060b6:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 80060ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060be:	4293      	cmp	r3, r2
 80060c0:	d01b      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80060c2:	4b76      	ldr	r3, [pc, #472]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80060c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060cc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80060d0:	4b72      	ldr	r3, [pc, #456]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80060d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060d6:	4a71      	ldr	r2, [pc, #452]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80060d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060dc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80060e0:	4b6e      	ldr	r3, [pc, #440]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80060e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060e6:	4a6d      	ldr	r2, [pc, #436]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80060e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80060f0:	4a6a      	ldr	r2, [pc, #424]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80060f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80060fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060fe:	f003 0301 	and.w	r3, r3, #1
 8006102:	2b00      	cmp	r3, #0
 8006104:	d019      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006106:	f7fc fc67 	bl	80029d8 <HAL_GetTick>
 800610a:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800610e:	e00d      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006110:	f7fc fc62 	bl	80029d8 <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800611a:	1ad2      	subs	r2, r2, r3
 800611c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006120:	429a      	cmp	r2, r3
 8006122:	d903      	bls.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 800612a:	e006      	b.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800612c:	4b5b      	ldr	r3, [pc, #364]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800612e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b00      	cmp	r3, #0
 8006138:	d0ea      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 800613a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800613e:	2b00      	cmp	r3, #0
 8006140:	d10d      	bne.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006142:	4b56      	ldr	r3, [pc, #344]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006144:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006148:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800614c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006150:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006154:	4a51      	ldr	r2, [pc, #324]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006156:	430b      	orrs	r3, r1
 8006158:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800615c:	e008      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800615e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006162:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8006166:	e003      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006168:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800616c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006170:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8006174:	2b01      	cmp	r3, #1
 8006176:	d107      	bne.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006178:	4b48      	ldr	r3, [pc, #288]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800617a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800617e:	4a47      	ldr	r2, [pc, #284]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006180:	f023 0304 	bic.w	r3, r3, #4
 8006184:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006188:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800618c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006190:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006194:	643b      	str	r3, [r7, #64]	@ 0x40
 8006196:	2300      	movs	r3, #0
 8006198:	647b      	str	r3, [r7, #68]	@ 0x44
 800619a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800619e:	460b      	mov	r3, r1
 80061a0:	4313      	orrs	r3, r2
 80061a2:	d042      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 80061a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80061a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80061ac:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80061b0:	d022      	beq.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x844>
 80061b2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80061b6:	d81b      	bhi.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80061b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061bc:	d011      	beq.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 80061be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061c2:	d815      	bhi.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d019      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x848>
 80061c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061cc:	d110      	bne.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80061ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80061d2:	3308      	adds	r3, #8
 80061d4:	4618      	mov	r0, r3
 80061d6:	f001 ff55 	bl	8008084 <RCCEx_PLL2_Config>
 80061da:	4603      	mov	r3, r0
 80061dc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80061e0:	e00d      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061e2:	4b2e      	ldr	r3, [pc, #184]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80061e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e6:	4a2d      	ldr	r2, [pc, #180]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80061e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061ec:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80061ee:	e006      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80061f6:	e002      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 80061f8:	bf00      	nop
 80061fa:	e000      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 80061fc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80061fe:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006202:	2b00      	cmp	r3, #0
 8006204:	d10d      	bne.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8006206:	4b25      	ldr	r3, [pc, #148]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800620c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006210:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006214:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006218:	4a20      	ldr	r2, [pc, #128]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800621a:	430b      	orrs	r3, r1
 800621c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006220:	e003      	b.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006222:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006226:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800622a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800622e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006232:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006236:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006238:	2300      	movs	r3, #0
 800623a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800623c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006240:	460b      	mov	r3, r1
 8006242:	4313      	orrs	r3, r2
 8006244:	d032      	beq.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006246:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800624a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800624e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006252:	d00b      	beq.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8006254:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006258:	d804      	bhi.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 800625a:	2b00      	cmp	r3, #0
 800625c:	d008      	beq.n	8006270 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800625e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006262:	d007      	beq.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800626a:	e004      	b.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 800626c:	bf00      	nop
 800626e:	e002      	b.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8006270:	bf00      	nop
 8006272:	e000      	b.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8006274:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006276:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800627a:	2b00      	cmp	r3, #0
 800627c:	d112      	bne.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800627e:	4b07      	ldr	r3, [pc, #28]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006280:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006284:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006288:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800628c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006290:	4a02      	ldr	r2, [pc, #8]	@ (800629c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006292:	430b      	orrs	r3, r1
 8006294:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006298:	e008      	b.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 800629a:	bf00      	nop
 800629c:	46020c00 	.word	0x46020c00
 80062a0:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062a4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80062a8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 80062ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80062b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80062ba:	2300      	movs	r3, #0
 80062bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80062be:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80062c2:	460b      	mov	r3, r1
 80062c4:	4313      	orrs	r3, r2
 80062c6:	d019      	beq.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 80062c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80062d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062d4:	d105      	bne.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80062d6:	4b88      	ldr	r3, [pc, #544]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80062d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062da:	4a87      	ldr	r2, [pc, #540]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80062dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062e0:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80062e2:	4b85      	ldr	r3, [pc, #532]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80062e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80062e8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80062ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80062f4:	4a80      	ldr	r2, [pc, #512]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80062f6:	430b      	orrs	r3, r1
 80062f8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80062fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006304:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006308:	62bb      	str	r3, [r7, #40]	@ 0x28
 800630a:	2300      	movs	r3, #0
 800630c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800630e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006312:	460b      	mov	r3, r1
 8006314:	4313      	orrs	r3, r2
 8006316:	d00c      	beq.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006318:	4b77      	ldr	r3, [pc, #476]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800631a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800631e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006322:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006326:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800632a:	4973      	ldr	r1, [pc, #460]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800632c:	4313      	orrs	r3, r2
 800632e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006332:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633a:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800633e:	623b      	str	r3, [r7, #32]
 8006340:	2300      	movs	r3, #0
 8006342:	627b      	str	r3, [r7, #36]	@ 0x24
 8006344:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006348:	460b      	mov	r3, r1
 800634a:	4313      	orrs	r3, r2
 800634c:	d00c      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800634e:	4b6a      	ldr	r3, [pc, #424]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006350:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006354:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006358:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800635c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006360:	4965      	ldr	r1, [pc, #404]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006362:	4313      	orrs	r3, r2
 8006364:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006368:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800636c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006370:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006374:	61bb      	str	r3, [r7, #24]
 8006376:	2300      	movs	r3, #0
 8006378:	61fb      	str	r3, [r7, #28]
 800637a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800637e:	460b      	mov	r3, r1
 8006380:	4313      	orrs	r3, r2
 8006382:	d00c      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8006384:	4b5c      	ldr	r3, [pc, #368]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006386:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800638a:	f023 0218 	bic.w	r2, r3, #24
 800638e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006392:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006396:	4958      	ldr	r1, [pc, #352]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006398:	4313      	orrs	r3, r2
 800639a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800639e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80063a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a6:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80063aa:	613b      	str	r3, [r7, #16]
 80063ac:	2300      	movs	r3, #0
 80063ae:	617b      	str	r3, [r7, #20]
 80063b0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80063b4:	460b      	mov	r3, r1
 80063b6:	4313      	orrs	r3, r2
 80063b8:	d032      	beq.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80063ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80063be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80063c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80063c6:	d105      	bne.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063c8:	4b4b      	ldr	r3, [pc, #300]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80063ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063cc:	4a4a      	ldr	r2, [pc, #296]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80063ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063d2:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 80063d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80063d8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80063dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80063e0:	d108      	bne.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80063e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80063e6:	3308      	adds	r3, #8
 80063e8:	4618      	mov	r0, r3
 80063ea:	f001 fe4b 	bl	8008084 <RCCEx_PLL2_Config>
 80063ee:	4603      	mov	r3, r0
 80063f0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 80063f4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d10d      	bne.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80063fc:	4b3e      	ldr	r3, [pc, #248]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80063fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006402:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006406:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800640a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800640e:	493a      	ldr	r1, [pc, #232]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006410:	4313      	orrs	r3, r2
 8006412:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006416:	e003      	b.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006418:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800641c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8006420:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006428:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800642c:	60bb      	str	r3, [r7, #8]
 800642e:	2300      	movs	r3, #0
 8006430:	60fb      	str	r3, [r7, #12]
 8006432:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006436:	460b      	mov	r3, r1
 8006438:	4313      	orrs	r3, r2
 800643a:	d03a      	beq.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 800643c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006440:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006444:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006448:	d00e      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 800644a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800644e:	d815      	bhi.n	800647c <HAL_RCCEx_PeriphCLKConfig+0xac8>
 8006450:	2b00      	cmp	r3, #0
 8006452:	d017      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8006454:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006458:	d110      	bne.n	800647c <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800645a:	4b27      	ldr	r3, [pc, #156]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800645c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645e:	4a26      	ldr	r2, [pc, #152]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006460:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006464:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006466:	e00e      	b.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006468:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800646c:	3308      	adds	r3, #8
 800646e:	4618      	mov	r0, r3
 8006470:	f001 fe08 	bl	8008084 <RCCEx_PLL2_Config>
 8006474:	4603      	mov	r3, r0
 8006476:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800647a:	e004      	b.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 800647c:	2301      	movs	r3, #1
 800647e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006482:	e000      	b.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8006484:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006486:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800648a:	2b00      	cmp	r3, #0
 800648c:	d10d      	bne.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800648e:	4b1a      	ldr	r3, [pc, #104]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006490:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006494:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006498:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800649c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064a0:	4915      	ldr	r1, [pc, #84]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80064a2:	4313      	orrs	r3, r2
 80064a4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80064a8:	e003      	b.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064aa:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80064ae:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80064b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80064b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ba:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80064be:	603b      	str	r3, [r7, #0]
 80064c0:	2300      	movs	r3, #0
 80064c2:	607b      	str	r3, [r7, #4]
 80064c4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80064c8:	460b      	mov	r3, r1
 80064ca:	4313      	orrs	r3, r2
 80064cc:	d00c      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80064ce:	4b0a      	ldr	r3, [pc, #40]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80064d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80064d4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80064d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80064dc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80064e0:	4905      	ldr	r1, [pc, #20]	@ (80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80064e2:	4313      	orrs	r3, r2
 80064e4:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80064e8:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	37e0      	adds	r7, #224	@ 0xe0
 80064f0:	46bd      	mov	sp, r7
 80064f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064f6:	bf00      	nop
 80064f8:	46020c00 	.word	0x46020c00

080064fc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b089      	sub	sp, #36	@ 0x24
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006504:	4ba6      	ldr	r3, [pc, #664]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006508:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800650c:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800650e:	4ba4      	ldr	r3, [pc, #656]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006512:	f003 0303 	and.w	r3, r3, #3
 8006516:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006518:	4ba1      	ldr	r3, [pc, #644]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800651a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800651c:	0a1b      	lsrs	r3, r3, #8
 800651e:	f003 030f 	and.w	r3, r3, #15
 8006522:	3301      	adds	r3, #1
 8006524:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006526:	4b9e      	ldr	r3, [pc, #632]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800652a:	091b      	lsrs	r3, r3, #4
 800652c:	f003 0301 	and.w	r3, r3, #1
 8006530:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006532:	4b9b      	ldr	r3, [pc, #620]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006536:	08db      	lsrs	r3, r3, #3
 8006538:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	fb02 f303 	mul.w	r3, r2, r3
 8006542:	ee07 3a90 	vmov	s15, r3
 8006546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800654a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	2b03      	cmp	r3, #3
 8006552:	d062      	beq.n	800661a <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	2b03      	cmp	r3, #3
 8006558:	f200 8081 	bhi.w	800665e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	2b01      	cmp	r3, #1
 8006560:	d024      	beq.n	80065ac <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	2b02      	cmp	r3, #2
 8006566:	d17a      	bne.n	800665e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	ee07 3a90 	vmov	s15, r3
 800656e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006572:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80067a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8006576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800657a:	4b89      	ldr	r3, [pc, #548]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800657c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800657e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006582:	ee07 3a90 	vmov	s15, r3
 8006586:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800658a:	ed97 6a02 	vldr	s12, [r7, #8]
 800658e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80067a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006592:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006596:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800659a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800659e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80065aa:	e08f      	b.n	80066cc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80065ac:	4b7c      	ldr	r3, [pc, #496]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d005      	beq.n	80065c4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80065b8:	4b79      	ldr	r3, [pc, #484]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	0f1b      	lsrs	r3, r3, #28
 80065be:	f003 030f 	and.w	r3, r3, #15
 80065c2:	e006      	b.n	80065d2 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 80065c4:	4b76      	ldr	r3, [pc, #472]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80065c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80065ca:	041b      	lsls	r3, r3, #16
 80065cc:	0f1b      	lsrs	r3, r3, #28
 80065ce:	f003 030f 	and.w	r3, r3, #15
 80065d2:	4a76      	ldr	r2, [pc, #472]	@ (80067ac <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80065d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065d8:	ee07 3a90 	vmov	s15, r3
 80065dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	ee07 3a90 	vmov	s15, r3
 80065e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	ee07 3a90 	vmov	s15, r3
 80065f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065f8:	ed97 6a02 	vldr	s12, [r7, #8]
 80065fc:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80067a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006600:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006604:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006608:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800660c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006614:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006618:	e058      	b.n	80066cc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	ee07 3a90 	vmov	s15, r3
 8006620:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006624:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80067a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8006628:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800662c:	4b5c      	ldr	r3, [pc, #368]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800662e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006634:	ee07 3a90 	vmov	s15, r3
 8006638:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800663c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006640:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80067a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006644:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006648:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800664c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006650:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006654:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006658:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800665c:	e036      	b.n	80066cc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800665e:	4b50      	ldr	r3, [pc, #320]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006666:	2b00      	cmp	r3, #0
 8006668:	d005      	beq.n	8006676 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800666a:	4b4d      	ldr	r3, [pc, #308]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	0f1b      	lsrs	r3, r3, #28
 8006670:	f003 030f 	and.w	r3, r3, #15
 8006674:	e006      	b.n	8006684 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8006676:	4b4a      	ldr	r3, [pc, #296]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006678:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800667c:	041b      	lsls	r3, r3, #16
 800667e:	0f1b      	lsrs	r3, r3, #28
 8006680:	f003 030f 	and.w	r3, r3, #15
 8006684:	4a49      	ldr	r2, [pc, #292]	@ (80067ac <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8006686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800668a:	ee07 3a90 	vmov	s15, r3
 800668e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	ee07 3a90 	vmov	s15, r3
 8006698:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800669c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	ee07 3a90 	vmov	s15, r3
 80066a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80066ae:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80067a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80066b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066be:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80066c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80066ca:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80066cc:	4b34      	ldr	r3, [pc, #208]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80066ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d017      	beq.n	8006708 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80066d8:	4b31      	ldr	r3, [pc, #196]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80066da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066dc:	0a5b      	lsrs	r3, r3, #9
 80066de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066e2:	ee07 3a90 	vmov	s15, r3
 80066e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80066ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066ee:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80066f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80066f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066fe:	ee17 2a90 	vmov	r2, s15
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	601a      	str	r2, [r3, #0]
 8006706:	e002      	b.n	800670e <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800670e:	4b24      	ldr	r3, [pc, #144]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d017      	beq.n	800674a <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800671a:	4b21      	ldr	r3, [pc, #132]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800671c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800671e:	0c1b      	lsrs	r3, r3, #16
 8006720:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006724:	ee07 3a90 	vmov	s15, r3
 8006728:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800672c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006730:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006734:	edd7 6a07 	vldr	s13, [r7, #28]
 8006738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800673c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006740:	ee17 2a90 	vmov	r2, s15
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	605a      	str	r2, [r3, #4]
 8006748:	e002      	b.n	8006750 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006750:	4b13      	ldr	r3, [pc, #76]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006754:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d017      	beq.n	800678c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800675c:	4b10      	ldr	r3, [pc, #64]	@ (80067a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800675e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006760:	0e1b      	lsrs	r3, r3, #24
 8006762:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006766:	ee07 3a90 	vmov	s15, r3
 800676a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800676e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006772:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006776:	edd7 6a07 	vldr	s13, [r7, #28]
 800677a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800677e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006782:	ee17 2a90 	vmov	r2, s15
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800678a:	e002      	b.n	8006792 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	609a      	str	r2, [r3, #8]
}
 8006792:	bf00      	nop
 8006794:	3724      	adds	r7, #36	@ 0x24
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	46020c00 	.word	0x46020c00
 80067a4:	4b742400 	.word	0x4b742400
 80067a8:	46000000 	.word	0x46000000
 80067ac:	0800fe30 	.word	0x0800fe30

080067b0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b089      	sub	sp, #36	@ 0x24
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80067b8:	4ba6      	ldr	r3, [pc, #664]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80067ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c0:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80067c2:	4ba4      	ldr	r3, [pc, #656]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80067c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c6:	f003 0303 	and.w	r3, r3, #3
 80067ca:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80067cc:	4ba1      	ldr	r3, [pc, #644]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80067ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d0:	0a1b      	lsrs	r3, r3, #8
 80067d2:	f003 030f 	and.w	r3, r3, #15
 80067d6:	3301      	adds	r3, #1
 80067d8:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80067da:	4b9e      	ldr	r3, [pc, #632]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80067dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067de:	091b      	lsrs	r3, r3, #4
 80067e0:	f003 0301 	and.w	r3, r3, #1
 80067e4:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80067e6:	4b9b      	ldr	r3, [pc, #620]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80067e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067ea:	08db      	lsrs	r3, r3, #3
 80067ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	fb02 f303 	mul.w	r3, r2, r3
 80067f6:	ee07 3a90 	vmov	s15, r3
 80067fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067fe:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	2b03      	cmp	r3, #3
 8006806:	d062      	beq.n	80068ce <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	2b03      	cmp	r3, #3
 800680c:	f200 8081 	bhi.w	8006912 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	2b01      	cmp	r3, #1
 8006814:	d024      	beq.n	8006860 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	2b02      	cmp	r3, #2
 800681a:	d17a      	bne.n	8006912 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	ee07 3a90 	vmov	s15, r3
 8006822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006826:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006a58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800682a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800682e:	4b89      	ldr	r3, [pc, #548]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006836:	ee07 3a90 	vmov	s15, r3
 800683a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800683e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006842:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006846:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800684a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800684e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006852:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800685a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800685e:	e08f      	b.n	8006980 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006860:	4b7c      	ldr	r3, [pc, #496]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006868:	2b00      	cmp	r3, #0
 800686a:	d005      	beq.n	8006878 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800686c:	4b79      	ldr	r3, [pc, #484]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	0f1b      	lsrs	r3, r3, #28
 8006872:	f003 030f 	and.w	r3, r3, #15
 8006876:	e006      	b.n	8006886 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8006878:	4b76      	ldr	r3, [pc, #472]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800687a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800687e:	041b      	lsls	r3, r3, #16
 8006880:	0f1b      	lsrs	r3, r3, #28
 8006882:	f003 030f 	and.w	r3, r3, #15
 8006886:	4a76      	ldr	r2, [pc, #472]	@ (8006a60 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8006888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800688c:	ee07 3a90 	vmov	s15, r3
 8006890:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	ee07 3a90 	vmov	s15, r3
 800689a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800689e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80068a2:	69bb      	ldr	r3, [r7, #24]
 80068a4:	ee07 3a90 	vmov	s15, r3
 80068a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068ac:	ed97 6a02 	vldr	s12, [r7, #8]
 80068b0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80068b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80068c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068c8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80068cc:	e058      	b.n	8006980 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	ee07 3a90 	vmov	s15, r3
 80068d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068d8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006a58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80068dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068e0:	4b5c      	ldr	r3, [pc, #368]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80068e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068e8:	ee07 3a90 	vmov	s15, r3
 80068ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80068f0:	ed97 6a02 	vldr	s12, [r7, #8]
 80068f4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80068f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80068fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006900:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006904:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006908:	ee67 7a27 	vmul.f32	s15, s14, s15
 800690c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006910:	e036      	b.n	8006980 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8006912:	4b50      	ldr	r3, [pc, #320]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d005      	beq.n	800692a <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 800691e:	4b4d      	ldr	r3, [pc, #308]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	0f1b      	lsrs	r3, r3, #28
 8006924:	f003 030f 	and.w	r3, r3, #15
 8006928:	e006      	b.n	8006938 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 800692a:	4b4a      	ldr	r3, [pc, #296]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800692c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006930:	041b      	lsls	r3, r3, #16
 8006932:	0f1b      	lsrs	r3, r3, #28
 8006934:	f003 030f 	and.w	r3, r3, #15
 8006938:	4a49      	ldr	r2, [pc, #292]	@ (8006a60 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800693a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800693e:	ee07 3a90 	vmov	s15, r3
 8006942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	ee07 3a90 	vmov	s15, r3
 800694c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006950:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	ee07 3a90 	vmov	s15, r3
 800695a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800695e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006962:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006966:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800696a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800696e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006972:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8006976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800697a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800697e:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006980:	4b34      	ldr	r3, [pc, #208]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006984:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006988:	2b00      	cmp	r3, #0
 800698a:	d017      	beq.n	80069bc <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800698c:	4b31      	ldr	r3, [pc, #196]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800698e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006990:	0a5b      	lsrs	r3, r3, #9
 8006992:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006996:	ee07 3a90 	vmov	s15, r3
 800699a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800699e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069a2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80069a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80069aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069b2:	ee17 2a90 	vmov	r2, s15
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	601a      	str	r2, [r3, #0]
 80069ba:	e002      	b.n	80069c2 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80069c2:	4b24      	ldr	r3, [pc, #144]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80069c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d017      	beq.n	80069fe <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80069ce:	4b21      	ldr	r3, [pc, #132]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80069d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069d2:	0c1b      	lsrs	r3, r3, #16
 80069d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069d8:	ee07 3a90 	vmov	s15, r3
 80069dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 80069e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069e4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80069e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80069ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069f4:	ee17 2a90 	vmov	r2, s15
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	605a      	str	r2, [r3, #4]
 80069fc:	e002      	b.n	8006a04 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8006a04:	4b13      	ldr	r3, [pc, #76]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d017      	beq.n	8006a40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006a10:	4b10      	ldr	r3, [pc, #64]	@ (8006a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a14:	0e1b      	lsrs	r3, r3, #24
 8006a16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a1a:	ee07 3a90 	vmov	s15, r3
 8006a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8006a22:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a26:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006a2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a36:	ee17 2a90 	vmov	r2, s15
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006a3e:	e002      	b.n	8006a46 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	609a      	str	r2, [r3, #8]
}
 8006a46:	bf00      	nop
 8006a48:	3724      	adds	r7, #36	@ 0x24
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr
 8006a52:	bf00      	nop
 8006a54:	46020c00 	.word	0x46020c00
 8006a58:	4b742400 	.word	0x4b742400
 8006a5c:	46000000 	.word	0x46000000
 8006a60:	0800fe30 	.word	0x0800fe30

08006a64 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b089      	sub	sp, #36	@ 0x24
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006a6c:	4ba6      	ldr	r3, [pc, #664]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a74:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006a76:	4ba4      	ldr	r3, [pc, #656]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a7a:	f003 0303 	and.w	r3, r3, #3
 8006a7e:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8006a80:	4ba1      	ldr	r3, [pc, #644]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a84:	0a1b      	lsrs	r3, r3, #8
 8006a86:	f003 030f 	and.w	r3, r3, #15
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8006a8e:	4b9e      	ldr	r3, [pc, #632]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a92:	091b      	lsrs	r3, r3, #4
 8006a94:	f003 0301 	and.w	r3, r3, #1
 8006a98:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8006a9a:	4b9b      	ldr	r3, [pc, #620]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a9e:	08db      	lsrs	r3, r3, #3
 8006aa0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	fb02 f303 	mul.w	r3, r2, r3
 8006aaa:	ee07 3a90 	vmov	s15, r3
 8006aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ab2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	2b03      	cmp	r3, #3
 8006aba:	d062      	beq.n	8006b82 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	2b03      	cmp	r3, #3
 8006ac0:	f200 8081 	bhi.w	8006bc6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d024      	beq.n	8006b14 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d17a      	bne.n	8006bc6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	ee07 3a90 	vmov	s15, r3
 8006ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ada:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006d0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8006ade:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ae2:	4b89      	ldr	r3, [pc, #548]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ae6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aea:	ee07 3a90 	vmov	s15, r3
 8006aee:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006af2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006af6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006d10 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006afa:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006afe:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b06:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b0e:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8006b12:	e08f      	b.n	8006c34 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006b14:	4b7c      	ldr	r3, [pc, #496]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d005      	beq.n	8006b2c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8006b20:	4b79      	ldr	r3, [pc, #484]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	0f1b      	lsrs	r3, r3, #28
 8006b26:	f003 030f 	and.w	r3, r3, #15
 8006b2a:	e006      	b.n	8006b3a <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8006b2c:	4b76      	ldr	r3, [pc, #472]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006b2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006b32:	041b      	lsls	r3, r3, #16
 8006b34:	0f1b      	lsrs	r3, r3, #28
 8006b36:	f003 030f 	and.w	r3, r3, #15
 8006b3a:	4a76      	ldr	r2, [pc, #472]	@ (8006d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8006b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b40:	ee07 3a90 	vmov	s15, r3
 8006b44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	ee07 3a90 	vmov	s15, r3
 8006b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	ee07 3a90 	vmov	s15, r3
 8006b5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b60:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b64:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006d10 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006b68:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b70:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b74:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b7c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006b80:	e058      	b.n	8006c34 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	ee07 3a90 	vmov	s15, r3
 8006b88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b8c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006d0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8006b90:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b94:	4b5c      	ldr	r3, [pc, #368]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006b96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b9c:	ee07 3a90 	vmov	s15, r3
 8006ba0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006ba4:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ba8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006d10 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006bac:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006bb0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006bb4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bb8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bc0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006bc4:	e036      	b.n	8006c34 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006bc6:	4b50      	ldr	r3, [pc, #320]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d005      	beq.n	8006bde <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8006bd2:	4b4d      	ldr	r3, [pc, #308]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	0f1b      	lsrs	r3, r3, #28
 8006bd8:	f003 030f 	and.w	r3, r3, #15
 8006bdc:	e006      	b.n	8006bec <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8006bde:	4b4a      	ldr	r3, [pc, #296]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006be0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006be4:	041b      	lsls	r3, r3, #16
 8006be6:	0f1b      	lsrs	r3, r3, #28
 8006be8:	f003 030f 	and.w	r3, r3, #15
 8006bec:	4a49      	ldr	r2, [pc, #292]	@ (8006d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8006bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bf2:	ee07 3a90 	vmov	s15, r3
 8006bf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	ee07 3a90 	vmov	s15, r3
 8006c00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	ee07 3a90 	vmov	s15, r3
 8006c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c12:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c16:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006d10 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c2e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006c32:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006c34:	4b34      	ldr	r3, [pc, #208]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d017      	beq.n	8006c70 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c40:	4b31      	ldr	r3, [pc, #196]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c44:	0a5b      	lsrs	r3, r3, #9
 8006c46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c4a:	ee07 3a90 	vmov	s15, r3
 8006c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8006c52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c56:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c66:	ee17 2a90 	vmov	r2, s15
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	601a      	str	r2, [r3, #0]
 8006c6e:	e002      	b.n	8006c76 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006c76:	4b24      	ldr	r3, [pc, #144]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d017      	beq.n	8006cb2 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c82:	4b21      	ldr	r3, [pc, #132]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c86:	0c1b      	lsrs	r3, r3, #16
 8006c88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c8c:	ee07 3a90 	vmov	s15, r3
 8006c90:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006c94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c98:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006c9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ca0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ca4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ca8:	ee17 2a90 	vmov	r2, s15
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	605a      	str	r2, [r3, #4]
 8006cb0:	e002      	b.n	8006cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006cb8:	4b13      	ldr	r3, [pc, #76]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d017      	beq.n	8006cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006cc4:	4b10      	ldr	r3, [pc, #64]	@ (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cc8:	0e1b      	lsrs	r3, r3, #24
 8006cca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cce:	ee07 3a90 	vmov	s15, r3
 8006cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8006cd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cda:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006cde:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ce2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ce6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cea:	ee17 2a90 	vmov	r2, s15
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006cf2:	e002      	b.n	8006cfa <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	609a      	str	r2, [r3, #8]
}
 8006cfa:	bf00      	nop
 8006cfc:	3724      	adds	r7, #36	@ 0x24
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop
 8006d08:	46020c00 	.word	0x46020c00
 8006d0c:	4b742400 	.word	0x4b742400
 8006d10:	46000000 	.word	0x46000000
 8006d14:	0800fe30 	.word	0x0800fe30

08006d18 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b08e      	sub	sp, #56	@ 0x38
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006d22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d26:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8006d2a:	430b      	orrs	r3, r1
 8006d2c:	d145      	bne.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006d2e:	4baa      	ldr	r3, [pc, #680]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006d30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d34:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d38:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006d3a:	4ba7      	ldr	r3, [pc, #668]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006d3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d40:	f003 0302 	and.w	r3, r3, #2
 8006d44:	2b02      	cmp	r3, #2
 8006d46:	d108      	bne.n	8006d5a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d4e:	d104      	bne.n	8006d5a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006d50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d54:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d56:	f001 b987 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006d5a:	4b9f      	ldr	r3, [pc, #636]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006d5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d68:	d114      	bne.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8006d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d70:	d110      	bne.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d72:	4b99      	ldr	r3, [pc, #612]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006d74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d80:	d103      	bne.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8006d82:	23fa      	movs	r3, #250	@ 0xfa
 8006d84:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d86:	f001 b96f 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8006d8a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006d8e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d90:	f001 b96a 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8006d94:	4b90      	ldr	r3, [pc, #576]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006da0:	d107      	bne.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8006da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006da8:	d103      	bne.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8006daa:	4b8c      	ldr	r3, [pc, #560]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8006dac:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dae:	f001 b95b 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006db2:	2300      	movs	r3, #0
 8006db4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006db6:	f001 b957 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006dba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dbe:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006dc2:	430b      	orrs	r3, r1
 8006dc4:	d151      	bne.n	8006e6a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006dc6:	4b84      	ldr	r3, [pc, #528]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006dc8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006dcc:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8006dd0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd4:	2b80      	cmp	r3, #128	@ 0x80
 8006dd6:	d035      	beq.n	8006e44 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8006dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dda:	2b80      	cmp	r3, #128	@ 0x80
 8006ddc:	d841      	bhi.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de0:	2b60      	cmp	r3, #96	@ 0x60
 8006de2:	d02a      	beq.n	8006e3a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8006de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de6:	2b60      	cmp	r3, #96	@ 0x60
 8006de8:	d83b      	bhi.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dec:	2b40      	cmp	r3, #64	@ 0x40
 8006dee:	d009      	beq.n	8006e04 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df2:	2b40      	cmp	r3, #64	@ 0x40
 8006df4:	d835      	bhi.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d00c      	beq.n	8006e16 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8006dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dfe:	2b20      	cmp	r3, #32
 8006e00:	d012      	beq.n	8006e28 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8006e02:	e02e      	b.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f7ff fb77 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e10:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e12:	f001 b929 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e16:	f107 0318 	add.w	r3, r7, #24
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f7ff fcc8 	bl	80067b0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e24:	f001 b920 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e28:	f107 030c 	add.w	r3, r7, #12
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f7ff fe19 	bl	8006a64 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e36:	f001 b917 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006e3a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006e3e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e40:	f001 b912 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e44:	4b64      	ldr	r3, [pc, #400]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e50:	d103      	bne.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8006e52:	4b63      	ldr	r3, [pc, #396]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8006e54:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006e56:	f001 b907 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e5e:	f001 b903 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :
      {
        frequency = 0U;
 8006e62:	2300      	movs	r3, #0
 8006e64:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e66:	f001 b8ff 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8006e6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e6e:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006e72:	430b      	orrs	r3, r1
 8006e74:	d158      	bne.n	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006e76:	4b58      	ldr	r3, [pc, #352]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006e78:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e80:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e88:	d03b      	beq.n	8006f02 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8006e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e90:	d846      	bhi.n	8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8006e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e98:	d02e      	beq.n	8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8006e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ea0:	d83e      	bhi.n	8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8006ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ea8:	d00b      	beq.n	8006ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006eb0:	d836      	bhi.n	8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8006eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d00d      	beq.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8006eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ebe:	d012      	beq.n	8006ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8006ec0:	e02e      	b.n	8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ec2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f7ff fb18 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ece:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ed0:	f001 b8ca 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ed4:	f107 0318 	add.w	r3, r7, #24
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f7ff fc69 	bl	80067b0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ee2:	f001 b8c1 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ee6:	f107 030c 	add.w	r3, r7, #12
 8006eea:	4618      	mov	r0, r3
 8006eec:	f7ff fdba 	bl	8006a64 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ef4:	f001 b8b8 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006ef8:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006efc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006efe:	f001 b8b3 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006f02:	4b35      	ldr	r3, [pc, #212]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f0e:	d103      	bne.n	8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8006f10:	4b33      	ldr	r3, [pc, #204]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8006f12:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006f14:	f001 b8a8 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006f18:	2300      	movs	r3, #0
 8006f1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f1c:	f001 b8a4 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 8006f20:	2300      	movs	r3, #0
 8006f22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f24:	f001 b8a0 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8006f28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f2c:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8006f30:	430b      	orrs	r3, r1
 8006f32:	d16e      	bne.n	8007012 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006f34:	4b28      	ldr	r3, [pc, #160]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006f36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f3a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006f3e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f42:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006f46:	d034      	beq.n	8006fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
 8006f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006f4e:	d85c      	bhi.n	800700a <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 8006f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f56:	d00b      	beq.n	8006f70 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8006f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f5e:	d854      	bhi.n	800700a <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 8006f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d016      	beq.n	8006f94 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f6c:	d009      	beq.n	8006f82 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006f6e:	e04c      	b.n	800700a <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f74:	4618      	mov	r0, r3
 8006f76:	f7ff fac1 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f7e:	f001 b873 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f82:	f107 0318 	add.w	r3, r7, #24
 8006f86:	4618      	mov	r0, r3
 8006f88:	f7ff fc12 	bl	80067b0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f90:	f001 b86a 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006f94:	4b10      	ldr	r3, [pc, #64]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fa0:	d103      	bne.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        {
          frequency = HSI48_VALUE;
 8006fa2:	4b10      	ldr	r3, [pc, #64]	@ (8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006fa4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006fa6:	f001 b85f 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006faa:	2300      	movs	r3, #0
 8006fac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fae:	f001 b85b 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006fb2:	4b09      	ldr	r3, [pc, #36]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f003 0320 	and.w	r3, r3, #32
 8006fba:	2b20      	cmp	r3, #32
 8006fbc:	d121      	bne.n	8007002 <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006fbe:	4b06      	ldr	r3, [pc, #24]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d00e      	beq.n	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 8006fca:	4b03      	ldr	r3, [pc, #12]	@ (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	0e1b      	lsrs	r3, r3, #24
 8006fd0:	f003 030f 	and.w	r3, r3, #15
 8006fd4:	e00f      	b.n	8006ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8006fd6:	bf00      	nop
 8006fd8:	46020c00 	.word	0x46020c00
 8006fdc:	0007a120 	.word	0x0007a120
 8006fe0:	00f42400 	.word	0x00f42400
 8006fe4:	02dc6c00 	.word	0x02dc6c00
 8006fe8:	4ba7      	ldr	r3, [pc, #668]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006fea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006fee:	041b      	lsls	r3, r3, #16
 8006ff0:	0e1b      	lsrs	r3, r3, #24
 8006ff2:	f003 030f 	and.w	r3, r3, #15
 8006ff6:	4aa5      	ldr	r2, [pc, #660]	@ (800728c <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ffc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006ffe:	f001 b833 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007002:	2300      	movs	r3, #0
 8007004:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007006:	f001 b82f 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 800700a:	2300      	movs	r3, #0
 800700c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800700e:	f001 b82b 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007012:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007016:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 800701a:	430b      	orrs	r3, r1
 800701c:	d17f      	bne.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0x406>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800701e:	4b9a      	ldr	r3, [pc, #616]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007020:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007024:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007028:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 800702a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702c:	2b00      	cmp	r3, #0
 800702e:	d165      	bne.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007030:	4b95      	ldr	r3, [pc, #596]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007036:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800703a:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 800703c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800703e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007042:	d034      	beq.n	80070ae <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8007044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007046:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800704a:	d853      	bhi.n	80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800704c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007052:	d00b      	beq.n	800706c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8007054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007056:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800705a:	d84b      	bhi.n	80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800705c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800705e:	2b00      	cmp	r3, #0
 8007060:	d016      	beq.n	8007090 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8007062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007064:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007068:	d009      	beq.n	800707e <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800706a:	e043      	b.n	80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800706c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007070:	4618      	mov	r0, r3
 8007072:	f7ff fa43 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007078:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800707a:	f000 bff5 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800707e:	f107 0318 	add.w	r3, r7, #24
 8007082:	4618      	mov	r0, r3
 8007084:	f7ff fb94 	bl	80067b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800708c:	f000 bfec 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007090:	4b7d      	ldr	r3, [pc, #500]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007098:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800709c:	d103      	bne.n	80070a6 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            frequency = HSI48_VALUE;
 800709e:	4b7c      	ldr	r3, [pc, #496]	@ (8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80070a0:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80070a2:	f000 bfe1 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 80070a6:	2300      	movs	r3, #0
 80070a8:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80070aa:	f000 bfdd 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80070ae:	4b76      	ldr	r3, [pc, #472]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f003 0320 	and.w	r3, r3, #32
 80070b6:	2b20      	cmp	r3, #32
 80070b8:	d118      	bne.n	80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80070ba:	4b73      	ldr	r3, [pc, #460]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d005      	beq.n	80070d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 80070c6:	4b70      	ldr	r3, [pc, #448]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	0e1b      	lsrs	r3, r3, #24
 80070cc:	f003 030f 	and.w	r3, r3, #15
 80070d0:	e006      	b.n	80070e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 80070d2:	4b6d      	ldr	r3, [pc, #436]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80070d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80070d8:	041b      	lsls	r3, r3, #16
 80070da:	0e1b      	lsrs	r3, r3, #24
 80070dc:	f003 030f 	and.w	r3, r3, #15
 80070e0:	4a6a      	ldr	r2, [pc, #424]	@ (800728c <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 80070e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070e6:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80070e8:	f000 bfbe 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 80070ec:	2300      	movs	r3, #0
 80070ee:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80070f0:	f000 bfba 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        default :
        {
          frequency = 0U;
 80070f4:	2300      	movs	r3, #0
 80070f6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80070f8:	f000 bfb6 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 80070fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007102:	d108      	bne.n	8007116 <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007104:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007108:	4618      	mov	r0, r3
 800710a:	f7ff f9f7 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800710e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007110:	637b      	str	r3, [r7, #52]	@ 0x34
 8007112:	f000 bfa9 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else
    {
      frequency = 0U;
 8007116:	2300      	movs	r3, #0
 8007118:	637b      	str	r3, [r7, #52]	@ 0x34
 800711a:	f000 bfa5 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800711e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007122:	1e51      	subs	r1, r2, #1
 8007124:	430b      	orrs	r3, r1
 8007126:	d136      	bne.n	8007196 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007128:	4b57      	ldr	r3, [pc, #348]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800712a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800712e:	f003 0303 	and.w	r3, r3, #3
 8007132:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007136:	2b00      	cmp	r3, #0
 8007138:	d104      	bne.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 800713a:	f7fe fb55 	bl	80057e8 <HAL_RCC_GetPCLK2Freq>
 800713e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007140:	f000 bf92 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8007144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007146:	2b01      	cmp	r3, #1
 8007148:	d104      	bne.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800714a:	f7fe fa1d 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 800714e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007150:	f000 bf8a 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007154:	4b4c      	ldr	r3, [pc, #304]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800715c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007160:	d106      	bne.n	8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8007162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007164:	2b02      	cmp	r3, #2
 8007166:	d103      	bne.n	8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      frequency = HSI_VALUE;
 8007168:	4b4a      	ldr	r3, [pc, #296]	@ (8007294 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800716a:	637b      	str	r3, [r7, #52]	@ 0x34
 800716c:	f000 bf7c 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007170:	4b45      	ldr	r3, [pc, #276]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007172:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007176:	f003 0302 	and.w	r3, r3, #2
 800717a:	2b02      	cmp	r3, #2
 800717c:	d107      	bne.n	800718e <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 800717e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007180:	2b03      	cmp	r3, #3
 8007182:	d104      	bne.n	800718e <HAL_RCCEx_GetPeriphCLKFreq+0x476>
    {
      frequency = LSE_VALUE;
 8007184:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007188:	637b      	str	r3, [r7, #52]	@ 0x34
 800718a:	f000 bf6d 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 800718e:	2300      	movs	r3, #0
 8007190:	637b      	str	r3, [r7, #52]	@ 0x34
 8007192:	f000 bf69 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8007196:	e9d7 2300 	ldrd	r2, r3, [r7]
 800719a:	1e91      	subs	r1, r2, #2
 800719c:	430b      	orrs	r3, r1
 800719e:	d136      	bne.n	800720e <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80071a0:	4b39      	ldr	r3, [pc, #228]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80071a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80071a6:	f003 030c 	and.w	r3, r3, #12
 80071aa:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80071ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d104      	bne.n	80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80071b2:	f7fe fb05 	bl	80057c0 <HAL_RCC_GetPCLK1Freq>
 80071b6:	6378      	str	r0, [r7, #52]	@ 0x34
 80071b8:	f000 bf56 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 80071bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071be:	2b04      	cmp	r3, #4
 80071c0:	d104      	bne.n	80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80071c2:	f7fe f9e1 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 80071c6:	6378      	str	r0, [r7, #52]	@ 0x34
 80071c8:	f000 bf4e 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80071cc:	4b2e      	ldr	r3, [pc, #184]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071d8:	d106      	bne.n	80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80071da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071dc:	2b08      	cmp	r3, #8
 80071de:	d103      	bne.n	80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HSI_VALUE;
 80071e0:	4b2c      	ldr	r3, [pc, #176]	@ (8007294 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80071e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80071e4:	f000 bf40 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80071e8:	4b27      	ldr	r3, [pc, #156]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80071ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071ee:	f003 0302 	and.w	r3, r3, #2
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	d107      	bne.n	8007206 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 80071f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f8:	2b0c      	cmp	r3, #12
 80071fa:	d104      	bne.n	8007206 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
    {
      frequency = LSE_VALUE;
 80071fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007200:	637b      	str	r3, [r7, #52]	@ 0x34
 8007202:	f000 bf31 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8007206:	2300      	movs	r3, #0
 8007208:	637b      	str	r3, [r7, #52]	@ 0x34
 800720a:	f000 bf2d 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 800720e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007212:	1f11      	subs	r1, r2, #4
 8007214:	430b      	orrs	r3, r1
 8007216:	d13f      	bne.n	8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007218:	4b1b      	ldr	r3, [pc, #108]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800721a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800721e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007222:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007226:	2b00      	cmp	r3, #0
 8007228:	d104      	bne.n	8007234 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800722a:	f7fe fac9 	bl	80057c0 <HAL_RCC_GetPCLK1Freq>
 800722e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007230:	f000 bf1a 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8007234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007236:	2b10      	cmp	r3, #16
 8007238:	d104      	bne.n	8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800723a:	f7fe f9a5 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 800723e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007240:	f000 bf12 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007244:	4b10      	ldr	r3, [pc, #64]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800724c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007250:	d106      	bne.n	8007260 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8007252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007254:	2b20      	cmp	r3, #32
 8007256:	d103      	bne.n	8007260 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = HSI_VALUE;
 8007258:	4b0e      	ldr	r3, [pc, #56]	@ (8007294 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800725a:	637b      	str	r3, [r7, #52]	@ 0x34
 800725c:	f000 bf04 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007260:	4b09      	ldr	r3, [pc, #36]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007262:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007266:	f003 0302 	and.w	r3, r3, #2
 800726a:	2b02      	cmp	r3, #2
 800726c:	d107      	bne.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 800726e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007270:	2b30      	cmp	r3, #48	@ 0x30
 8007272:	d104      	bne.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x566>
    {
      frequency = LSE_VALUE;
 8007274:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007278:	637b      	str	r3, [r7, #52]	@ 0x34
 800727a:	f000 bef5 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 800727e:	2300      	movs	r3, #0
 8007280:	637b      	str	r3, [r7, #52]	@ 0x34
 8007282:	f000 bef1 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8007286:	bf00      	nop
 8007288:	46020c00 	.word	0x46020c00
 800728c:	0800fe30 	.word	0x0800fe30
 8007290:	02dc6c00 	.word	0x02dc6c00
 8007294:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8007298:	e9d7 2300 	ldrd	r2, r3, [r7]
 800729c:	f1a2 0108 	sub.w	r1, r2, #8
 80072a0:	430b      	orrs	r3, r1
 80072a2:	d136      	bne.n	8007312 <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80072a4:	4ba4      	ldr	r3, [pc, #656]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80072a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80072aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80072ae:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80072b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d104      	bne.n	80072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80072b6:	f7fe fa83 	bl	80057c0 <HAL_RCC_GetPCLK1Freq>
 80072ba:	6378      	str	r0, [r7, #52]	@ 0x34
 80072bc:	f000 bed4 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 80072c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c2:	2b40      	cmp	r3, #64	@ 0x40
 80072c4:	d104      	bne.n	80072d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80072c6:	f7fe f95f 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 80072ca:	6378      	str	r0, [r7, #52]	@ 0x34
 80072cc:	f000 becc 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80072d0:	4b99      	ldr	r3, [pc, #612]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072dc:	d106      	bne.n	80072ec <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 80072de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e0:	2b80      	cmp	r3, #128	@ 0x80
 80072e2:	d103      	bne.n	80072ec <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    {
      frequency = HSI_VALUE;
 80072e4:	4b95      	ldr	r3, [pc, #596]	@ (800753c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80072e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80072e8:	f000 bebe 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80072ec:	4b92      	ldr	r3, [pc, #584]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80072ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072f2:	f003 0302 	and.w	r3, r3, #2
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	d107      	bne.n	800730a <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 80072fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072fc:	2bc0      	cmp	r3, #192	@ 0xc0
 80072fe:	d104      	bne.n	800730a <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
    {
      frequency = LSE_VALUE;
 8007300:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007304:	637b      	str	r3, [r7, #52]	@ 0x34
 8007306:	f000 beaf 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800730a:	2300      	movs	r3, #0
 800730c:	637b      	str	r3, [r7, #52]	@ 0x34
 800730e:	f000 beab 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8007312:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007316:	f1a2 0110 	sub.w	r1, r2, #16
 800731a:	430b      	orrs	r3, r1
 800731c:	d139      	bne.n	8007392 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800731e:	4b86      	ldr	r3, [pc, #536]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007320:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007324:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007328:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800732a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732c:	2b00      	cmp	r3, #0
 800732e:	d104      	bne.n	800733a <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007330:	f7fe fa46 	bl	80057c0 <HAL_RCC_GetPCLK1Freq>
 8007334:	6378      	str	r0, [r7, #52]	@ 0x34
 8007336:	f000 be97 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800733a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800733c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007340:	d104      	bne.n	800734c <HAL_RCCEx_GetPeriphCLKFreq+0x634>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007342:	f7fe f921 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 8007346:	6378      	str	r0, [r7, #52]	@ 0x34
 8007348:	f000 be8e 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800734c:	4b7a      	ldr	r3, [pc, #488]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007354:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007358:	d107      	bne.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
 800735a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007360:	d103      	bne.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HSI_VALUE;
 8007362:	4b76      	ldr	r3, [pc, #472]	@ (800753c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8007364:	637b      	str	r3, [r7, #52]	@ 0x34
 8007366:	f000 be7f 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800736a:	4b73      	ldr	r3, [pc, #460]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800736c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007370:	f003 0302 	and.w	r3, r3, #2
 8007374:	2b02      	cmp	r3, #2
 8007376:	d108      	bne.n	800738a <HAL_RCCEx_GetPeriphCLKFreq+0x672>
 8007378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800737e:	d104      	bne.n	800738a <HAL_RCCEx_GetPeriphCLKFreq+0x672>
    {
      frequency = LSE_VALUE;
 8007380:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007384:	637b      	str	r3, [r7, #52]	@ 0x34
 8007386:	f000 be6f 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800738a:	2300      	movs	r3, #0
 800738c:	637b      	str	r3, [r7, #52]	@ 0x34
 800738e:	f000 be6b 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8007392:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007396:	f1a2 0120 	sub.w	r1, r2, #32
 800739a:	430b      	orrs	r3, r1
 800739c:	d158      	bne.n	8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x738>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800739e:	4b66      	ldr	r3, [pc, #408]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80073a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80073a4:	f003 0307 	and.w	r3, r3, #7
 80073a8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80073aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d104      	bne.n	80073ba <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 80073b0:	f7fe fa2e 	bl	8005810 <HAL_RCC_GetPCLK3Freq>
 80073b4:	6378      	str	r0, [r7, #52]	@ 0x34
 80073b6:	f000 be57 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80073ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d104      	bne.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80073c0:	f7fe f8e2 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 80073c4:	6378      	str	r0, [r7, #52]	@ 0x34
 80073c6:	f000 be4f 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80073ca:	4b5b      	ldr	r3, [pc, #364]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073d6:	d106      	bne.n	80073e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
 80073d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073da:	2b02      	cmp	r3, #2
 80073dc:	d103      	bne.n	80073e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
    {
      frequency = HSI_VALUE;
 80073de:	4b57      	ldr	r3, [pc, #348]	@ (800753c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80073e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80073e2:	f000 be41 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80073e6:	4b54      	ldr	r3, [pc, #336]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80073e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073ec:	f003 0302 	and.w	r3, r3, #2
 80073f0:	2b02      	cmp	r3, #2
 80073f2:	d107      	bne.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 80073f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f6:	2b03      	cmp	r3, #3
 80073f8:	d104      	bne.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
    {
      frequency = LSE_VALUE;
 80073fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007400:	f000 be32 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8007404:	4b4c      	ldr	r3, [pc, #304]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f003 0320 	and.w	r3, r3, #32
 800740c:	2b20      	cmp	r3, #32
 800740e:	d11b      	bne.n	8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 8007410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007412:	2b04      	cmp	r3, #4
 8007414:	d118      	bne.n	8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007416:	4b48      	ldr	r3, [pc, #288]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800741e:	2b00      	cmp	r3, #0
 8007420:	d005      	beq.n	800742e <HAL_RCCEx_GetPeriphCLKFreq+0x716>
 8007422:	4b45      	ldr	r3, [pc, #276]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	0e1b      	lsrs	r3, r3, #24
 8007428:	f003 030f 	and.w	r3, r3, #15
 800742c:	e006      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800742e:	4b42      	ldr	r3, [pc, #264]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007430:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007434:	041b      	lsls	r3, r3, #16
 8007436:	0e1b      	lsrs	r3, r3, #24
 8007438:	f003 030f 	and.w	r3, r3, #15
 800743c:	4a40      	ldr	r2, [pc, #256]	@ (8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800743e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007442:	637b      	str	r3, [r7, #52]	@ 0x34
 8007444:	f000 be10 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8007448:	2300      	movs	r3, #0
 800744a:	637b      	str	r3, [r7, #52]	@ 0x34
 800744c:	f000 be0c 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8007450:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007454:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8007458:	430b      	orrs	r3, r1
 800745a:	d173      	bne.n	8007544 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800745c:	4b36      	ldr	r3, [pc, #216]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800745e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007462:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007466:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800746e:	d104      	bne.n	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x762>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007470:	f7fe f88a 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 8007474:	6378      	str	r0, [r7, #52]	@ 0x34
 8007476:	f000 bdf7 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 800747a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800747c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007480:	d108      	bne.n	8007494 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007482:	f107 0318 	add.w	r3, r7, #24
 8007486:	4618      	mov	r0, r3
 8007488:	f7ff f992 	bl	80067b0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 800748c:	6a3b      	ldr	r3, [r7, #32]
 800748e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007490:	f000 bdea 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007496:	2b00      	cmp	r3, #0
 8007498:	d104      	bne.n	80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 800749a:	f7fe f977 	bl	800578c <HAL_RCC_GetHCLKFreq>
 800749e:	6378      	str	r0, [r7, #52]	@ 0x34
 80074a0:	f000 bde2 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80074a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80074aa:	d122      	bne.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80074ac:	4b22      	ldr	r3, [pc, #136]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f003 0320 	and.w	r3, r3, #32
 80074b4:	2b20      	cmp	r3, #32
 80074b6:	d118      	bne.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80074b8:	4b1f      	ldr	r3, [pc, #124]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d005      	beq.n	80074d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 80074c4:	4b1c      	ldr	r3, [pc, #112]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	0e1b      	lsrs	r3, r3, #24
 80074ca:	f003 030f 	and.w	r3, r3, #15
 80074ce:	e006      	b.n	80074de <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 80074d0:	4b19      	ldr	r3, [pc, #100]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80074d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80074d6:	041b      	lsls	r3, r3, #16
 80074d8:	0e1b      	lsrs	r3, r3, #24
 80074da:	f003 030f 	and.w	r3, r3, #15
 80074de:	4a18      	ldr	r2, [pc, #96]	@ (8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80074e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80074e6:	f000 bdbf 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 80074ea:	2300      	movs	r3, #0
 80074ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80074ee:	f000 bdbb 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80074f2:	4b11      	ldr	r3, [pc, #68]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074fe:	d107      	bne.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8007500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007502:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007506:	d103      	bne.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
    {
      frequency = HSE_VALUE;
 8007508:	4b0c      	ldr	r3, [pc, #48]	@ (800753c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800750a:	637b      	str	r3, [r7, #52]	@ 0x34
 800750c:	f000 bdac 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007510:	4b09      	ldr	r3, [pc, #36]	@ (8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007518:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800751c:	d107      	bne.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800751e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007520:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007524:	d103      	bne.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
    {
      frequency = HSI_VALUE;
 8007526:	4b05      	ldr	r3, [pc, #20]	@ (800753c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8007528:	637b      	str	r3, [r7, #52]	@ 0x34
 800752a:	f000 bd9d 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800752e:	2300      	movs	r3, #0
 8007530:	637b      	str	r3, [r7, #52]	@ 0x34
 8007532:	f000 bd99 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8007536:	bf00      	nop
 8007538:	46020c00 	.word	0x46020c00
 800753c:	00f42400 	.word	0x00f42400
 8007540:	0800fe30 	.word	0x0800fe30
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8007544:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007548:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800754c:	430b      	orrs	r3, r1
 800754e:	d158      	bne.n	8007602 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8007550:	4bad      	ldr	r3, [pc, #692]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007552:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007556:	f003 0307 	and.w	r3, r3, #7
 800755a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800755c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800755e:	2b04      	cmp	r3, #4
 8007560:	d84b      	bhi.n	80075fa <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8007562:	a201      	add	r2, pc, #4	@ (adr r2, 8007568 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007568:	080075a1 	.word	0x080075a1
 800756c:	0800757d 	.word	0x0800757d
 8007570:	0800758f 	.word	0x0800758f
 8007574:	080075ab 	.word	0x080075ab
 8007578:	080075b5 	.word	0x080075b5
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800757c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007580:	4618      	mov	r0, r3
 8007582:	f7fe ffbb 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007588:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800758a:	f000 bd6d 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800758e:	f107 030c 	add.w	r3, r7, #12
 8007592:	4618      	mov	r0, r3
 8007594:	f7ff fa66 	bl	8006a64 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800759c:	f000 bd64 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80075a0:	f7fe f8f4 	bl	800578c <HAL_RCC_GetHCLKFreq>
 80075a4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80075a6:	f000 bd5f 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80075aa:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80075ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075b0:	f000 bd5a 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80075b4:	4b94      	ldr	r3, [pc, #592]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 0320 	and.w	r3, r3, #32
 80075bc:	2b20      	cmp	r3, #32
 80075be:	d118      	bne.n	80075f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80075c0:	4b91      	ldr	r3, [pc, #580]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d005      	beq.n	80075d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
 80075cc:	4b8e      	ldr	r3, [pc, #568]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	0e1b      	lsrs	r3, r3, #24
 80075d2:	f003 030f 	and.w	r3, r3, #15
 80075d6:	e006      	b.n	80075e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
 80075d8:	4b8b      	ldr	r3, [pc, #556]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80075da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80075de:	041b      	lsls	r3, r3, #16
 80075e0:	0e1b      	lsrs	r3, r3, #24
 80075e2:	f003 030f 	and.w	r3, r3, #15
 80075e6:	4a89      	ldr	r2, [pc, #548]	@ (800780c <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 80075e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075ec:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80075ee:	f000 bd3b 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80075f2:	2300      	movs	r3, #0
 80075f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075f6:	f000 bd37 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 80075fa:	2300      	movs	r3, #0
 80075fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075fe:	f000 bd33 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8007602:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007606:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 800760a:	430b      	orrs	r3, r1
 800760c:	d167      	bne.n	80076de <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800760e:	4b7e      	ldr	r3, [pc, #504]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007610:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007614:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007618:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800761a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800761c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007620:	d036      	beq.n	8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8007622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007624:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007628:	d855      	bhi.n	80076d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 800762a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800762c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007630:	d029      	beq.n	8007686 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8007632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007634:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007638:	d84d      	bhi.n	80076d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 800763a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007640:	d013      	beq.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0x952>
 8007642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007644:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007648:	d845      	bhi.n	80076d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 800764a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800764c:	2b00      	cmp	r3, #0
 800764e:	d015      	beq.n	800767c <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 8007650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007652:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007656:	d13e      	bne.n	80076d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007658:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800765c:	4618      	mov	r0, r3
 800765e:	f7fe ff4d 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007664:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007666:	f000 bcff 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800766a:	f107 030c 	add.w	r3, r7, #12
 800766e:	4618      	mov	r0, r3
 8007670:	f7ff f9f8 	bl	8006a64 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007678:	f000 bcf6 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800767c:	f7fe f886 	bl	800578c <HAL_RCC_GetHCLKFreq>
 8007680:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007682:	f000 bcf1 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007686:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800768a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800768c:	f000 bcec 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007690:	4b5d      	ldr	r3, [pc, #372]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f003 0320 	and.w	r3, r3, #32
 8007698:	2b20      	cmp	r3, #32
 800769a:	d118      	bne.n	80076ce <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800769c:	4b5a      	ldr	r3, [pc, #360]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d005      	beq.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 80076a8:	4b57      	ldr	r3, [pc, #348]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	0e1b      	lsrs	r3, r3, #24
 80076ae:	f003 030f 	and.w	r3, r3, #15
 80076b2:	e006      	b.n	80076c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 80076b4:	4b54      	ldr	r3, [pc, #336]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80076b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80076ba:	041b      	lsls	r3, r3, #16
 80076bc:	0e1b      	lsrs	r3, r3, #24
 80076be:	f003 030f 	and.w	r3, r3, #15
 80076c2:	4a52      	ldr	r2, [pc, #328]	@ (800780c <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 80076c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076c8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80076ca:	f000 bccd 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80076ce:	2300      	movs	r3, #0
 80076d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076d2:	f000 bcc9 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 80076d6:	2300      	movs	r3, #0
 80076d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076da:	f000 bcc5 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 80076de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076e2:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80076e6:	430b      	orrs	r3, r1
 80076e8:	d14c      	bne.n	8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80076ea:	4b47      	ldr	r3, [pc, #284]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80076ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80076f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80076f4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80076f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d104      	bne.n	8007706 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80076fc:	f7fe f860 	bl	80057c0 <HAL_RCC_GetPCLK1Freq>
 8007700:	6378      	str	r0, [r7, #52]	@ 0x34
 8007702:	f000 bcb1 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8007706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007708:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800770c:	d104      	bne.n	8007718 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800770e:	f7fd ff3b 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 8007712:	6378      	str	r0, [r7, #52]	@ 0x34
 8007714:	f000 bca8 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007718:	4b3b      	ldr	r3, [pc, #236]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007720:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007724:	d107      	bne.n	8007736 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 8007726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007728:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800772c:	d103      	bne.n	8007736 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
    {
      frequency = HSI_VALUE;
 800772e:	4b38      	ldr	r3, [pc, #224]	@ (8007810 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007730:	637b      	str	r3, [r7, #52]	@ 0x34
 8007732:	f000 bc99 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8007736:	4b34      	ldr	r3, [pc, #208]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f003 0320 	and.w	r3, r3, #32
 800773e:	2b20      	cmp	r3, #32
 8007740:	d11c      	bne.n	800777c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8007742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007744:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007748:	d118      	bne.n	800777c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800774a:	4b2f      	ldr	r3, [pc, #188]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007752:	2b00      	cmp	r3, #0
 8007754:	d005      	beq.n	8007762 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 8007756:	4b2c      	ldr	r3, [pc, #176]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007758:	689b      	ldr	r3, [r3, #8]
 800775a:	0e1b      	lsrs	r3, r3, #24
 800775c:	f003 030f 	and.w	r3, r3, #15
 8007760:	e006      	b.n	8007770 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
 8007762:	4b29      	ldr	r3, [pc, #164]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007764:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007768:	041b      	lsls	r3, r3, #16
 800776a:	0e1b      	lsrs	r3, r3, #24
 800776c:	f003 030f 	and.w	r3, r3, #15
 8007770:	4a26      	ldr	r2, [pc, #152]	@ (800780c <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8007772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007776:	637b      	str	r3, [r7, #52]	@ 0x34
 8007778:	f000 bc76 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 800777c:	2300      	movs	r3, #0
 800777e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007780:	f000 bc72 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8007784:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007788:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 800778c:	430b      	orrs	r3, r1
 800778e:	d152      	bne.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007790:	4b1d      	ldr	r3, [pc, #116]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007792:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007796:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800779a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800779c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d104      	bne.n	80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xa94>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80077a2:	f7fe f80d 	bl	80057c0 <HAL_RCC_GetPCLK1Freq>
 80077a6:	6378      	str	r0, [r7, #52]	@ 0x34
 80077a8:	f000 bc5e 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80077ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077b2:	d104      	bne.n	80077be <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80077b4:	f7fd fee8 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 80077b8:	6378      	str	r0, [r7, #52]	@ 0x34
 80077ba:	f000 bc55 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80077be:	4b12      	ldr	r3, [pc, #72]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077ca:	d107      	bne.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
 80077cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077d2:	d103      	bne.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
    {
      frequency = HSI_VALUE;
 80077d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007810 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80077d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80077d8:	f000 bc46 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 80077dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0320 	and.w	r3, r3, #32
 80077e4:	2b20      	cmp	r3, #32
 80077e6:	d122      	bne.n	800782e <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
 80077e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80077ee:	d11e      	bne.n	800782e <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80077f0:	4b05      	ldr	r3, [pc, #20]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d00b      	beq.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
 80077fc:	4b02      	ldr	r3, [pc, #8]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	0e1b      	lsrs	r3, r3, #24
 8007802:	f003 030f 	and.w	r3, r3, #15
 8007806:	e00c      	b.n	8007822 <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 8007808:	46020c00 	.word	0x46020c00
 800780c:	0800fe30 	.word	0x0800fe30
 8007810:	00f42400 	.word	0x00f42400
 8007814:	4ba1      	ldr	r3, [pc, #644]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007816:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800781a:	041b      	lsls	r3, r3, #16
 800781c:	0e1b      	lsrs	r3, r3, #24
 800781e:	f003 030f 	and.w	r3, r3, #15
 8007822:	4a9f      	ldr	r2, [pc, #636]	@ (8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007828:	637b      	str	r3, [r7, #52]	@ 0x34
 800782a:	f000 bc1d 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800782e:	2300      	movs	r3, #0
 8007830:	637b      	str	r3, [r7, #52]	@ 0x34
 8007832:	f000 bc19 	b.w	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8007836:	e9d7 2300 	ldrd	r2, r3, [r7]
 800783a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800783e:	430b      	orrs	r3, r1
 8007840:	d151      	bne.n	80078e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbce>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007842:	4b96      	ldr	r3, [pc, #600]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007844:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007848:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800784c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800784e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007850:	2bc0      	cmp	r3, #192	@ 0xc0
 8007852:	d024      	beq.n	800789e <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8007854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007856:	2bc0      	cmp	r3, #192	@ 0xc0
 8007858:	d842      	bhi.n	80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 800785a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800785c:	2b80      	cmp	r3, #128	@ 0x80
 800785e:	d00d      	beq.n	800787c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8007860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007862:	2b80      	cmp	r3, #128	@ 0x80
 8007864:	d83c      	bhi.n	80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 8007866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007868:	2b00      	cmp	r3, #0
 800786a:	d003      	beq.n	8007874 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 800786c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786e:	2b40      	cmp	r3, #64	@ 0x40
 8007870:	d011      	beq.n	8007896 <HAL_RCCEx_GetPeriphCLKFreq+0xb7e>
 8007872:	e035      	b.n	80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8007874:	f7fd ffcc 	bl	8005810 <HAL_RCC_GetPCLK3Freq>
 8007878:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800787a:	e3f5      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800787c:	4b87      	ldr	r3, [pc, #540]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007884:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007888:	d102      	bne.n	8007890 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
        {
          frequency = HSI_VALUE;
 800788a:	4b86      	ldr	r3, [pc, #536]	@ (8007aa4 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 800788c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800788e:	e3eb      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007890:	2300      	movs	r3, #0
 8007892:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007894:	e3e8      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8007896:	f7fd fe77 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 800789a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800789c:	e3e4      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800789e:	4b7f      	ldr	r3, [pc, #508]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0320 	and.w	r3, r3, #32
 80078a6:	2b20      	cmp	r3, #32
 80078a8:	d117      	bne.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80078aa:	4b7c      	ldr	r3, [pc, #496]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d005      	beq.n	80078c2 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
 80078b6:	4b79      	ldr	r3, [pc, #484]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	0e1b      	lsrs	r3, r3, #24
 80078bc:	f003 030f 	and.w	r3, r3, #15
 80078c0:	e006      	b.n	80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 80078c2:	4b76      	ldr	r3, [pc, #472]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80078c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80078c8:	041b      	lsls	r3, r3, #16
 80078ca:	0e1b      	lsrs	r3, r3, #24
 80078cc:	f003 030f 	and.w	r3, r3, #15
 80078d0:	4a73      	ldr	r2, [pc, #460]	@ (8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80078d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078d6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80078d8:	e3c6      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80078da:	2300      	movs	r3, #0
 80078dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078de:	e3c3      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      default:
      {
        frequency = 0U;
 80078e0:	2300      	movs	r3, #0
 80078e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078e4:	e3c0      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80078e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078ea:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 80078ee:	430b      	orrs	r3, r1
 80078f0:	d147      	bne.n	8007982 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80078f2:	4b6a      	ldr	r3, [pc, #424]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80078f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80078f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80078fc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 80078fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007900:	2b00      	cmp	r3, #0
 8007902:	d103      	bne.n	800790c <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007904:	f7fd ff5c 	bl	80057c0 <HAL_RCC_GetPCLK1Freq>
 8007908:	6378      	str	r0, [r7, #52]	@ 0x34
 800790a:	e3ad      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800790c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800790e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007912:	d103      	bne.n	800791c <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007914:	f7fd fe38 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 8007918:	6378      	str	r0, [r7, #52]	@ 0x34
 800791a:	e3a5      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800791c:	4b5f      	ldr	r3, [pc, #380]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007924:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007928:	d106      	bne.n	8007938 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 800792a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800792c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007930:	d102      	bne.n	8007938 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
    {
      frequency = HSI_VALUE;
 8007932:	4b5c      	ldr	r3, [pc, #368]	@ (8007aa4 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8007934:	637b      	str	r3, [r7, #52]	@ 0x34
 8007936:	e397      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8007938:	4b58      	ldr	r3, [pc, #352]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 0320 	and.w	r3, r3, #32
 8007940:	2b20      	cmp	r3, #32
 8007942:	d11b      	bne.n	800797c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 8007944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007946:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800794a:	d117      	bne.n	800797c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800794c:	4b53      	ldr	r3, [pc, #332]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007954:	2b00      	cmp	r3, #0
 8007956:	d005      	beq.n	8007964 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 8007958:	4b50      	ldr	r3, [pc, #320]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	0e1b      	lsrs	r3, r3, #24
 800795e:	f003 030f 	and.w	r3, r3, #15
 8007962:	e006      	b.n	8007972 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8007964:	4b4d      	ldr	r3, [pc, #308]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007966:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800796a:	041b      	lsls	r3, r3, #16
 800796c:	0e1b      	lsrs	r3, r3, #24
 800796e:	f003 030f 	and.w	r3, r3, #15
 8007972:	4a4b      	ldr	r2, [pc, #300]	@ (8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007974:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007978:	637b      	str	r3, [r7, #52]	@ 0x34
 800797a:	e375      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 800797c:	2300      	movs	r3, #0
 800797e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007980:	e372      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8007982:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007986:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800798a:	430b      	orrs	r3, r1
 800798c:	d164      	bne.n	8007a58 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800798e:	4b43      	ldr	r3, [pc, #268]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007990:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007994:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007998:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800799a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799c:	2b00      	cmp	r3, #0
 800799e:	d120      	bne.n	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80079a0:	4b3e      	ldr	r3, [pc, #248]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f003 0320 	and.w	r3, r3, #32
 80079a8:	2b20      	cmp	r3, #32
 80079aa:	d117      	bne.n	80079dc <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80079ac:	4b3b      	ldr	r3, [pc, #236]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d005      	beq.n	80079c4 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 80079b8:	4b38      	ldr	r3, [pc, #224]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80079ba:	689b      	ldr	r3, [r3, #8]
 80079bc:	0e1b      	lsrs	r3, r3, #24
 80079be:	f003 030f 	and.w	r3, r3, #15
 80079c2:	e006      	b.n	80079d2 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 80079c4:	4b35      	ldr	r3, [pc, #212]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80079c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80079ca:	041b      	lsls	r3, r3, #16
 80079cc:	0e1b      	lsrs	r3, r3, #24
 80079ce:	f003 030f 	and.w	r3, r3, #15
 80079d2:	4a33      	ldr	r2, [pc, #204]	@ (8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80079d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80079da:	e345      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 80079dc:	2300      	movs	r3, #0
 80079de:	637b      	str	r3, [r7, #52]	@ 0x34
 80079e0:	e342      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 80079e2:	4b2e      	ldr	r3, [pc, #184]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80079e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079f0:	d112      	bne.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 80079f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079f8:	d10e      	bne.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80079fa:	4b28      	ldr	r3, [pc, #160]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80079fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a08:	d102      	bne.n	8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 8007a0a:	23fa      	movs	r3, #250	@ 0xfa
 8007a0c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a0e:	e32b      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8007a10:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007a14:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a16:	e327      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8007a18:	4b20      	ldr	r3, [pc, #128]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a24:	d106      	bne.n	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8007a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a2c:	d102      	bne.n	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 8007a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8007aa4 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8007a30:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a32:	e319      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8007a34:	4b19      	ldr	r3, [pc, #100]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007a36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a3a:	f003 0302 	and.w	r3, r3, #2
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	d107      	bne.n	8007a52 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8007a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a48:	d103      	bne.n	8007a52 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 8007a4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a50:	e30a      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a56:	e307      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8007a58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a5c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8007a60:	430b      	orrs	r3, r1
 8007a62:	d16b      	bne.n	8007b3c <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007a64:	4b0d      	ldr	r3, [pc, #52]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007a66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007a6a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007a6e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8007a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d127      	bne.n	8007ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007a76:	4b09      	ldr	r3, [pc, #36]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 0320 	and.w	r3, r3, #32
 8007a7e:	2b20      	cmp	r3, #32
 8007a80:	d11e      	bne.n	8007ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007a82:	4b06      	ldr	r3, [pc, #24]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d00c      	beq.n	8007aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 8007a8e:	4b03      	ldr	r3, [pc, #12]	@ (8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007a90:	689b      	ldr	r3, [r3, #8]
 8007a92:	0e1b      	lsrs	r3, r3, #24
 8007a94:	f003 030f 	and.w	r3, r3, #15
 8007a98:	e00d      	b.n	8007ab6 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 8007a9a:	bf00      	nop
 8007a9c:	46020c00 	.word	0x46020c00
 8007aa0:	0800fe30 	.word	0x0800fe30
 8007aa4:	00f42400 	.word	0x00f42400
 8007aa8:	4b94      	ldr	r3, [pc, #592]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007aaa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007aae:	041b      	lsls	r3, r3, #16
 8007ab0:	0e1b      	lsrs	r3, r3, #24
 8007ab2:	f003 030f 	and.w	r3, r3, #15
 8007ab6:	4a92      	ldr	r2, [pc, #584]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 8007ab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007abc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007abe:	e2d3      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ac4:	e2d0      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8007ac6:	4b8d      	ldr	r3, [pc, #564]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007ac8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007acc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ad0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ad4:	d112      	bne.n	8007afc <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
 8007ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007adc:	d10e      	bne.n	8007afc <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007ade:	4b87      	ldr	r3, [pc, #540]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007ae0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ae4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ae8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007aec:	d102      	bne.n	8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
      {
        frequency = LSI_VALUE / 128U;
 8007aee:	23fa      	movs	r3, #250	@ 0xfa
 8007af0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007af2:	e2b9      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8007af4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007af8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007afa:	e2b5      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8007afc:	4b7f      	ldr	r3, [pc, #508]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b08:	d106      	bne.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
 8007b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b10:	d102      	bne.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
    {
      frequency = HSI_VALUE;
 8007b12:	4b7c      	ldr	r3, [pc, #496]	@ (8007d04 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b14:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b16:	e2a7      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8007b18:	4b78      	ldr	r3, [pc, #480]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007b1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b1e:	f003 0302 	and.w	r3, r3, #2
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d107      	bne.n	8007b36 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
 8007b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b28:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b2c:	d103      	bne.n	8007b36 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = LSE_VALUE;
 8007b2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b32:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b34:	e298      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8007b36:	2300      	movs	r3, #0
 8007b38:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b3a:	e295      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8007b3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b40:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007b44:	430b      	orrs	r3, r1
 8007b46:	d147      	bne.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007b48:	4b6c      	ldr	r3, [pc, #432]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007b4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b4e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007b52:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8007b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d103      	bne.n	8007b62 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007b5a:	f7fd fe31 	bl	80057c0 <HAL_RCC_GetPCLK1Freq>
 8007b5e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007b60:	e282      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8007b62:	4b66      	ldr	r3, [pc, #408]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007b64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b70:	d112      	bne.n	8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
 8007b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b74:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007b78:	d10e      	bne.n	8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007b7a:	4b60      	ldr	r3, [pc, #384]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007b7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b88:	d102      	bne.n	8007b90 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>
      {
        frequency = LSI_VALUE / 128U;
 8007b8a:	23fa      	movs	r3, #250	@ 0xfa
 8007b8c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007b8e:	e26b      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8007b90:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007b94:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007b96:	e267      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8007b98:	4b58      	ldr	r3, [pc, #352]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ba0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ba4:	d106      	bne.n	8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
 8007ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007bac:	d102      	bne.n	8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
    {
      frequency = HSI_VALUE;
 8007bae:	4b55      	ldr	r3, [pc, #340]	@ (8007d04 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007bb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bb2:	e259      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8007bb4:	4b51      	ldr	r3, [pc, #324]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007bb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bba:	f003 0302 	and.w	r3, r3, #2
 8007bbe:	2b02      	cmp	r3, #2
 8007bc0:	d107      	bne.n	8007bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
 8007bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007bc8:	d103      	bne.n	8007bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      frequency = LSE_VALUE;
 8007bca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bce:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bd0:	e24a      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bd6:	e247      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8007bd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bdc:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8007be0:	430b      	orrs	r3, r1
 8007be2:	d12d      	bne.n	8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8007be4:	4b45      	ldr	r3, [pc, #276]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007bea:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007bee:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8007bf0:	4b42      	ldr	r3, [pc, #264]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bfc:	d105      	bne.n	8007c0a <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
 8007bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d102      	bne.n	8007c0a <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
    {
      frequency = HSE_VALUE;
 8007c04:	4b3f      	ldr	r3, [pc, #252]	@ (8007d04 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007c06:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c08:	e22e      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8007c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007c10:	d107      	bne.n	8007c22 <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007c12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7fe fc70 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8007c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c20:	e222      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8007c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c24:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c28:	d107      	bne.n	8007c3a <HAL_RCCEx_GetPeriphCLKFreq+0xf22>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c2a:	f107 0318 	add.w	r3, r7, #24
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f7fe fdbe 	bl	80067b0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8007c34:	69bb      	ldr	r3, [r7, #24]
 8007c36:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c38:	e216      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c3e:	e213      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8007c40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c44:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8007c48:	430b      	orrs	r3, r1
 8007c4a:	d15d      	bne.n	8007d08 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8007c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007c52:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007c56:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007c5e:	d028      	beq.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 8007c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c62:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007c66:	d845      	bhi.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007c6e:	d013      	beq.n	8007c98 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
 8007c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007c76:	d83d      	bhi.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d004      	beq.n	8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 8007c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c84:	d004      	beq.n	8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0xf78>
 8007c86:	e035      	b.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8007c88:	f7fd fdae 	bl	80057e8 <HAL_RCC_GetPCLK2Freq>
 8007c8c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007c8e:	e1eb      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007c90:	f7fd fc7a 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 8007c94:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007c96:	e1e7      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c98:	4b18      	ldr	r3, [pc, #96]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ca0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ca4:	d102      	bne.n	8007cac <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
        {
          frequency = HSI_VALUE;
 8007ca6:	4b17      	ldr	r3, [pc, #92]	@ (8007d04 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ca8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007caa:	e1dd      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007cac:	2300      	movs	r3, #0
 8007cae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cb0:	e1da      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007cb2:	4b12      	ldr	r3, [pc, #72]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f003 0320 	and.w	r3, r3, #32
 8007cba:	2b20      	cmp	r3, #32
 8007cbc:	d117      	bne.n	8007cee <HAL_RCCEx_GetPeriphCLKFreq+0xfd6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d005      	beq.n	8007cd6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8007cca:	4b0c      	ldr	r3, [pc, #48]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	0e1b      	lsrs	r3, r3, #24
 8007cd0:	f003 030f 	and.w	r3, r3, #15
 8007cd4:	e006      	b.n	8007ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
 8007cd6:	4b09      	ldr	r3, [pc, #36]	@ (8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007cd8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007cdc:	041b      	lsls	r3, r3, #16
 8007cde:	0e1b      	lsrs	r3, r3, #24
 8007ce0:	f003 030f 	and.w	r3, r3, #15
 8007ce4:	4a06      	ldr	r2, [pc, #24]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 8007ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cea:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007cec:	e1bc      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cf2:	e1b9      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cf8:	e1b6      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8007cfa:	bf00      	nop
 8007cfc:	46020c00 	.word	0x46020c00
 8007d00:	0800fe30 	.word	0x0800fe30
 8007d04:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8007d08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d0c:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8007d10:	430b      	orrs	r3, r1
 8007d12:	d156      	bne.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x10aa>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8007d14:	4ba5      	ldr	r3, [pc, #660]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007d16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007d1a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007d1e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d22:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007d26:	d028      	beq.n	8007d7a <HAL_RCCEx_GetPeriphCLKFreq+0x1062>
 8007d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007d2e:	d845      	bhi.n	8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 8007d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d36:	d013      	beq.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
 8007d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d3e:	d83d      	bhi.n	8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 8007d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d004      	beq.n	8007d50 <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
 8007d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d4c:	d004      	beq.n	8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 8007d4e:	e035      	b.n	8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8007d50:	f7fd fd36 	bl	80057c0 <HAL_RCC_GetPCLK1Freq>
 8007d54:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007d56:	e187      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007d58:	f7fd fc16 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 8007d5c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007d5e:	e183      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007d60:	4b92      	ldr	r3, [pc, #584]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d6c:	d102      	bne.n	8007d74 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
        {
          frequency = HSI_VALUE;
 8007d6e:	4b90      	ldr	r3, [pc, #576]	@ (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 8007d70:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d72:	e179      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007d74:	2300      	movs	r3, #0
 8007d76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d78:	e176      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007d7a:	4b8c      	ldr	r3, [pc, #560]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f003 0320 	and.w	r3, r3, #32
 8007d82:	2b20      	cmp	r3, #32
 8007d84:	d117      	bne.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0x109e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007d86:	4b89      	ldr	r3, [pc, #548]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d005      	beq.n	8007d9e <HAL_RCCEx_GetPeriphCLKFreq+0x1086>
 8007d92:	4b86      	ldr	r3, [pc, #536]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	0e1b      	lsrs	r3, r3, #24
 8007d98:	f003 030f 	and.w	r3, r3, #15
 8007d9c:	e006      	b.n	8007dac <HAL_RCCEx_GetPeriphCLKFreq+0x1094>
 8007d9e:	4b83      	ldr	r3, [pc, #524]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007da0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007da4:	041b      	lsls	r3, r3, #16
 8007da6:	0e1b      	lsrs	r3, r3, #24
 8007da8:	f003 030f 	and.w	r3, r3, #15
 8007dac:	4a81      	ldr	r2, [pc, #516]	@ (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8007dae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007db2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007db4:	e158      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007db6:	2300      	movs	r3, #0
 8007db8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dba:	e155      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dc0:	e152      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8007dc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dc6:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8007dca:	430b      	orrs	r3, r1
 8007dcc:	d177      	bne.n	8007ebe <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007dce:	4b77      	ldr	r3, [pc, #476]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007dd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007dd4:	f003 0318 	and.w	r3, r3, #24
 8007dd8:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ddc:	2b18      	cmp	r3, #24
 8007dde:	d86b      	bhi.n	8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 8007de0:	a201      	add	r2, pc, #4	@ (adr r2, 8007de8 <HAL_RCCEx_GetPeriphCLKFreq+0x10d0>)
 8007de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007de6:	bf00      	nop
 8007de8:	08007e4d 	.word	0x08007e4d
 8007dec:	08007eb9 	.word	0x08007eb9
 8007df0:	08007eb9 	.word	0x08007eb9
 8007df4:	08007eb9 	.word	0x08007eb9
 8007df8:	08007eb9 	.word	0x08007eb9
 8007dfc:	08007eb9 	.word	0x08007eb9
 8007e00:	08007eb9 	.word	0x08007eb9
 8007e04:	08007eb9 	.word	0x08007eb9
 8007e08:	08007e55 	.word	0x08007e55
 8007e0c:	08007eb9 	.word	0x08007eb9
 8007e10:	08007eb9 	.word	0x08007eb9
 8007e14:	08007eb9 	.word	0x08007eb9
 8007e18:	08007eb9 	.word	0x08007eb9
 8007e1c:	08007eb9 	.word	0x08007eb9
 8007e20:	08007eb9 	.word	0x08007eb9
 8007e24:	08007eb9 	.word	0x08007eb9
 8007e28:	08007e5d 	.word	0x08007e5d
 8007e2c:	08007eb9 	.word	0x08007eb9
 8007e30:	08007eb9 	.word	0x08007eb9
 8007e34:	08007eb9 	.word	0x08007eb9
 8007e38:	08007eb9 	.word	0x08007eb9
 8007e3c:	08007eb9 	.word	0x08007eb9
 8007e40:	08007eb9 	.word	0x08007eb9
 8007e44:	08007eb9 	.word	0x08007eb9
 8007e48:	08007e77 	.word	0x08007e77
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8007e4c:	f7fd fce0 	bl	8005810 <HAL_RCC_GetPCLK3Freq>
 8007e50:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007e52:	e109      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007e54:	f7fd fb98 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 8007e58:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007e5a:	e105      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007e5c:	4b53      	ldr	r3, [pc, #332]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e68:	d102      	bne.n	8007e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
        {
          frequency = HSI_VALUE;
 8007e6a:	4b51      	ldr	r3, [pc, #324]	@ (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 8007e6c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007e6e:	e0fb      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007e70:	2300      	movs	r3, #0
 8007e72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e74:	e0f8      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007e76:	4b4d      	ldr	r3, [pc, #308]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f003 0320 	and.w	r3, r3, #32
 8007e7e:	2b20      	cmp	r3, #32
 8007e80:	d117      	bne.n	8007eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007e82:	4b4a      	ldr	r3, [pc, #296]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d005      	beq.n	8007e9a <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
 8007e8e:	4b47      	ldr	r3, [pc, #284]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	0e1b      	lsrs	r3, r3, #24
 8007e94:	f003 030f 	and.w	r3, r3, #15
 8007e98:	e006      	b.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 8007e9a:	4b44      	ldr	r3, [pc, #272]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007e9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007ea0:	041b      	lsls	r3, r3, #16
 8007ea2:	0e1b      	lsrs	r3, r3, #24
 8007ea4:	f003 030f 	and.w	r3, r3, #15
 8007ea8:	4a42      	ldr	r2, [pc, #264]	@ (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8007eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007eae:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007eb0:	e0da      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007eb6:	e0d7      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ebc:	e0d4      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8007ebe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ec2:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8007ec6:	430b      	orrs	r3, r1
 8007ec8:	d155      	bne.n	8007f76 <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8007eca:	4b38      	ldr	r3, [pc, #224]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007ecc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ed0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007ed4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007edc:	d013      	beq.n	8007f06 <HAL_RCCEx_GetPeriphCLKFreq+0x11ee>
 8007ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007ee4:	d844      	bhi.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8007ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007eec:	d013      	beq.n	8007f16 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
 8007eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ef4:	d83c      	bhi.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d014      	beq.n	8007f26 <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
 8007efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007efe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f02:	d014      	beq.n	8007f2e <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
 8007f04:	e034      	b.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f06:	f107 0318 	add.w	r3, r7, #24
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7fe fc50 	bl	80067b0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007f10:	69fb      	ldr	r3, [r7, #28]
 8007f12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f14:	e0a8      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f7fe faee 	bl	80064fc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f24:	e0a0      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007f26:	f7fd fb2f 	bl	8005588 <HAL_RCC_GetSysClockFreq>
 8007f2a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007f2c:	e09c      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007f2e:	4b1f      	ldr	r3, [pc, #124]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 0320 	and.w	r3, r3, #32
 8007f36:	2b20      	cmp	r3, #32
 8007f38:	d117      	bne.n	8007f6a <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007f3a:	4b1c      	ldr	r3, [pc, #112]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d005      	beq.n	8007f52 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8007f46:	4b19      	ldr	r3, [pc, #100]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	0e1b      	lsrs	r3, r3, #24
 8007f4c:	f003 030f 	and.w	r3, r3, #15
 8007f50:	e006      	b.n	8007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
 8007f52:	4b16      	ldr	r3, [pc, #88]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007f54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007f58:	041b      	lsls	r3, r3, #16
 8007f5a:	0e1b      	lsrs	r3, r3, #24
 8007f5c:	f003 030f 	and.w	r3, r3, #15
 8007f60:	4a14      	ldr	r2, [pc, #80]	@ (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8007f62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f66:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007f68:	e07e      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f6e:	e07b      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007f70:	2300      	movs	r3, #0
 8007f72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f74:	e078      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8007f76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f7a:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8007f7e:	430b      	orrs	r3, r1
 8007f80:	d138      	bne.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8007f82:	4b0a      	ldr	r3, [pc, #40]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007f84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007f88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f8c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8007f8e:	4b07      	ldr	r3, [pc, #28]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007f90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f94:	f003 0302 	and.w	r3, r3, #2
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	d10d      	bne.n	8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d10a      	bne.n	8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
    {
      frequency = LSE_VALUE;
 8007fa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fa8:	e05e      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8007faa:	bf00      	nop
 8007fac:	46020c00 	.word	0x46020c00
 8007fb0:	00f42400 	.word	0x00f42400
 8007fb4:	0800fe30 	.word	0x0800fe30
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8007fb8:	4b2e      	ldr	r3, [pc, #184]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8007fba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007fc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007fc6:	d112      	bne.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
 8007fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fce:	d10e      	bne.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007fd0:	4b28      	ldr	r3, [pc, #160]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8007fd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fde:	d102      	bne.n	8007fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
      {
        frequency = LSI_VALUE / 128U;
 8007fe0:	23fa      	movs	r3, #250	@ 0xfa
 8007fe2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007fe4:	e040      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8007fe6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007fea:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007fec:	e03c      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff2:	e039      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8007ff4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ff8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007ffc:	430b      	orrs	r3, r1
 8007ffe:	d131      	bne.n	8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008000:	4b1c      	ldr	r3, [pc, #112]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008002:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008006:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800800a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800800c:	4b19      	ldr	r3, [pc, #100]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008014:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008018:	d105      	bne.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
 800801a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801c:	2b00      	cmp	r3, #0
 800801e:	d102      	bne.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
    {
      frequency = HSI48_VALUE;
 8008020:	4b15      	ldr	r3, [pc, #84]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x1360>)
 8008022:	637b      	str	r3, [r7, #52]	@ 0x34
 8008024:	e020      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8008026:	4b13      	ldr	r3, [pc, #76]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800802e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008032:	d106      	bne.n	8008042 <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 8008034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008036:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800803a:	d102      	bne.n	8008042 <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
    {
      frequency = HSI48_VALUE >> 1U ;
 800803c:	4b0f      	ldr	r3, [pc, #60]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0x1364>)
 800803e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008040:	e012      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8008042:	4b0c      	ldr	r3, [pc, #48]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800804a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800804e:	d106      	bne.n	800805e <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 8008050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008052:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008056:	d102      	bne.n	800805e <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
    {
      frequency = HSI_VALUE;
 8008058:	4b09      	ldr	r3, [pc, #36]	@ (8008080 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 800805a:	637b      	str	r3, [r7, #52]	@ 0x34
 800805c:	e004      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 800805e:	2300      	movs	r3, #0
 8008060:	637b      	str	r3, [r7, #52]	@ 0x34
 8008062:	e001      	b.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8008064:	2300      	movs	r3, #0
 8008066:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8008068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800806a:	4618      	mov	r0, r3
 800806c:	3738      	adds	r7, #56	@ 0x38
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	46020c00 	.word	0x46020c00
 8008078:	02dc6c00 	.word	0x02dc6c00
 800807c:	016e3600 	.word	0x016e3600
 8008080:	00f42400 	.word	0x00f42400

08008084 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800808c:	4b47      	ldr	r3, [pc, #284]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a46      	ldr	r2, [pc, #280]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 8008092:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008096:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008098:	f7fa fc9e 	bl	80029d8 <HAL_GetTick>
 800809c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800809e:	e008      	b.n	80080b2 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80080a0:	f7fa fc9a 	bl	80029d8 <HAL_GetTick>
 80080a4:	4602      	mov	r2, r0
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	1ad3      	subs	r3, r2, r3
 80080aa:	2b02      	cmp	r3, #2
 80080ac:	d901      	bls.n	80080b2 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80080ae:	2303      	movs	r3, #3
 80080b0:	e077      	b.n	80081a2 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80080b2:	4b3e      	ldr	r3, [pc, #248]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d1f0      	bne.n	80080a0 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80080be:	4b3b      	ldr	r3, [pc, #236]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 80080c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80080c6:	f023 0303 	bic.w	r3, r3, #3
 80080ca:	687a      	ldr	r2, [r7, #4]
 80080cc:	6811      	ldr	r1, [r2, #0]
 80080ce:	687a      	ldr	r2, [r7, #4]
 80080d0:	6852      	ldr	r2, [r2, #4]
 80080d2:	3a01      	subs	r2, #1
 80080d4:	0212      	lsls	r2, r2, #8
 80080d6:	430a      	orrs	r2, r1
 80080d8:	4934      	ldr	r1, [pc, #208]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 80080da:	4313      	orrs	r3, r2
 80080dc:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80080de:	4b33      	ldr	r3, [pc, #204]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 80080e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080e2:	4b33      	ldr	r3, [pc, #204]	@ (80081b0 <RCCEx_PLL2_Config+0x12c>)
 80080e4:	4013      	ands	r3, r2
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	6892      	ldr	r2, [r2, #8]
 80080ea:	3a01      	subs	r2, #1
 80080ec:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	68d2      	ldr	r2, [r2, #12]
 80080f4:	3a01      	subs	r2, #1
 80080f6:	0252      	lsls	r2, r2, #9
 80080f8:	b292      	uxth	r2, r2
 80080fa:	4311      	orrs	r1, r2
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	6912      	ldr	r2, [r2, #16]
 8008100:	3a01      	subs	r2, #1
 8008102:	0412      	lsls	r2, r2, #16
 8008104:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008108:	4311      	orrs	r1, r2
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	6952      	ldr	r2, [r2, #20]
 800810e:	3a01      	subs	r2, #1
 8008110:	0612      	lsls	r2, r2, #24
 8008112:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008116:	430a      	orrs	r2, r1
 8008118:	4924      	ldr	r1, [pc, #144]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 800811a:	4313      	orrs	r3, r2
 800811c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800811e:	4b23      	ldr	r3, [pc, #140]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 8008120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008122:	f023 020c 	bic.w	r2, r3, #12
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	699b      	ldr	r3, [r3, #24]
 800812a:	4920      	ldr	r1, [pc, #128]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 800812c:	4313      	orrs	r3, r2
 800812e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008130:	4b1e      	ldr	r3, [pc, #120]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 8008132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6a1b      	ldr	r3, [r3, #32]
 8008138:	491c      	ldr	r1, [pc, #112]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 800813a:	4313      	orrs	r3, r2
 800813c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800813e:	4b1b      	ldr	r3, [pc, #108]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 8008140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008142:	4a1a      	ldr	r2, [pc, #104]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 8008144:	f023 0310 	bic.w	r3, r3, #16
 8008148:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800814a:	4b18      	ldr	r3, [pc, #96]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 800814c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800814e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008152:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008156:	687a      	ldr	r2, [r7, #4]
 8008158:	69d2      	ldr	r2, [r2, #28]
 800815a:	00d2      	lsls	r2, r2, #3
 800815c:	4913      	ldr	r1, [pc, #76]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 800815e:	4313      	orrs	r3, r2
 8008160:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8008162:	4b12      	ldr	r3, [pc, #72]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 8008164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008166:	4a11      	ldr	r2, [pc, #68]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 8008168:	f043 0310 	orr.w	r3, r3, #16
 800816c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800816e:	4b0f      	ldr	r3, [pc, #60]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a0e      	ldr	r2, [pc, #56]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 8008174:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008178:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800817a:	f7fa fc2d 	bl	80029d8 <HAL_GetTick>
 800817e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008180:	e008      	b.n	8008194 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008182:	f7fa fc29 	bl	80029d8 <HAL_GetTick>
 8008186:	4602      	mov	r2, r0
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	1ad3      	subs	r3, r2, r3
 800818c:	2b02      	cmp	r3, #2
 800818e:	d901      	bls.n	8008194 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008190:	2303      	movs	r3, #3
 8008192:	e006      	b.n	80081a2 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008194:	4b05      	ldr	r3, [pc, #20]	@ (80081ac <RCCEx_PLL2_Config+0x128>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800819c:	2b00      	cmp	r3, #0
 800819e:	d0f0      	beq.n	8008182 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80081a0:	2300      	movs	r3, #0

}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3710      	adds	r7, #16
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	46020c00 	.word	0x46020c00
 80081b0:	80800000 	.word	0x80800000

080081b4 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b084      	sub	sp, #16
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 80081bc:	4b47      	ldr	r3, [pc, #284]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a46      	ldr	r2, [pc, #280]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 80081c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081c6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80081c8:	f7fa fc06 	bl	80029d8 <HAL_GetTick>
 80081cc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80081ce:	e008      	b.n	80081e2 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80081d0:	f7fa fc02 	bl	80029d8 <HAL_GetTick>
 80081d4:	4602      	mov	r2, r0
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	1ad3      	subs	r3, r2, r3
 80081da:	2b02      	cmp	r3, #2
 80081dc:	d901      	bls.n	80081e2 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80081de:	2303      	movs	r3, #3
 80081e0:	e077      	b.n	80082d2 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80081e2:	4b3e      	ldr	r3, [pc, #248]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1f0      	bne.n	80081d0 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80081ee:	4b3b      	ldr	r3, [pc, #236]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 80081f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081f2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80081f6:	f023 0303 	bic.w	r3, r3, #3
 80081fa:	687a      	ldr	r2, [r7, #4]
 80081fc:	6811      	ldr	r1, [r2, #0]
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	6852      	ldr	r2, [r2, #4]
 8008202:	3a01      	subs	r2, #1
 8008204:	0212      	lsls	r2, r2, #8
 8008206:	430a      	orrs	r2, r1
 8008208:	4934      	ldr	r1, [pc, #208]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 800820a:	4313      	orrs	r3, r2
 800820c:	630b      	str	r3, [r1, #48]	@ 0x30
 800820e:	4b33      	ldr	r3, [pc, #204]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 8008210:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008212:	4b33      	ldr	r3, [pc, #204]	@ (80082e0 <RCCEx_PLL3_Config+0x12c>)
 8008214:	4013      	ands	r3, r2
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	6892      	ldr	r2, [r2, #8]
 800821a:	3a01      	subs	r2, #1
 800821c:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008220:	687a      	ldr	r2, [r7, #4]
 8008222:	68d2      	ldr	r2, [r2, #12]
 8008224:	3a01      	subs	r2, #1
 8008226:	0252      	lsls	r2, r2, #9
 8008228:	b292      	uxth	r2, r2
 800822a:	4311      	orrs	r1, r2
 800822c:	687a      	ldr	r2, [r7, #4]
 800822e:	6912      	ldr	r2, [r2, #16]
 8008230:	3a01      	subs	r2, #1
 8008232:	0412      	lsls	r2, r2, #16
 8008234:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008238:	4311      	orrs	r1, r2
 800823a:	687a      	ldr	r2, [r7, #4]
 800823c:	6952      	ldr	r2, [r2, #20]
 800823e:	3a01      	subs	r2, #1
 8008240:	0612      	lsls	r2, r2, #24
 8008242:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008246:	430a      	orrs	r2, r1
 8008248:	4924      	ldr	r1, [pc, #144]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 800824a:	4313      	orrs	r3, r2
 800824c:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800824e:	4b23      	ldr	r3, [pc, #140]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 8008250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008252:	f023 020c 	bic.w	r2, r3, #12
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	699b      	ldr	r3, [r3, #24]
 800825a:	4920      	ldr	r1, [pc, #128]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 800825c:	4313      	orrs	r3, r2
 800825e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8008260:	4b1e      	ldr	r3, [pc, #120]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 8008262:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6a1b      	ldr	r3, [r3, #32]
 8008268:	491c      	ldr	r1, [pc, #112]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 800826a:	4313      	orrs	r3, r2
 800826c:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800826e:	4b1b      	ldr	r3, [pc, #108]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 8008270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008272:	4a1a      	ldr	r2, [pc, #104]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 8008274:	f023 0310 	bic.w	r3, r3, #16
 8008278:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800827a:	4b18      	ldr	r3, [pc, #96]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 800827c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800827e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008282:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008286:	687a      	ldr	r2, [r7, #4]
 8008288:	69d2      	ldr	r2, [r2, #28]
 800828a:	00d2      	lsls	r2, r2, #3
 800828c:	4913      	ldr	r1, [pc, #76]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 800828e:	4313      	orrs	r3, r2
 8008290:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8008292:	4b12      	ldr	r3, [pc, #72]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 8008294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008296:	4a11      	ldr	r2, [pc, #68]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 8008298:	f043 0310 	orr.w	r3, r3, #16
 800829c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800829e:	4b0f      	ldr	r3, [pc, #60]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a0e      	ldr	r2, [pc, #56]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 80082a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082a8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80082aa:	f7fa fb95 	bl	80029d8 <HAL_GetTick>
 80082ae:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80082b0:	e008      	b.n	80082c4 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80082b2:	f7fa fb91 	bl	80029d8 <HAL_GetTick>
 80082b6:	4602      	mov	r2, r0
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	1ad3      	subs	r3, r2, r3
 80082bc:	2b02      	cmp	r3, #2
 80082be:	d901      	bls.n	80082c4 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80082c0:	2303      	movs	r3, #3
 80082c2:	e006      	b.n	80082d2 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80082c4:	4b05      	ldr	r3, [pc, #20]	@ (80082dc <RCCEx_PLL3_Config+0x128>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d0f0      	beq.n	80082b2 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3710      	adds	r7, #16
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
 80082da:	bf00      	nop
 80082dc:	46020c00 	.word	0x46020c00
 80082e0:	80800000 	.word	0x80800000

080082e4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d101      	bne.n	80082f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80082f2:	2301      	movs	r3, #1
 80082f4:	e0fb      	b.n	80084ee <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a7f      	ldr	r2, [pc, #508]	@ (80084f8 <HAL_SPI_Init+0x214>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d004      	beq.n	800830a <HAL_SPI_Init+0x26>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a7d      	ldr	r2, [pc, #500]	@ (80084fc <HAL_SPI_Init+0x218>)
 8008306:	4293      	cmp	r3, r2
 8008308:	e000      	b.n	800830c <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800830a:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2200      	movs	r2, #0
 8008310:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a78      	ldr	r2, [pc, #480]	@ (80084f8 <HAL_SPI_Init+0x214>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d004      	beq.n	8008326 <HAL_SPI_Init+0x42>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a76      	ldr	r2, [pc, #472]	@ (80084fc <HAL_SPI_Init+0x218>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d105      	bne.n	8008332 <HAL_SPI_Init+0x4e>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	68db      	ldr	r3, [r3, #12]
 800832a:	2b0f      	cmp	r3, #15
 800832c:	d901      	bls.n	8008332 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	e0dd      	b.n	80084ee <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 fdee 	bl	8008f14 <SPI_GetPacketSize>
 8008338:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a6e      	ldr	r2, [pc, #440]	@ (80084f8 <HAL_SPI_Init+0x214>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d004      	beq.n	800834e <HAL_SPI_Init+0x6a>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a6c      	ldr	r2, [pc, #432]	@ (80084fc <HAL_SPI_Init+0x218>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d102      	bne.n	8008354 <HAL_SPI_Init+0x70>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2b08      	cmp	r3, #8
 8008352:	d816      	bhi.n	8008382 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008358:	4a69      	ldr	r2, [pc, #420]	@ (8008500 <HAL_SPI_Init+0x21c>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d00e      	beq.n	800837c <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4a68      	ldr	r2, [pc, #416]	@ (8008504 <HAL_SPI_Init+0x220>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d009      	beq.n	800837c <HAL_SPI_Init+0x98>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a66      	ldr	r2, [pc, #408]	@ (8008508 <HAL_SPI_Init+0x224>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d004      	beq.n	800837c <HAL_SPI_Init+0x98>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4a65      	ldr	r2, [pc, #404]	@ (800850c <HAL_SPI_Init+0x228>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d104      	bne.n	8008386 <HAL_SPI_Init+0xa2>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2b10      	cmp	r3, #16
 8008380:	d901      	bls.n	8008386 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8008382:	2301      	movs	r3, #1
 8008384:	e0b3      	b.n	80084ee <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800838c:	b2db      	uxtb	r3, r3
 800838e:	2b00      	cmp	r3, #0
 8008390:	d106      	bne.n	80083a0 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f7f9 fafa 	bl	8001994 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2202      	movs	r2, #2
 80083a4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	681a      	ldr	r2, [r3, #0]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f022 0201 	bic.w	r2, r2, #1
 80083b6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80083c2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	699b      	ldr	r3, [r3, #24]
 80083c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083cc:	d119      	bne.n	8008402 <HAL_SPI_Init+0x11e>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083d6:	d103      	bne.n	80083e0 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d008      	beq.n	80083f2 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d10c      	bne.n	8008402 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80083ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083f0:	d107      	bne.n	8008402 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008400:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00f      	beq.n	800842e <HAL_SPI_Init+0x14a>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	68db      	ldr	r3, [r3, #12]
 8008412:	2b06      	cmp	r3, #6
 8008414:	d90b      	bls.n	800842e <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	430a      	orrs	r2, r1
 800842a:	601a      	str	r2, [r3, #0]
 800842c:	e007      	b.n	800843e <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800843c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	69da      	ldr	r2, [r3, #28]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008446:	431a      	orrs	r2, r3
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	431a      	orrs	r2, r3
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008450:	ea42 0103 	orr.w	r1, r2, r3
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	68da      	ldr	r2, [r3, #12]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	430a      	orrs	r2, r1
 800845e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008468:	431a      	orrs	r2, r3
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800846e:	431a      	orrs	r2, r3
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	699b      	ldr	r3, [r3, #24]
 8008474:	431a      	orrs	r2, r3
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	691b      	ldr	r3, [r3, #16]
 800847a:	431a      	orrs	r2, r3
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	695b      	ldr	r3, [r3, #20]
 8008480:	431a      	orrs	r2, r3
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6a1b      	ldr	r3, [r3, #32]
 8008486:	431a      	orrs	r2, r3
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	431a      	orrs	r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008492:	431a      	orrs	r2, r3
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	431a      	orrs	r2, r3
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800849e:	431a      	orrs	r2, r3
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084a4:	431a      	orrs	r2, r3
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084aa:	ea42 0103 	orr.w	r1, r2, r3
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	430a      	orrs	r2, r1
 80084b8:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d00a      	beq.n	80084dc <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	68db      	ldr	r3, [r3, #12]
 80084cc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	430a      	orrs	r2, r1
 80084da:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2200      	movs	r2, #0
 80084e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 80084ec:	2300      	movs	r3, #0
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3710      	adds	r7, #16
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	bf00      	nop
 80084f8:	46002000 	.word	0x46002000
 80084fc:	56002000 	.word	0x56002000
 8008500:	40013000 	.word	0x40013000
 8008504:	50013000 	.word	0x50013000
 8008508:	40003800 	.word	0x40003800
 800850c:	50003800 	.word	0x50003800

08008510 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b088      	sub	sp, #32
 8008514:	af02      	add	r7, sp, #8
 8008516:	60f8      	str	r0, [r7, #12]
 8008518:	60b9      	str	r1, [r7, #8]
 800851a:	603b      	str	r3, [r7, #0]
 800851c:	4613      	mov	r3, r2
 800851e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	3320      	adds	r3, #32
 8008526:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a90      	ldr	r2, [pc, #576]	@ (8008770 <HAL_SPI_Transmit+0x260>)
 800852e:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008530:	f7fa fa52 	bl	80029d8 <HAL_GetTick>
 8008534:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800853c:	b2db      	uxtb	r3, r3
 800853e:	2b01      	cmp	r3, #1
 8008540:	d001      	beq.n	8008546 <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 8008542:	2302      	movs	r3, #2
 8008544:	e1f4      	b.n	8008930 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d002      	beq.n	8008552 <HAL_SPI_Transmit+0x42>
 800854c:	88fb      	ldrh	r3, [r7, #6]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d101      	bne.n	8008556 <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 8008552:	2301      	movs	r3, #1
 8008554:	e1ec      	b.n	8008930 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800855c:	2b01      	cmp	r3, #1
 800855e:	d101      	bne.n	8008564 <HAL_SPI_Transmit+0x54>
 8008560:	2302      	movs	r3, #2
 8008562:	e1e5      	b.n	8008930 <HAL_SPI_Transmit+0x420>
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2203      	movs	r2, #3
 8008570:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2200      	movs	r2, #0
 8008578:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	68ba      	ldr	r2, [r7, #8]
 8008580:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	88fa      	ldrh	r2, [r7, #6]
 8008586:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	88fa      	ldrh	r2, [r7, #6]
 800858e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2200      	movs	r2, #0
 800859c:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2200      	movs	r2, #0
 80085ac:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2200      	movs	r2, #0
 80085b2:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80085bc:	d108      	bne.n	80085d0 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80085cc:	601a      	str	r2, [r3, #0]
 80085ce:	e009      	b.n	80085e4 <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80085e2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	0c1b      	lsrs	r3, r3, #16
 80085ec:	041b      	lsls	r3, r3, #16
 80085ee:	88f9      	ldrh	r1, [r7, #6]
 80085f0:	68fa      	ldr	r2, [r7, #12]
 80085f2:	6812      	ldr	r2, [r2, #0]
 80085f4:	430b      	orrs	r3, r1
 80085f6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	681a      	ldr	r2, [r3, #0]
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f042 0201 	orr.w	r2, r2, #1
 8008606:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	69db      	ldr	r3, [r3, #28]
 800860e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008612:	2b00      	cmp	r3, #0
 8008614:	d10c      	bne.n	8008630 <HAL_SPI_Transmit+0x120>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800861e:	d107      	bne.n	8008630 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	681a      	ldr	r2, [r3, #0]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800862e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	68db      	ldr	r3, [r3, #12]
 8008634:	2b0f      	cmp	r3, #15
 8008636:	d95b      	bls.n	80086f0 <HAL_SPI_Transmit+0x1e0>
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a4d      	ldr	r2, [pc, #308]	@ (8008774 <HAL_SPI_Transmit+0x264>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d04f      	beq.n	80086e2 <HAL_SPI_Transmit+0x1d2>
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a4c      	ldr	r2, [pc, #304]	@ (8008778 <HAL_SPI_Transmit+0x268>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d04a      	beq.n	80086e2 <HAL_SPI_Transmit+0x1d2>
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a4a      	ldr	r2, [pc, #296]	@ (800877c <HAL_SPI_Transmit+0x26c>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d045      	beq.n	80086e2 <HAL_SPI_Transmit+0x1d2>
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a49      	ldr	r2, [pc, #292]	@ (8008780 <HAL_SPI_Transmit+0x270>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d147      	bne.n	80086f0 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008660:	e03f      	b.n	80086e2 <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	695b      	ldr	r3, [r3, #20]
 8008668:	f003 0302 	and.w	r3, r3, #2
 800866c:	2b02      	cmp	r3, #2
 800866e:	d114      	bne.n	800869a <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	6812      	ldr	r2, [r2, #0]
 800867a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008680:	1d1a      	adds	r2, r3, #4
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800868c:	b29b      	uxth	r3, r3
 800868e:	3b01      	subs	r3, #1
 8008690:	b29a      	uxth	r2, r3
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008698:	e023      	b.n	80086e2 <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800869a:	f7fa f99d 	bl	80029d8 <HAL_GetTick>
 800869e:	4602      	mov	r2, r0
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	1ad3      	subs	r3, r2, r3
 80086a4:	683a      	ldr	r2, [r7, #0]
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d803      	bhi.n	80086b2 <HAL_SPI_Transmit+0x1a2>
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80086b0:	d102      	bne.n	80086b8 <HAL_SPI_Transmit+0x1a8>
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d114      	bne.n	80086e2 <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80086b8:	68f8      	ldr	r0, [r7, #12]
 80086ba:	f000 fb5d 	bl	8008d78 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2201      	movs	r2, #1
 80086d2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2200      	movs	r2, #0
 80086da:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80086de:	2303      	movs	r3, #3
 80086e0:	e126      	b.n	8008930 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d1b9      	bne.n	8008662 <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80086ee:	e0f9      	b.n	80088e4 <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	2b07      	cmp	r3, #7
 80086f6:	f240 80ee 	bls.w	80088d6 <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80086fa:	e067      	b.n	80087cc <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	695b      	ldr	r3, [r3, #20]
 8008702:	f003 0302 	and.w	r3, r3, #2
 8008706:	2b02      	cmp	r3, #2
 8008708:	d13c      	bne.n	8008784 <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008710:	b29b      	uxth	r3, r3
 8008712:	2b01      	cmp	r3, #1
 8008714:	d918      	bls.n	8008748 <HAL_SPI_Transmit+0x238>
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800871a:	2b00      	cmp	r3, #0
 800871c:	d014      	beq.n	8008748 <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	6812      	ldr	r2, [r2, #0]
 8008728:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800872e:	1d1a      	adds	r2, r3, #4
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800873a:	b29b      	uxth	r3, r3
 800873c:	3b02      	subs	r3, #2
 800873e:	b29a      	uxth	r2, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008746:	e041      	b.n	80087cc <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800874c:	881a      	ldrh	r2, [r3, #0]
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008756:	1c9a      	adds	r2, r3, #2
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008762:	b29b      	uxth	r3, r3
 8008764:	3b01      	subs	r3, #1
 8008766:	b29a      	uxth	r2, r3
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800876e:	e02d      	b.n	80087cc <HAL_SPI_Transmit+0x2bc>
 8008770:	46002000 	.word	0x46002000
 8008774:	40013000 	.word	0x40013000
 8008778:	50013000 	.word	0x50013000
 800877c:	40003800 	.word	0x40003800
 8008780:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008784:	f7fa f928 	bl	80029d8 <HAL_GetTick>
 8008788:	4602      	mov	r2, r0
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	1ad3      	subs	r3, r2, r3
 800878e:	683a      	ldr	r2, [r7, #0]
 8008790:	429a      	cmp	r2, r3
 8008792:	d803      	bhi.n	800879c <HAL_SPI_Transmit+0x28c>
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800879a:	d102      	bne.n	80087a2 <HAL_SPI_Transmit+0x292>
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d114      	bne.n	80087cc <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f000 fae8 	bl	8008d78 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2201      	movs	r2, #1
 80087bc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2200      	movs	r2, #0
 80087c4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80087c8:	2303      	movs	r3, #3
 80087ca:	e0b1      	b.n	8008930 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80087d2:	b29b      	uxth	r3, r3
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d191      	bne.n	80086fc <HAL_SPI_Transmit+0x1ec>
 80087d8:	e084      	b.n	80088e4 <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	695b      	ldr	r3, [r3, #20]
 80087e0:	f003 0302 	and.w	r3, r3, #2
 80087e4:	2b02      	cmp	r3, #2
 80087e6:	d152      	bne.n	800888e <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	2b03      	cmp	r3, #3
 80087f2:	d918      	bls.n	8008826 <HAL_SPI_Transmit+0x316>
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087f8:	2b40      	cmp	r3, #64	@ 0x40
 80087fa:	d914      	bls.n	8008826 <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	6812      	ldr	r2, [r2, #0]
 8008806:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800880c:	1d1a      	adds	r2, r3, #4
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008818:	b29b      	uxth	r3, r3
 800881a:	3b04      	subs	r3, #4
 800881c:	b29a      	uxth	r2, r3
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008824:	e057      	b.n	80088d6 <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800882c:	b29b      	uxth	r3, r3
 800882e:	2b01      	cmp	r3, #1
 8008830:	d917      	bls.n	8008862 <HAL_SPI_Transmit+0x352>
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008836:	2b00      	cmp	r3, #0
 8008838:	d013      	beq.n	8008862 <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800883e:	881a      	ldrh	r2, [r3, #0]
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008848:	1c9a      	adds	r2, r3, #2
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008854:	b29b      	uxth	r3, r3
 8008856:	3b02      	subs	r3, #2
 8008858:	b29a      	uxth	r2, r3
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008860:	e039      	b.n	80088d6 <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	3320      	adds	r3, #32
 800886c:	7812      	ldrb	r2, [r2, #0]
 800886e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008874:	1c5a      	adds	r2, r3, #1
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008880:	b29b      	uxth	r3, r3
 8008882:	3b01      	subs	r3, #1
 8008884:	b29a      	uxth	r2, r3
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800888c:	e023      	b.n	80088d6 <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800888e:	f7fa f8a3 	bl	80029d8 <HAL_GetTick>
 8008892:	4602      	mov	r2, r0
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	1ad3      	subs	r3, r2, r3
 8008898:	683a      	ldr	r2, [r7, #0]
 800889a:	429a      	cmp	r2, r3
 800889c:	d803      	bhi.n	80088a6 <HAL_SPI_Transmit+0x396>
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80088a4:	d102      	bne.n	80088ac <HAL_SPI_Transmit+0x39c>
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d114      	bne.n	80088d6 <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80088ac:	68f8      	ldr	r0, [r7, #12]
 80088ae:	f000 fa63 	bl	8008d78 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	2201      	movs	r2, #1
 80088c6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2200      	movs	r2, #0
 80088ce:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80088d2:	2303      	movs	r3, #3
 80088d4:	e02c      	b.n	8008930 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80088dc:	b29b      	uxth	r3, r3
 80088de:	2b00      	cmp	r3, #0
 80088e0:	f47f af7b 	bne.w	80087da <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	9300      	str	r3, [sp, #0]
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	2200      	movs	r2, #0
 80088ec:	2108      	movs	r1, #8
 80088ee:	68f8      	ldr	r0, [r7, #12]
 80088f0:	f000 fae2 	bl	8008eb8 <SPI_WaitOnFlagUntilTimeout>
 80088f4:	4603      	mov	r3, r0
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d007      	beq.n	800890a <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008900:	f043 0220 	orr.w	r2, r3, #32
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800890a:	68f8      	ldr	r0, [r7, #12]
 800890c:	f000 fa34 	bl	8008d78 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2200      	movs	r2, #0
 800891c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008926:	2b00      	cmp	r3, #0
 8008928:	d001      	beq.n	800892e <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 800892a:	2301      	movs	r3, #1
 800892c:	e000      	b.n	8008930 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 800892e:	2300      	movs	r3, #0
  }
}
 8008930:	4618      	mov	r0, r3
 8008932:	3718      	adds	r7, #24
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b08a      	sub	sp, #40	@ 0x28
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	691b      	ldr	r3, [r3, #16]
 8008946:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	695b      	ldr	r3, [r3, #20]
 800894e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8008950:	6a3a      	ldr	r2, [r7, #32]
 8008952:	69fb      	ldr	r3, [r7, #28]
 8008954:	4013      	ands	r3, r2
 8008956:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8008960:	2300      	movs	r3, #0
 8008962:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800896a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	3330      	adds	r3, #48	@ 0x30
 8008972:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008974:	69fb      	ldr	r3, [r7, #28]
 8008976:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800897a:	2b00      	cmp	r3, #0
 800897c:	d010      	beq.n	80089a0 <HAL_SPI_IRQHandler+0x68>
 800897e:	6a3b      	ldr	r3, [r7, #32]
 8008980:	f003 0308 	and.w	r3, r3, #8
 8008984:	2b00      	cmp	r3, #0
 8008986:	d00b      	beq.n	80089a0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	699a      	ldr	r2, [r3, #24]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008996:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f000 f9c9 	bl	8008d30 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800899e:	e19a      	b.n	8008cd6 <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80089a0:	69bb      	ldr	r3, [r7, #24]
 80089a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d113      	bne.n	80089d2 <HAL_SPI_IRQHandler+0x9a>
 80089aa:	69bb      	ldr	r3, [r7, #24]
 80089ac:	f003 0320 	and.w	r3, r3, #32
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d10e      	bne.n	80089d2 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d009      	beq.n	80089d2 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	4798      	blx	r3
    hspi->RxISR(hspi);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	4798      	blx	r3
    handled = 1UL;
 80089ce:	2301      	movs	r3, #1
 80089d0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d10f      	bne.n	80089fc <HAL_SPI_IRQHandler+0xc4>
 80089dc:	69bb      	ldr	r3, [r7, #24]
 80089de:	f003 0301 	and.w	r3, r3, #1
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d00a      	beq.n	80089fc <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80089e6:	69bb      	ldr	r3, [r7, #24]
 80089e8:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d105      	bne.n	80089fc <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	4798      	blx	r3
    handled = 1UL;
 80089f8:	2301      	movs	r3, #1
 80089fa:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80089fc:	69bb      	ldr	r3, [r7, #24]
 80089fe:	f003 0320 	and.w	r3, r3, #32
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d10f      	bne.n	8008a26 <HAL_SPI_IRQHandler+0xee>
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	f003 0302 	and.w	r3, r3, #2
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d00a      	beq.n	8008a26 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008a10:	69bb      	ldr	r3, [r7, #24]
 8008a12:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d105      	bne.n	8008a26 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	4798      	blx	r3
    handled = 1UL;
 8008a22:	2301      	movs	r3, #1
 8008a24:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
 8008a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	f040 814f 	bne.w	8008ccc <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8008a2e:	69bb      	ldr	r3, [r7, #24]
 8008a30:	f003 0308 	and.w	r3, r3, #8
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f000 808b 	beq.w	8008b50 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	699a      	ldr	r2, [r3, #24]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f042 0208 	orr.w	r2, r2, #8
 8008a48:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	699a      	ldr	r2, [r3, #24]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f042 0210 	orr.w	r2, r2, #16
 8008a58:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	699a      	ldr	r2, [r3, #24]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a68:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	691a      	ldr	r2, [r3, #16]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f022 0208 	bic.w	r2, r2, #8
 8008a78:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d13d      	bne.n	8008b04 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8008a88:	e036      	b.n	8008af8 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	68db      	ldr	r3, [r3, #12]
 8008a8e:	2b0f      	cmp	r3, #15
 8008a90:	d90b      	bls.n	8008aaa <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a9a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008a9c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008aa2:	1d1a      	adds	r2, r3, #4
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	66da      	str	r2, [r3, #108]	@ 0x6c
 8008aa8:	e01d      	b.n	8008ae6 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	68db      	ldr	r3, [r3, #12]
 8008aae:	2b07      	cmp	r3, #7
 8008ab0:	d90b      	bls.n	8008aca <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ab6:	68fa      	ldr	r2, [r7, #12]
 8008ab8:	8812      	ldrh	r2, [r2, #0]
 8008aba:	b292      	uxth	r2, r2
 8008abc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ac2:	1c9a      	adds	r2, r3, #2
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	66da      	str	r2, [r3, #108]	@ 0x6c
 8008ac8:	e00d      	b.n	8008ae6 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ad6:	7812      	ldrb	r2, [r2, #0]
 8008ad8:	b2d2      	uxtb	r2, r2
 8008ada:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ae0:	1c5a      	adds	r2, r3, #1
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	3b01      	subs	r3, #1
 8008af0:	b29a      	uxth	r2, r3
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008afe:	b29b      	uxth	r3, r3
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1c2      	bne.n	8008a8a <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 f937 	bl	8008d78 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2201      	movs	r2, #1
 8008b0e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d003      	beq.n	8008b24 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f8fd 	bl	8008d1c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008b22:	e0d8      	b.n	8008cd6 <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008b24:	7cfb      	ldrb	r3, [r7, #19]
 8008b26:	2b05      	cmp	r3, #5
 8008b28:	d103      	bne.n	8008b32 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f000 f8ec 	bl	8008d08 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8008b30:	e0ce      	b.n	8008cd0 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008b32:	7cfb      	ldrb	r3, [r7, #19]
 8008b34:	2b04      	cmp	r3, #4
 8008b36:	d103      	bne.n	8008b40 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 f8db 	bl	8008cf4 <HAL_SPI_RxCpltCallback>
    return;
 8008b3e:	e0c7      	b.n	8008cd0 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8008b40:	7cfb      	ldrb	r3, [r7, #19]
 8008b42:	2b03      	cmp	r3, #3
 8008b44:	f040 80c4 	bne.w	8008cd0 <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f000 f8c9 	bl	8008ce0 <HAL_SPI_TxCpltCallback>
    return;
 8008b4e:	e0bf      	b.n	8008cd0 <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8008b50:	69bb      	ldr	r3, [r7, #24]
 8008b52:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	f000 80bd 	beq.w	8008cd6 <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d00f      	beq.n	8008b86 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b6c:	f043 0204 	orr.w	r2, r3, #4
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	699a      	ldr	r2, [r3, #24]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b84:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00f      	beq.n	8008bb0 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b96:	f043 0201 	orr.w	r2, r3, #1
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	699a      	ldr	r2, [r3, #24]
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008bae:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8008bb0:	69bb      	ldr	r3, [r7, #24]
 8008bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00f      	beq.n	8008bda <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008bc0:	f043 0208 	orr.w	r2, r3, #8
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	699a      	ldr	r2, [r3, #24]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008bd8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8008bda:	69bb      	ldr	r3, [r7, #24]
 8008bdc:	f003 0320 	and.w	r3, r3, #32
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d00f      	beq.n	8008c04 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008bea:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	699a      	ldr	r2, [r3, #24]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f042 0220 	orr.w	r2, r2, #32
 8008c02:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d062      	beq.n	8008cd4 <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	681a      	ldr	r2, [r3, #0]
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f022 0201 	bic.w	r2, r2, #1
 8008c1c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	691b      	ldr	r3, [r3, #16]
 8008c24:	687a      	ldr	r2, [r7, #4]
 8008c26:	6812      	ldr	r2, [r2, #0]
 8008c28:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
 8008c2c:	f023 0303 	bic.w	r3, r3, #3
 8008c30:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008c38:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008c3c:	d13e      	bne.n	8008cbc <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	689a      	ldr	r2, [r3, #8]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008c4c:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d015      	beq.n	8008c84 <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c5e:	4a1f      	ldr	r2, [pc, #124]	@ (8008cdc <HAL_SPI_IRQHandler+0x3a4>)
 8008c60:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f7fa f81d 	bl	8002ca8 <HAL_DMA_Abort_IT>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d007      	beq.n	8008c84 <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c7a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d022      	beq.n	8008cd4 <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c94:	4a11      	ldr	r2, [pc, #68]	@ (8008cdc <HAL_SPI_IRQHandler+0x3a4>)
 8008c96:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f7fa f802 	bl	8002ca8 <HAL_DMA_Abort_IT>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d014      	beq.n	8008cd4 <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008cb0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008cba:	e00b      	b.n	8008cd4 <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 f829 	bl	8008d1c <HAL_SPI_ErrorCallback>
    return;
 8008cca:	e003      	b.n	8008cd4 <HAL_SPI_IRQHandler+0x39c>
    return;
 8008ccc:	bf00      	nop
 8008cce:	e002      	b.n	8008cd6 <HAL_SPI_IRQHandler+0x39e>
    return;
 8008cd0:	bf00      	nop
 8008cd2:	e000      	b.n	8008cd6 <HAL_SPI_IRQHandler+0x39e>
    return;
 8008cd4:	bf00      	nop
  }
}
 8008cd6:	3728      	adds	r7, #40	@ 0x28
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}
 8008cdc:	08008d45 	.word	0x08008d45

08008ce0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b083      	sub	sp, #12
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008ce8:	bf00      	nop
 8008cea:	370c      	adds	r7, #12
 8008cec:	46bd      	mov	sp, r7
 8008cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf2:	4770      	bx	lr

08008cf4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008cfc:	bf00      	nop
 8008cfe:	370c      	adds	r7, #12
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr

08008d08 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008d10:	bf00      	nop
 8008d12:	370c      	adds	r7, #12
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr

08008d1c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b083      	sub	sp, #12
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008d24:	bf00      	nop
 8008d26:	370c      	adds	r7, #12
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr

08008d30 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008d30:	b480      	push	{r7}
 8008d32:	b083      	sub	sp, #12
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8008d38:	bf00      	nop
 8008d3a:	370c      	adds	r7, #12
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr

08008d44 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b084      	sub	sp, #16
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d50:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2200      	movs	r2, #0
 8008d56:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2201      	movs	r2, #1
 8008d66:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008d6a:	68f8      	ldr	r0, [r7, #12]
 8008d6c:	f7ff ffd6 	bl	8008d1c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008d70:	bf00      	nop
 8008d72:	3710      	adds	r7, #16
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b085      	sub	sp, #20
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	695b      	ldr	r3, [r3, #20]
 8008d86:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	699a      	ldr	r2, [r3, #24]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f042 0208 	orr.w	r2, r2, #8
 8008d96:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	699a      	ldr	r2, [r3, #24]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f042 0210 	orr.w	r2, r2, #16
 8008da6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f022 0201 	bic.w	r2, r2, #1
 8008db6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	6812      	ldr	r2, [r2, #0]
 8008dc2:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8008dc6:	f023 0303 	bic.w	r3, r3, #3
 8008dca:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	689a      	ldr	r2, [r3, #8]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008dda:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	2b04      	cmp	r3, #4
 8008de6:	d014      	beq.n	8008e12 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f003 0320 	and.w	r3, r3, #32
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d00f      	beq.n	8008e12 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008df8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	699a      	ldr	r2, [r3, #24]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f042 0220 	orr.w	r2, r2, #32
 8008e10:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	2b03      	cmp	r3, #3
 8008e1c:	d014      	beq.n	8008e48 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d00f      	beq.n	8008e48 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e2e:	f043 0204 	orr.w	r2, r3, #4
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	699a      	ldr	r2, [r3, #24]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e46:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d00f      	beq.n	8008e72 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e58:	f043 0201 	orr.w	r2, r3, #1
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	699a      	ldr	r2, [r3, #24]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e70:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d00f      	beq.n	8008e9c <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e82:	f043 0208 	orr.w	r2, r3, #8
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	699a      	ldr	r2, [r3, #24]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e9a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8008eac:	bf00      	nop
 8008eae:	3714      	adds	r7, #20
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr

08008eb8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b084      	sub	sp, #16
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	60f8      	str	r0, [r7, #12]
 8008ec0:	60b9      	str	r1, [r7, #8]
 8008ec2:	603b      	str	r3, [r7, #0]
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008ec8:	e010      	b.n	8008eec <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008eca:	f7f9 fd85 	bl	80029d8 <HAL_GetTick>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	69bb      	ldr	r3, [r7, #24]
 8008ed2:	1ad3      	subs	r3, r2, r3
 8008ed4:	683a      	ldr	r2, [r7, #0]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d803      	bhi.n	8008ee2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ee0:	d102      	bne.n	8008ee8 <SPI_WaitOnFlagUntilTimeout+0x30>
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d101      	bne.n	8008eec <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008ee8:	2303      	movs	r3, #3
 8008eea:	e00f      	b.n	8008f0c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	695a      	ldr	r2, [r3, #20]
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	4013      	ands	r3, r2
 8008ef6:	68ba      	ldr	r2, [r7, #8]
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	bf0c      	ite	eq
 8008efc:	2301      	moveq	r3, #1
 8008efe:	2300      	movne	r3, #0
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	461a      	mov	r2, r3
 8008f04:	79fb      	ldrb	r3, [r7, #7]
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d0df      	beq.n	8008eca <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008f0a:	2300      	movs	r3, #0
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3710      	adds	r7, #16
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b085      	sub	sp, #20
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f20:	095b      	lsrs	r3, r3, #5
 8008f22:	3301      	adds	r3, #1
 8008f24:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	68db      	ldr	r3, [r3, #12]
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	3307      	adds	r3, #7
 8008f32:	08db      	lsrs	r3, r3, #3
 8008f34:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	68fa      	ldr	r2, [r7, #12]
 8008f3a:	fb02 f303 	mul.w	r3, r2, r3
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3714      	adds	r7, #20
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr

08008f4a <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8008f4a:	b480      	push	{r7}
 8008f4c:	b083      	sub	sp, #12
 8008f4e:	af00      	add	r7, sp, #0
 8008f50:	6078      	str	r0, [r7, #4]
 8008f52:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008f5a:	b2db      	uxtb	r3, r3
 8008f5c:	2b01      	cmp	r3, #1
 8008f5e:	d12e      	bne.n	8008fbe <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008f66:	2b01      	cmp	r3, #1
 8008f68:	d101      	bne.n	8008f6e <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8008f6a:	2302      	movs	r3, #2
 8008f6c:	e028      	b.n	8008fc0 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2201      	movs	r2, #1
 8008f72:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2202      	movs	r2, #2
 8008f7a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f022 0201 	bic.w	r2, r2, #1
 8008f8c:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	681a      	ldr	r2, [r3, #0]
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8008f9a:	ea42 0103 	orr.w	r1, r2, r3
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	689a      	ldr	r2, [r3, #8]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	430a      	orrs	r2, r1
 8008fa8:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2201      	movs	r2, #1
 8008fae:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	e000      	b.n	8008fc0 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8008fbe:	2301      	movs	r3, #1
  }
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr

08008fcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b082      	sub	sp, #8
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d101      	bne.n	8008fde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	e049      	b.n	8009072 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d106      	bne.n	8008ff8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2200      	movs	r2, #0
 8008fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f7f9 fa58 	bl	80024a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2202      	movs	r2, #2
 8008ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681a      	ldr	r2, [r3, #0]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	3304      	adds	r3, #4
 8009008:	4619      	mov	r1, r3
 800900a:	4610      	mov	r0, r2
 800900c:	f000 fbe8 	bl	80097e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2201      	movs	r2, #1
 8009014:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2201      	movs	r2, #1
 800901c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2201      	movs	r2, #1
 8009024:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2201      	movs	r2, #1
 800902c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2201      	movs	r2, #1
 8009044:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2201      	movs	r2, #1
 800904c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2201      	movs	r2, #1
 800905c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009070:	2300      	movs	r3, #0
}
 8009072:	4618      	mov	r0, r3
 8009074:	3708      	adds	r7, #8
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
	...

0800907c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800907c:	b480      	push	{r7}
 800907e:	b085      	sub	sp, #20
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800908a:	b2db      	uxtb	r3, r3
 800908c:	2b01      	cmp	r3, #1
 800908e:	d001      	beq.n	8009094 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009090:	2301      	movs	r3, #1
 8009092:	e06a      	b.n	800916a <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2202      	movs	r2, #2
 8009098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a35      	ldr	r2, [pc, #212]	@ (8009178 <HAL_TIM_Base_Start+0xfc>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d040      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a34      	ldr	r2, [pc, #208]	@ (800917c <HAL_TIM_Base_Start+0x100>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d03b      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090b8:	d036      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80090c2:	d031      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a2d      	ldr	r2, [pc, #180]	@ (8009180 <HAL_TIM_Base_Start+0x104>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d02c      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a2c      	ldr	r2, [pc, #176]	@ (8009184 <HAL_TIM_Base_Start+0x108>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d027      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a2a      	ldr	r2, [pc, #168]	@ (8009188 <HAL_TIM_Base_Start+0x10c>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d022      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a29      	ldr	r2, [pc, #164]	@ (800918c <HAL_TIM_Base_Start+0x110>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d01d      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a27      	ldr	r2, [pc, #156]	@ (8009190 <HAL_TIM_Base_Start+0x114>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d018      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a26      	ldr	r2, [pc, #152]	@ (8009194 <HAL_TIM_Base_Start+0x118>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d013      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a24      	ldr	r2, [pc, #144]	@ (8009198 <HAL_TIM_Base_Start+0x11c>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d00e      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a23      	ldr	r2, [pc, #140]	@ (800919c <HAL_TIM_Base_Start+0x120>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d009      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a21      	ldr	r2, [pc, #132]	@ (80091a0 <HAL_TIM_Base_Start+0x124>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d004      	beq.n	8009128 <HAL_TIM_Base_Start+0xac>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a20      	ldr	r2, [pc, #128]	@ (80091a4 <HAL_TIM_Base_Start+0x128>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d115      	bne.n	8009154 <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	689a      	ldr	r2, [r3, #8]
 800912e:	4b1e      	ldr	r3, [pc, #120]	@ (80091a8 <HAL_TIM_Base_Start+0x12c>)
 8009130:	4013      	ands	r3, r2
 8009132:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	2b06      	cmp	r3, #6
 8009138:	d015      	beq.n	8009166 <HAL_TIM_Base_Start+0xea>
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009140:	d011      	beq.n	8009166 <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f042 0201 	orr.w	r2, r2, #1
 8009150:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009152:	e008      	b.n	8009166 <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	681a      	ldr	r2, [r3, #0]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f042 0201 	orr.w	r2, r2, #1
 8009162:	601a      	str	r2, [r3, #0]
 8009164:	e000      	b.n	8009168 <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009166:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009168:	2300      	movs	r3, #0
}
 800916a:	4618      	mov	r0, r3
 800916c:	3714      	adds	r7, #20
 800916e:	46bd      	mov	sp, r7
 8009170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009174:	4770      	bx	lr
 8009176:	bf00      	nop
 8009178:	40012c00 	.word	0x40012c00
 800917c:	50012c00 	.word	0x50012c00
 8009180:	40000400 	.word	0x40000400
 8009184:	50000400 	.word	0x50000400
 8009188:	40000800 	.word	0x40000800
 800918c:	50000800 	.word	0x50000800
 8009190:	40000c00 	.word	0x40000c00
 8009194:	50000c00 	.word	0x50000c00
 8009198:	40013400 	.word	0x40013400
 800919c:	50013400 	.word	0x50013400
 80091a0:	40014000 	.word	0x40014000
 80091a4:	50014000 	.word	0x50014000
 80091a8:	00010007 	.word	0x00010007

080091ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b085      	sub	sp, #20
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80091ba:	b2db      	uxtb	r3, r3
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d001      	beq.n	80091c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	e072      	b.n	80092aa <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2202      	movs	r2, #2
 80091c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	68da      	ldr	r2, [r3, #12]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f042 0201 	orr.w	r2, r2, #1
 80091da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a35      	ldr	r2, [pc, #212]	@ (80092b8 <HAL_TIM_Base_Start_IT+0x10c>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d040      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4a34      	ldr	r2, [pc, #208]	@ (80092bc <HAL_TIM_Base_Start_IT+0x110>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d03b      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091f8:	d036      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009202:	d031      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a2d      	ldr	r2, [pc, #180]	@ (80092c0 <HAL_TIM_Base_Start_IT+0x114>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d02c      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4a2c      	ldr	r2, [pc, #176]	@ (80092c4 <HAL_TIM_Base_Start_IT+0x118>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d027      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a2a      	ldr	r2, [pc, #168]	@ (80092c8 <HAL_TIM_Base_Start_IT+0x11c>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d022      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4a29      	ldr	r2, [pc, #164]	@ (80092cc <HAL_TIM_Base_Start_IT+0x120>)
 8009228:	4293      	cmp	r3, r2
 800922a:	d01d      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a27      	ldr	r2, [pc, #156]	@ (80092d0 <HAL_TIM_Base_Start_IT+0x124>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d018      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a26      	ldr	r2, [pc, #152]	@ (80092d4 <HAL_TIM_Base_Start_IT+0x128>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d013      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a24      	ldr	r2, [pc, #144]	@ (80092d8 <HAL_TIM_Base_Start_IT+0x12c>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d00e      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a23      	ldr	r2, [pc, #140]	@ (80092dc <HAL_TIM_Base_Start_IT+0x130>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d009      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a21      	ldr	r2, [pc, #132]	@ (80092e0 <HAL_TIM_Base_Start_IT+0x134>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d004      	beq.n	8009268 <HAL_TIM_Base_Start_IT+0xbc>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a20      	ldr	r2, [pc, #128]	@ (80092e4 <HAL_TIM_Base_Start_IT+0x138>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d115      	bne.n	8009294 <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	689a      	ldr	r2, [r3, #8]
 800926e:	4b1e      	ldr	r3, [pc, #120]	@ (80092e8 <HAL_TIM_Base_Start_IT+0x13c>)
 8009270:	4013      	ands	r3, r2
 8009272:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2b06      	cmp	r3, #6
 8009278:	d015      	beq.n	80092a6 <HAL_TIM_Base_Start_IT+0xfa>
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009280:	d011      	beq.n	80092a6 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	681a      	ldr	r2, [r3, #0]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f042 0201 	orr.w	r2, r2, #1
 8009290:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009292:	e008      	b.n	80092a6 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f042 0201 	orr.w	r2, r2, #1
 80092a2:	601a      	str	r2, [r3, #0]
 80092a4:	e000      	b.n	80092a8 <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80092a8:	2300      	movs	r3, #0
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3714      	adds	r7, #20
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr
 80092b6:	bf00      	nop
 80092b8:	40012c00 	.word	0x40012c00
 80092bc:	50012c00 	.word	0x50012c00
 80092c0:	40000400 	.word	0x40000400
 80092c4:	50000400 	.word	0x50000400
 80092c8:	40000800 	.word	0x40000800
 80092cc:	50000800 	.word	0x50000800
 80092d0:	40000c00 	.word	0x40000c00
 80092d4:	50000c00 	.word	0x50000c00
 80092d8:	40013400 	.word	0x40013400
 80092dc:	50013400 	.word	0x50013400
 80092e0:	40014000 	.word	0x40014000
 80092e4:	50014000 	.word	0x50014000
 80092e8:	00010007 	.word	0x00010007

080092ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b084      	sub	sp, #16
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	68db      	ldr	r3, [r3, #12]
 80092fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	691b      	ldr	r3, [r3, #16]
 8009302:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	f003 0302 	and.w	r3, r3, #2
 800930a:	2b00      	cmp	r3, #0
 800930c:	d020      	beq.n	8009350 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	f003 0302 	and.w	r3, r3, #2
 8009314:	2b00      	cmp	r3, #0
 8009316:	d01b      	beq.n	8009350 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f06f 0202 	mvn.w	r2, #2
 8009320:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2201      	movs	r2, #1
 8009326:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	699b      	ldr	r3, [r3, #24]
 800932e:	f003 0303 	and.w	r3, r3, #3
 8009332:	2b00      	cmp	r3, #0
 8009334:	d003      	beq.n	800933e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f000 fa34 	bl	80097a4 <HAL_TIM_IC_CaptureCallback>
 800933c:	e005      	b.n	800934a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f000 fa26 	bl	8009790 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f000 fa37 	bl	80097b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2200      	movs	r2, #0
 800934e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	f003 0304 	and.w	r3, r3, #4
 8009356:	2b00      	cmp	r3, #0
 8009358:	d020      	beq.n	800939c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f003 0304 	and.w	r3, r3, #4
 8009360:	2b00      	cmp	r3, #0
 8009362:	d01b      	beq.n	800939c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f06f 0204 	mvn.w	r2, #4
 800936c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2202      	movs	r2, #2
 8009372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	699b      	ldr	r3, [r3, #24]
 800937a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800937e:	2b00      	cmp	r3, #0
 8009380:	d003      	beq.n	800938a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 fa0e 	bl	80097a4 <HAL_TIM_IC_CaptureCallback>
 8009388:	e005      	b.n	8009396 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f000 fa00 	bl	8009790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 fa11 	bl	80097b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2200      	movs	r2, #0
 800939a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	f003 0308 	and.w	r3, r3, #8
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d020      	beq.n	80093e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f003 0308 	and.w	r3, r3, #8
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d01b      	beq.n	80093e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f06f 0208 	mvn.w	r2, #8
 80093b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2204      	movs	r2, #4
 80093be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	69db      	ldr	r3, [r3, #28]
 80093c6:	f003 0303 	and.w	r3, r3, #3
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d003      	beq.n	80093d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 f9e8 	bl	80097a4 <HAL_TIM_IC_CaptureCallback>
 80093d4:	e005      	b.n	80093e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f000 f9da 	bl	8009790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 f9eb 	bl	80097b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	f003 0310 	and.w	r3, r3, #16
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d020      	beq.n	8009434 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	f003 0310 	and.w	r3, r3, #16
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d01b      	beq.n	8009434 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f06f 0210 	mvn.w	r2, #16
 8009404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2208      	movs	r2, #8
 800940a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	69db      	ldr	r3, [r3, #28]
 8009412:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009416:	2b00      	cmp	r3, #0
 8009418:	d003      	beq.n	8009422 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 f9c2 	bl	80097a4 <HAL_TIM_IC_CaptureCallback>
 8009420:	e005      	b.n	800942e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f000 f9b4 	bl	8009790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 f9c5 	bl	80097b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2200      	movs	r2, #0
 8009432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	f003 0301 	and.w	r3, r3, #1
 800943a:	2b00      	cmp	r3, #0
 800943c:	d00c      	beq.n	8009458 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f003 0301 	and.w	r3, r3, #1
 8009444:	2b00      	cmp	r3, #0
 8009446:	d007      	beq.n	8009458 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f06f 0201 	mvn.w	r2, #1
 8009450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f7f8 fa16 	bl	8001884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800945e:	2b00      	cmp	r3, #0
 8009460:	d104      	bne.n	800946c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00c      	beq.n	8009486 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009472:	2b00      	cmp	r3, #0
 8009474:	d007      	beq.n	8009486 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800947e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f000 fc77 	bl	8009d74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009486:	68bb      	ldr	r3, [r7, #8]
 8009488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800948c:	2b00      	cmp	r3, #0
 800948e:	d00c      	beq.n	80094aa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009496:	2b00      	cmp	r3, #0
 8009498:	d007      	beq.n	80094aa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80094a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f000 fc6f 	bl	8009d88 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d00c      	beq.n	80094ce <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d007      	beq.n	80094ce <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80094c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f000 f97f 	bl	80097cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	f003 0320 	and.w	r3, r3, #32
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d00c      	beq.n	80094f2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	f003 0320 	and.w	r3, r3, #32
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d007      	beq.n	80094f2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f06f 0220 	mvn.w	r2, #32
 80094ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f000 fc37 	bl	8009d60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d00c      	beq.n	8009516 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009502:	2b00      	cmp	r3, #0
 8009504:	d007      	beq.n	8009516 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800950e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f000 fc43 	bl	8009d9c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800951c:	2b00      	cmp	r3, #0
 800951e:	d00c      	beq.n	800953a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009526:	2b00      	cmp	r3, #0
 8009528:	d007      	beq.n	800953a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8009532:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f000 fc3b 	bl	8009db0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009540:	2b00      	cmp	r3, #0
 8009542:	d00c      	beq.n	800955e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800954a:	2b00      	cmp	r3, #0
 800954c:	d007      	beq.n	800955e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8009556:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f000 fc33 	bl	8009dc4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009564:	2b00      	cmp	r3, #0
 8009566:	d00c      	beq.n	8009582 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800956e:	2b00      	cmp	r3, #0
 8009570:	d007      	beq.n	8009582 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800957a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f000 fc2b 	bl	8009dd8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009582:	bf00      	nop
 8009584:	3710      	adds	r7, #16
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}
	...

0800958c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b084      	sub	sp, #16
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009596:	2300      	movs	r3, #0
 8009598:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d101      	bne.n	80095a8 <HAL_TIM_ConfigClockSource+0x1c>
 80095a4:	2302      	movs	r3, #2
 80095a6:	e0e6      	b.n	8009776 <HAL_TIM_ConfigClockSource+0x1ea>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2201      	movs	r2, #1
 80095ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2202      	movs	r2, #2
 80095b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80095c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80095ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80095d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	68ba      	ldr	r2, [r7, #8]
 80095da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a67      	ldr	r2, [pc, #412]	@ (8009780 <HAL_TIM_ConfigClockSource+0x1f4>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	f000 80b1 	beq.w	800974a <HAL_TIM_ConfigClockSource+0x1be>
 80095e8:	4a65      	ldr	r2, [pc, #404]	@ (8009780 <HAL_TIM_ConfigClockSource+0x1f4>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	f200 80b6 	bhi.w	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 80095f0:	4a64      	ldr	r2, [pc, #400]	@ (8009784 <HAL_TIM_ConfigClockSource+0x1f8>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	f000 80a9 	beq.w	800974a <HAL_TIM_ConfigClockSource+0x1be>
 80095f8:	4a62      	ldr	r2, [pc, #392]	@ (8009784 <HAL_TIM_ConfigClockSource+0x1f8>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	f200 80ae 	bhi.w	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 8009600:	4a61      	ldr	r2, [pc, #388]	@ (8009788 <HAL_TIM_ConfigClockSource+0x1fc>)
 8009602:	4293      	cmp	r3, r2
 8009604:	f000 80a1 	beq.w	800974a <HAL_TIM_ConfigClockSource+0x1be>
 8009608:	4a5f      	ldr	r2, [pc, #380]	@ (8009788 <HAL_TIM_ConfigClockSource+0x1fc>)
 800960a:	4293      	cmp	r3, r2
 800960c:	f200 80a6 	bhi.w	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 8009610:	4a5e      	ldr	r2, [pc, #376]	@ (800978c <HAL_TIM_ConfigClockSource+0x200>)
 8009612:	4293      	cmp	r3, r2
 8009614:	f000 8099 	beq.w	800974a <HAL_TIM_ConfigClockSource+0x1be>
 8009618:	4a5c      	ldr	r2, [pc, #368]	@ (800978c <HAL_TIM_ConfigClockSource+0x200>)
 800961a:	4293      	cmp	r3, r2
 800961c:	f200 809e 	bhi.w	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 8009620:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009624:	f000 8091 	beq.w	800974a <HAL_TIM_ConfigClockSource+0x1be>
 8009628:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800962c:	f200 8096 	bhi.w	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 8009630:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009634:	f000 8089 	beq.w	800974a <HAL_TIM_ConfigClockSource+0x1be>
 8009638:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800963c:	f200 808e 	bhi.w	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 8009640:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009644:	d03e      	beq.n	80096c4 <HAL_TIM_ConfigClockSource+0x138>
 8009646:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800964a:	f200 8087 	bhi.w	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 800964e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009652:	f000 8086 	beq.w	8009762 <HAL_TIM_ConfigClockSource+0x1d6>
 8009656:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800965a:	d87f      	bhi.n	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 800965c:	2b70      	cmp	r3, #112	@ 0x70
 800965e:	d01a      	beq.n	8009696 <HAL_TIM_ConfigClockSource+0x10a>
 8009660:	2b70      	cmp	r3, #112	@ 0x70
 8009662:	d87b      	bhi.n	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 8009664:	2b60      	cmp	r3, #96	@ 0x60
 8009666:	d050      	beq.n	800970a <HAL_TIM_ConfigClockSource+0x17e>
 8009668:	2b60      	cmp	r3, #96	@ 0x60
 800966a:	d877      	bhi.n	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 800966c:	2b50      	cmp	r3, #80	@ 0x50
 800966e:	d03c      	beq.n	80096ea <HAL_TIM_ConfigClockSource+0x15e>
 8009670:	2b50      	cmp	r3, #80	@ 0x50
 8009672:	d873      	bhi.n	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 8009674:	2b40      	cmp	r3, #64	@ 0x40
 8009676:	d058      	beq.n	800972a <HAL_TIM_ConfigClockSource+0x19e>
 8009678:	2b40      	cmp	r3, #64	@ 0x40
 800967a:	d86f      	bhi.n	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 800967c:	2b30      	cmp	r3, #48	@ 0x30
 800967e:	d064      	beq.n	800974a <HAL_TIM_ConfigClockSource+0x1be>
 8009680:	2b30      	cmp	r3, #48	@ 0x30
 8009682:	d86b      	bhi.n	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 8009684:	2b20      	cmp	r3, #32
 8009686:	d060      	beq.n	800974a <HAL_TIM_ConfigClockSource+0x1be>
 8009688:	2b20      	cmp	r3, #32
 800968a:	d867      	bhi.n	800975c <HAL_TIM_ConfigClockSource+0x1d0>
 800968c:	2b00      	cmp	r3, #0
 800968e:	d05c      	beq.n	800974a <HAL_TIM_ConfigClockSource+0x1be>
 8009690:	2b10      	cmp	r3, #16
 8009692:	d05a      	beq.n	800974a <HAL_TIM_ConfigClockSource+0x1be>
 8009694:	e062      	b.n	800975c <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80096a6:	f000 fa78 	bl	8009b9a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	689b      	ldr	r3, [r3, #8]
 80096b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80096b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	68ba      	ldr	r2, [r7, #8]
 80096c0:	609a      	str	r2, [r3, #8]
      break;
 80096c2:	e04f      	b.n	8009764 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80096d4:	f000 fa61 	bl	8009b9a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	689a      	ldr	r2, [r3, #8]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80096e6:	609a      	str	r2, [r3, #8]
      break;
 80096e8:	e03c      	b.n	8009764 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80096f6:	461a      	mov	r2, r3
 80096f8:	f000 f972 	bl	80099e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	2150      	movs	r1, #80	@ 0x50
 8009702:	4618      	mov	r0, r3
 8009704:	f000 fa2c 	bl	8009b60 <TIM_ITRx_SetConfig>
      break;
 8009708:	e02c      	b.n	8009764 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009716:	461a      	mov	r2, r3
 8009718:	f000 f9d4 	bl	8009ac4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	2160      	movs	r1, #96	@ 0x60
 8009722:	4618      	mov	r0, r3
 8009724:	f000 fa1c 	bl	8009b60 <TIM_ITRx_SetConfig>
      break;
 8009728:	e01c      	b.n	8009764 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009736:	461a      	mov	r2, r3
 8009738:	f000 f952 	bl	80099e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	2140      	movs	r1, #64	@ 0x40
 8009742:	4618      	mov	r0, r3
 8009744:	f000 fa0c 	bl	8009b60 <TIM_ITRx_SetConfig>
      break;
 8009748:	e00c      	b.n	8009764 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681a      	ldr	r2, [r3, #0]
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4619      	mov	r1, r3
 8009754:	4610      	mov	r0, r2
 8009756:	f000 fa03 	bl	8009b60 <TIM_ITRx_SetConfig>
      break;
 800975a:	e003      	b.n	8009764 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800975c:	2301      	movs	r3, #1
 800975e:	73fb      	strb	r3, [r7, #15]
      break;
 8009760:	e000      	b.n	8009764 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 8009762:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2201      	movs	r2, #1
 8009768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2200      	movs	r2, #0
 8009770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009774:	7bfb      	ldrb	r3, [r7, #15]
}
 8009776:	4618      	mov	r0, r3
 8009778:	3710      	adds	r7, #16
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
 800977e:	bf00      	nop
 8009780:	00100070 	.word	0x00100070
 8009784:	00100040 	.word	0x00100040
 8009788:	00100030 	.word	0x00100030
 800978c:	00100020 	.word	0x00100020

08009790 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009790:	b480      	push	{r7}
 8009792:	b083      	sub	sp, #12
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009798:	bf00      	nop
 800979a:	370c      	adds	r7, #12
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr

080097a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b083      	sub	sp, #12
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80097ac:	bf00      	nop
 80097ae:	370c      	adds	r7, #12
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr

080097b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80097b8:	b480      	push	{r7}
 80097ba:	b083      	sub	sp, #12
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80097c0:	bf00      	nop
 80097c2:	370c      	adds	r7, #12
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr

080097cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b083      	sub	sp, #12
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80097d4:	bf00      	nop
 80097d6:	370c      	adds	r7, #12
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr

080097e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80097e0:	b480      	push	{r7}
 80097e2:	b085      	sub	sp, #20
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	4a6b      	ldr	r2, [pc, #428]	@ (80099a0 <TIM_Base_SetConfig+0x1c0>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d02b      	beq.n	8009850 <TIM_Base_SetConfig+0x70>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	4a6a      	ldr	r2, [pc, #424]	@ (80099a4 <TIM_Base_SetConfig+0x1c4>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d027      	beq.n	8009850 <TIM_Base_SetConfig+0x70>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009806:	d023      	beq.n	8009850 <TIM_Base_SetConfig+0x70>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800980e:	d01f      	beq.n	8009850 <TIM_Base_SetConfig+0x70>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	4a65      	ldr	r2, [pc, #404]	@ (80099a8 <TIM_Base_SetConfig+0x1c8>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d01b      	beq.n	8009850 <TIM_Base_SetConfig+0x70>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	4a64      	ldr	r2, [pc, #400]	@ (80099ac <TIM_Base_SetConfig+0x1cc>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d017      	beq.n	8009850 <TIM_Base_SetConfig+0x70>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	4a63      	ldr	r2, [pc, #396]	@ (80099b0 <TIM_Base_SetConfig+0x1d0>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d013      	beq.n	8009850 <TIM_Base_SetConfig+0x70>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	4a62      	ldr	r2, [pc, #392]	@ (80099b4 <TIM_Base_SetConfig+0x1d4>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d00f      	beq.n	8009850 <TIM_Base_SetConfig+0x70>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	4a61      	ldr	r2, [pc, #388]	@ (80099b8 <TIM_Base_SetConfig+0x1d8>)
 8009834:	4293      	cmp	r3, r2
 8009836:	d00b      	beq.n	8009850 <TIM_Base_SetConfig+0x70>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a60      	ldr	r2, [pc, #384]	@ (80099bc <TIM_Base_SetConfig+0x1dc>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d007      	beq.n	8009850 <TIM_Base_SetConfig+0x70>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	4a5f      	ldr	r2, [pc, #380]	@ (80099c0 <TIM_Base_SetConfig+0x1e0>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d003      	beq.n	8009850 <TIM_Base_SetConfig+0x70>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	4a5e      	ldr	r2, [pc, #376]	@ (80099c4 <TIM_Base_SetConfig+0x1e4>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d108      	bne.n	8009862 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009856:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	685b      	ldr	r3, [r3, #4]
 800985c:	68fa      	ldr	r2, [r7, #12]
 800985e:	4313      	orrs	r3, r2
 8009860:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	4a4e      	ldr	r2, [pc, #312]	@ (80099a0 <TIM_Base_SetConfig+0x1c0>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d043      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	4a4d      	ldr	r2, [pc, #308]	@ (80099a4 <TIM_Base_SetConfig+0x1c4>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d03f      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009878:	d03b      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009880:	d037      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	4a48      	ldr	r2, [pc, #288]	@ (80099a8 <TIM_Base_SetConfig+0x1c8>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d033      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	4a47      	ldr	r2, [pc, #284]	@ (80099ac <TIM_Base_SetConfig+0x1cc>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d02f      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	4a46      	ldr	r2, [pc, #280]	@ (80099b0 <TIM_Base_SetConfig+0x1d0>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d02b      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	4a45      	ldr	r2, [pc, #276]	@ (80099b4 <TIM_Base_SetConfig+0x1d4>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d027      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	4a44      	ldr	r2, [pc, #272]	@ (80099b8 <TIM_Base_SetConfig+0x1d8>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d023      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	4a43      	ldr	r2, [pc, #268]	@ (80099bc <TIM_Base_SetConfig+0x1dc>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d01f      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	4a42      	ldr	r2, [pc, #264]	@ (80099c0 <TIM_Base_SetConfig+0x1e0>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d01b      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	4a41      	ldr	r2, [pc, #260]	@ (80099c4 <TIM_Base_SetConfig+0x1e4>)
 80098be:	4293      	cmp	r3, r2
 80098c0:	d017      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	4a40      	ldr	r2, [pc, #256]	@ (80099c8 <TIM_Base_SetConfig+0x1e8>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d013      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	4a3f      	ldr	r2, [pc, #252]	@ (80099cc <TIM_Base_SetConfig+0x1ec>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d00f      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	4a3e      	ldr	r2, [pc, #248]	@ (80099d0 <TIM_Base_SetConfig+0x1f0>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d00b      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	4a3d      	ldr	r2, [pc, #244]	@ (80099d4 <TIM_Base_SetConfig+0x1f4>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d007      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	4a3c      	ldr	r2, [pc, #240]	@ (80099d8 <TIM_Base_SetConfig+0x1f8>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d003      	beq.n	80098f2 <TIM_Base_SetConfig+0x112>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	4a3b      	ldr	r2, [pc, #236]	@ (80099dc <TIM_Base_SetConfig+0x1fc>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d108      	bne.n	8009904 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80098f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	68db      	ldr	r3, [r3, #12]
 80098fe:	68fa      	ldr	r2, [r7, #12]
 8009900:	4313      	orrs	r3, r2
 8009902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	695b      	ldr	r3, [r3, #20]
 800990e:	4313      	orrs	r3, r2
 8009910:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	689a      	ldr	r2, [r3, #8]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	681a      	ldr	r2, [r3, #0]
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	4a1e      	ldr	r2, [pc, #120]	@ (80099a0 <TIM_Base_SetConfig+0x1c0>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d023      	beq.n	8009972 <TIM_Base_SetConfig+0x192>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4a1d      	ldr	r2, [pc, #116]	@ (80099a4 <TIM_Base_SetConfig+0x1c4>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d01f      	beq.n	8009972 <TIM_Base_SetConfig+0x192>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	4a22      	ldr	r2, [pc, #136]	@ (80099c0 <TIM_Base_SetConfig+0x1e0>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d01b      	beq.n	8009972 <TIM_Base_SetConfig+0x192>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	4a21      	ldr	r2, [pc, #132]	@ (80099c4 <TIM_Base_SetConfig+0x1e4>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d017      	beq.n	8009972 <TIM_Base_SetConfig+0x192>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a20      	ldr	r2, [pc, #128]	@ (80099c8 <TIM_Base_SetConfig+0x1e8>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d013      	beq.n	8009972 <TIM_Base_SetConfig+0x192>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a1f      	ldr	r2, [pc, #124]	@ (80099cc <TIM_Base_SetConfig+0x1ec>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d00f      	beq.n	8009972 <TIM_Base_SetConfig+0x192>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a1e      	ldr	r2, [pc, #120]	@ (80099d0 <TIM_Base_SetConfig+0x1f0>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d00b      	beq.n	8009972 <TIM_Base_SetConfig+0x192>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a1d      	ldr	r2, [pc, #116]	@ (80099d4 <TIM_Base_SetConfig+0x1f4>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d007      	beq.n	8009972 <TIM_Base_SetConfig+0x192>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	4a1c      	ldr	r2, [pc, #112]	@ (80099d8 <TIM_Base_SetConfig+0x1f8>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d003      	beq.n	8009972 <TIM_Base_SetConfig+0x192>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	4a1b      	ldr	r2, [pc, #108]	@ (80099dc <TIM_Base_SetConfig+0x1fc>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d103      	bne.n	800997a <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	691a      	ldr	r2, [r3, #16]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f043 0204 	orr.w	r2, r3, #4
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2201      	movs	r2, #1
 800998a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	68fa      	ldr	r2, [r7, #12]
 8009990:	601a      	str	r2, [r3, #0]
}
 8009992:	bf00      	nop
 8009994:	3714      	adds	r7, #20
 8009996:	46bd      	mov	sp, r7
 8009998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999c:	4770      	bx	lr
 800999e:	bf00      	nop
 80099a0:	40012c00 	.word	0x40012c00
 80099a4:	50012c00 	.word	0x50012c00
 80099a8:	40000400 	.word	0x40000400
 80099ac:	50000400 	.word	0x50000400
 80099b0:	40000800 	.word	0x40000800
 80099b4:	50000800 	.word	0x50000800
 80099b8:	40000c00 	.word	0x40000c00
 80099bc:	50000c00 	.word	0x50000c00
 80099c0:	40013400 	.word	0x40013400
 80099c4:	50013400 	.word	0x50013400
 80099c8:	40014000 	.word	0x40014000
 80099cc:	50014000 	.word	0x50014000
 80099d0:	40014400 	.word	0x40014400
 80099d4:	50014400 	.word	0x50014400
 80099d8:	40014800 	.word	0x40014800
 80099dc:	50014800 	.word	0x50014800

080099e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80099e0:	b480      	push	{r7}
 80099e2:	b087      	sub	sp, #28
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	60f8      	str	r0, [r7, #12]
 80099e8:	60b9      	str	r1, [r7, #8]
 80099ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	6a1b      	ldr	r3, [r3, #32]
 80099f0:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	6a1b      	ldr	r3, [r3, #32]
 80099f6:	f023 0201 	bic.w	r2, r3, #1
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	4a26      	ldr	r2, [pc, #152]	@ (8009a9c <TIM_TI1_ConfigInputStage+0xbc>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d023      	beq.n	8009a4e <TIM_TI1_ConfigInputStage+0x6e>
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	4a25      	ldr	r2, [pc, #148]	@ (8009aa0 <TIM_TI1_ConfigInputStage+0xc0>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d01f      	beq.n	8009a4e <TIM_TI1_ConfigInputStage+0x6e>
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	4a24      	ldr	r2, [pc, #144]	@ (8009aa4 <TIM_TI1_ConfigInputStage+0xc4>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d01b      	beq.n	8009a4e <TIM_TI1_ConfigInputStage+0x6e>
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	4a23      	ldr	r2, [pc, #140]	@ (8009aa8 <TIM_TI1_ConfigInputStage+0xc8>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d017      	beq.n	8009a4e <TIM_TI1_ConfigInputStage+0x6e>
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	4a22      	ldr	r2, [pc, #136]	@ (8009aac <TIM_TI1_ConfigInputStage+0xcc>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d013      	beq.n	8009a4e <TIM_TI1_ConfigInputStage+0x6e>
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	4a21      	ldr	r2, [pc, #132]	@ (8009ab0 <TIM_TI1_ConfigInputStage+0xd0>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d00f      	beq.n	8009a4e <TIM_TI1_ConfigInputStage+0x6e>
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	4a20      	ldr	r2, [pc, #128]	@ (8009ab4 <TIM_TI1_ConfigInputStage+0xd4>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d00b      	beq.n	8009a4e <TIM_TI1_ConfigInputStage+0x6e>
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	4a1f      	ldr	r2, [pc, #124]	@ (8009ab8 <TIM_TI1_ConfigInputStage+0xd8>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d007      	beq.n	8009a4e <TIM_TI1_ConfigInputStage+0x6e>
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	4a1e      	ldr	r2, [pc, #120]	@ (8009abc <TIM_TI1_ConfigInputStage+0xdc>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d003      	beq.n	8009a4e <TIM_TI1_ConfigInputStage+0x6e>
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	4a1d      	ldr	r2, [pc, #116]	@ (8009ac0 <TIM_TI1_ConfigInputStage+0xe0>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d105      	bne.n	8009a5a <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	6a1b      	ldr	r3, [r3, #32]
 8009a52:	f023 0204 	bic.w	r2, r3, #4
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	699b      	ldr	r3, [r3, #24]
 8009a5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009a66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	011b      	lsls	r3, r3, #4
 8009a6c:	693a      	ldr	r2, [r7, #16]
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	f023 030a 	bic.w	r3, r3, #10
 8009a78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009a7a:	697a      	ldr	r2, [r7, #20]
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	4313      	orrs	r3, r2
 8009a80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	693a      	ldr	r2, [r7, #16]
 8009a86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	697a      	ldr	r2, [r7, #20]
 8009a8c:	621a      	str	r2, [r3, #32]
}
 8009a8e:	bf00      	nop
 8009a90:	371c      	adds	r7, #28
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr
 8009a9a:	bf00      	nop
 8009a9c:	40012c00 	.word	0x40012c00
 8009aa0:	50012c00 	.word	0x50012c00
 8009aa4:	40013400 	.word	0x40013400
 8009aa8:	50013400 	.word	0x50013400
 8009aac:	40014000 	.word	0x40014000
 8009ab0:	50014000 	.word	0x50014000
 8009ab4:	40014400 	.word	0x40014400
 8009ab8:	50014400 	.word	0x50014400
 8009abc:	40014800 	.word	0x40014800
 8009ac0:	50014800 	.word	0x50014800

08009ac4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b087      	sub	sp, #28
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	60b9      	str	r1, [r7, #8]
 8009ace:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	6a1b      	ldr	r3, [r3, #32]
 8009ad4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	6a1b      	ldr	r3, [r3, #32]
 8009ada:	f023 0210 	bic.w	r2, r3, #16
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	4a1a      	ldr	r2, [pc, #104]	@ (8009b50 <TIM_TI2_ConfigInputStage+0x8c>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d00b      	beq.n	8009b02 <TIM_TI2_ConfigInputStage+0x3e>
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	4a19      	ldr	r2, [pc, #100]	@ (8009b54 <TIM_TI2_ConfigInputStage+0x90>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d007      	beq.n	8009b02 <TIM_TI2_ConfigInputStage+0x3e>
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	4a18      	ldr	r2, [pc, #96]	@ (8009b58 <TIM_TI2_ConfigInputStage+0x94>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d003      	beq.n	8009b02 <TIM_TI2_ConfigInputStage+0x3e>
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	4a17      	ldr	r2, [pc, #92]	@ (8009b5c <TIM_TI2_ConfigInputStage+0x98>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d105      	bne.n	8009b0e <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	6a1b      	ldr	r3, [r3, #32]
 8009b06:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	699b      	ldr	r3, [r3, #24]
 8009b12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009b1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	031b      	lsls	r3, r3, #12
 8009b20:	693a      	ldr	r2, [r7, #16]
 8009b22:	4313      	orrs	r3, r2
 8009b24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009b2c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	011b      	lsls	r3, r3, #4
 8009b32:	697a      	ldr	r2, [r7, #20]
 8009b34:	4313      	orrs	r3, r2
 8009b36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	693a      	ldr	r2, [r7, #16]
 8009b3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	697a      	ldr	r2, [r7, #20]
 8009b42:	621a      	str	r2, [r3, #32]
}
 8009b44:	bf00      	nop
 8009b46:	371c      	adds	r7, #28
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4e:	4770      	bx	lr
 8009b50:	40012c00 	.word	0x40012c00
 8009b54:	50012c00 	.word	0x50012c00
 8009b58:	40013400 	.word	0x40013400
 8009b5c:	50013400 	.word	0x50013400

08009b60 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009b60:	b480      	push	{r7}
 8009b62:	b085      	sub	sp, #20
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	689b      	ldr	r3, [r3, #8]
 8009b6e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009b76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b7a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009b7c:	683a      	ldr	r2, [r7, #0]
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	4313      	orrs	r3, r2
 8009b82:	f043 0307 	orr.w	r3, r3, #7
 8009b86:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	68fa      	ldr	r2, [r7, #12]
 8009b8c:	609a      	str	r2, [r3, #8]
}
 8009b8e:	bf00      	nop
 8009b90:	3714      	adds	r7, #20
 8009b92:	46bd      	mov	sp, r7
 8009b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b98:	4770      	bx	lr

08009b9a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009b9a:	b480      	push	{r7}
 8009b9c:	b087      	sub	sp, #28
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	60f8      	str	r0, [r7, #12]
 8009ba2:	60b9      	str	r1, [r7, #8]
 8009ba4:	607a      	str	r2, [r7, #4]
 8009ba6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	689b      	ldr	r3, [r3, #8]
 8009bac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009bb4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	021a      	lsls	r2, r3, #8
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	431a      	orrs	r2, r3
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	4313      	orrs	r3, r2
 8009bc2:	697a      	ldr	r2, [r7, #20]
 8009bc4:	4313      	orrs	r3, r2
 8009bc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	697a      	ldr	r2, [r7, #20]
 8009bcc:	609a      	str	r2, [r3, #8]
}
 8009bce:	bf00      	nop
 8009bd0:	371c      	adds	r7, #28
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd8:	4770      	bx	lr
	...

08009bdc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b085      	sub	sp, #20
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d101      	bne.n	8009bf4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009bf0:	2302      	movs	r3, #2
 8009bf2:	e097      	b.n	8009d24 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2202      	movs	r2, #2
 8009c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	689b      	ldr	r3, [r3, #8]
 8009c12:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4a45      	ldr	r2, [pc, #276]	@ (8009d30 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d00e      	beq.n	8009c3c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	4a44      	ldr	r2, [pc, #272]	@ (8009d34 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d009      	beq.n	8009c3c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a42      	ldr	r2, [pc, #264]	@ (8009d38 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d004      	beq.n	8009c3c <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a41      	ldr	r2, [pc, #260]	@ (8009d3c <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d108      	bne.n	8009c4e <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009c42:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	68fa      	ldr	r2, [r7, #12]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009c54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c58:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	68fa      	ldr	r2, [r7, #12]
 8009c60:	4313      	orrs	r3, r2
 8009c62:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	68fa      	ldr	r2, [r7, #12]
 8009c6a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a2f      	ldr	r2, [pc, #188]	@ (8009d30 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d040      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4a2e      	ldr	r2, [pc, #184]	@ (8009d34 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d03b      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c88:	d036      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009c92:	d031      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a29      	ldr	r2, [pc, #164]	@ (8009d40 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d02c      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a28      	ldr	r2, [pc, #160]	@ (8009d44 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d027      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a26      	ldr	r2, [pc, #152]	@ (8009d48 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d022      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a25      	ldr	r2, [pc, #148]	@ (8009d4c <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d01d      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4a23      	ldr	r2, [pc, #140]	@ (8009d50 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d018      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4a22      	ldr	r2, [pc, #136]	@ (8009d54 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d013      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	4a18      	ldr	r2, [pc, #96]	@ (8009d38 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d00e      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a17      	ldr	r2, [pc, #92]	@ (8009d3c <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d009      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8009d58 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d004      	beq.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	4a1a      	ldr	r2, [pc, #104]	@ (8009d5c <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d10c      	bne.n	8009d12 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009cfe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	689b      	ldr	r3, [r3, #8]
 8009d04:	68ba      	ldr	r2, [r7, #8]
 8009d06:	4313      	orrs	r3, r2
 8009d08:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	68ba      	ldr	r2, [r7, #8]
 8009d10:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2201      	movs	r2, #1
 8009d16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009d22:	2300      	movs	r3, #0
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3714      	adds	r7, #20
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr
 8009d30:	40012c00 	.word	0x40012c00
 8009d34:	50012c00 	.word	0x50012c00
 8009d38:	40013400 	.word	0x40013400
 8009d3c:	50013400 	.word	0x50013400
 8009d40:	40000400 	.word	0x40000400
 8009d44:	50000400 	.word	0x50000400
 8009d48:	40000800 	.word	0x40000800
 8009d4c:	50000800 	.word	0x50000800
 8009d50:	40000c00 	.word	0x40000c00
 8009d54:	50000c00 	.word	0x50000c00
 8009d58:	40014000 	.word	0x40014000
 8009d5c:	50014000 	.word	0x50014000

08009d60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009d60:	b480      	push	{r7}
 8009d62:	b083      	sub	sp, #12
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009d68:	bf00      	nop
 8009d6a:	370c      	adds	r7, #12
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b083      	sub	sp, #12
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009d7c:	bf00      	nop
 8009d7e:	370c      	adds	r7, #12
 8009d80:	46bd      	mov	sp, r7
 8009d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d86:	4770      	bx	lr

08009d88 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b083      	sub	sp, #12
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009d90:	bf00      	nop
 8009d92:	370c      	adds	r7, #12
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009da4:	bf00      	nop
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009db8:	bf00      	nop
 8009dba:	370c      	adds	r7, #12
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc2:	4770      	bx	lr

08009dc4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b083      	sub	sp, #12
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009dcc:	bf00      	nop
 8009dce:	370c      	adds	r7, #12
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr

08009dd8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b083      	sub	sp, #12
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009de0:	bf00      	nop
 8009de2:	370c      	adds	r7, #12
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b082      	sub	sp, #8
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d101      	bne.n	8009dfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e042      	b.n	8009e84 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d106      	bne.n	8009e16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f000 f83b 	bl	8009e8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2224      	movs	r2, #36	@ 0x24
 8009e1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f022 0201 	bic.w	r2, r2, #1
 8009e2c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d002      	beq.n	8009e3c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f000 fa72 	bl	800a320 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	f000 f8cd 	bl	8009fdc <UART_SetConfig>
 8009e42:	4603      	mov	r3, r0
 8009e44:	2b01      	cmp	r3, #1
 8009e46:	d101      	bne.n	8009e4c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e01b      	b.n	8009e84 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	685a      	ldr	r2, [r3, #4]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009e5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	689a      	ldr	r2, [r3, #8]
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009e6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f042 0201 	orr.w	r2, r2, #1
 8009e7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f000 faf1 	bl	800a464 <UART_CheckIdleState>
 8009e82:	4603      	mov	r3, r0
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3708      	adds	r7, #8
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8009e94:	bf00      	nop
 8009e96:	370c      	adds	r7, #12
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr

08009ea0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b08a      	sub	sp, #40	@ 0x28
 8009ea4:	af02      	add	r7, sp, #8
 8009ea6:	60f8      	str	r0, [r7, #12]
 8009ea8:	60b9      	str	r1, [r7, #8]
 8009eaa:	603b      	str	r3, [r7, #0]
 8009eac:	4613      	mov	r3, r2
 8009eae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009eb6:	2b20      	cmp	r3, #32
 8009eb8:	f040 808b 	bne.w	8009fd2 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d002      	beq.n	8009ec8 <HAL_UART_Transmit+0x28>
 8009ec2:	88fb      	ldrh	r3, [r7, #6]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d101      	bne.n	8009ecc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009ec8:	2301      	movs	r3, #1
 8009eca:	e083      	b.n	8009fd4 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	689b      	ldr	r3, [r3, #8]
 8009ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ed6:	2b80      	cmp	r3, #128	@ 0x80
 8009ed8:	d107      	bne.n	8009eea <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	689a      	ldr	r2, [r3, #8]
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009ee8:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	2200      	movs	r2, #0
 8009eee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2221      	movs	r2, #33	@ 0x21
 8009ef6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009efa:	f7f8 fd6d 	bl	80029d8 <HAL_GetTick>
 8009efe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	88fa      	ldrh	r2, [r7, #6]
 8009f04:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	88fa      	ldrh	r2, [r7, #6]
 8009f0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	689b      	ldr	r3, [r3, #8]
 8009f14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f18:	d108      	bne.n	8009f2c <HAL_UART_Transmit+0x8c>
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	691b      	ldr	r3, [r3, #16]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d104      	bne.n	8009f2c <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8009f22:	2300      	movs	r3, #0
 8009f24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	61bb      	str	r3, [r7, #24]
 8009f2a:	e003      	b.n	8009f34 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009f30:	2300      	movs	r3, #0
 8009f32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009f34:	e030      	b.n	8009f98 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	9300      	str	r3, [sp, #0]
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	2180      	movs	r1, #128	@ 0x80
 8009f40:	68f8      	ldr	r0, [r7, #12]
 8009f42:	f000 fb39 	bl	800a5b8 <UART_WaitOnFlagUntilTimeout>
 8009f46:	4603      	mov	r3, r0
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d005      	beq.n	8009f58 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2220      	movs	r2, #32
 8009f50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009f54:	2303      	movs	r3, #3
 8009f56:	e03d      	b.n	8009fd4 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8009f58:	69fb      	ldr	r3, [r7, #28]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d10b      	bne.n	8009f76 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009f5e:	69bb      	ldr	r3, [r7, #24]
 8009f60:	881b      	ldrh	r3, [r3, #0]
 8009f62:	461a      	mov	r2, r3
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f6c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009f6e:	69bb      	ldr	r3, [r7, #24]
 8009f70:	3302      	adds	r3, #2
 8009f72:	61bb      	str	r3, [r7, #24]
 8009f74:	e007      	b.n	8009f86 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009f76:	69fb      	ldr	r3, [r7, #28]
 8009f78:	781a      	ldrb	r2, [r3, #0]
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009f80:	69fb      	ldr	r3, [r7, #28]
 8009f82:	3301      	adds	r3, #1
 8009f84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	3b01      	subs	r3, #1
 8009f90:	b29a      	uxth	r2, r3
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009f9e:	b29b      	uxth	r3, r3
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d1c8      	bne.n	8009f36 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	9300      	str	r3, [sp, #0]
 8009fa8:	697b      	ldr	r3, [r7, #20]
 8009faa:	2200      	movs	r2, #0
 8009fac:	2140      	movs	r1, #64	@ 0x40
 8009fae:	68f8      	ldr	r0, [r7, #12]
 8009fb0:	f000 fb02 	bl	800a5b8 <UART_WaitOnFlagUntilTimeout>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d005      	beq.n	8009fc6 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	2220      	movs	r2, #32
 8009fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	e006      	b.n	8009fd4 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2220      	movs	r2, #32
 8009fca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009fce:	2300      	movs	r3, #0
 8009fd0:	e000      	b.n	8009fd4 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8009fd2:	2302      	movs	r3, #2
  }
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3720      	adds	r7, #32
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009fdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009fe0:	b094      	sub	sp, #80	@ 0x50
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fee:	681a      	ldr	r2, [r3, #0]
 8009ff0:	4b7e      	ldr	r3, [pc, #504]	@ (800a1ec <UART_SetConfig+0x210>)
 8009ff2:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ff6:	689a      	ldr	r2, [r3, #8]
 8009ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ffa:	691b      	ldr	r3, [r3, #16]
 8009ffc:	431a      	orrs	r2, r3
 8009ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a000:	695b      	ldr	r3, [r3, #20]
 800a002:	431a      	orrs	r2, r3
 800a004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a006:	69db      	ldr	r3, [r3, #28]
 800a008:	4313      	orrs	r3, r2
 800a00a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a00c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4977      	ldr	r1, [pc, #476]	@ (800a1f0 <UART_SetConfig+0x214>)
 800a014:	4019      	ands	r1, r3
 800a016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a018:	681a      	ldr	r2, [r3, #0]
 800a01a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a01c:	430b      	orrs	r3, r1
 800a01e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	685b      	ldr	r3, [r3, #4]
 800a026:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a02a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a02c:	68d9      	ldr	r1, [r3, #12]
 800a02e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a030:	681a      	ldr	r2, [r3, #0]
 800a032:	ea40 0301 	orr.w	r3, r0, r1
 800a036:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a03a:	699b      	ldr	r3, [r3, #24]
 800a03c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a03e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a040:	681a      	ldr	r2, [r3, #0]
 800a042:	4b6a      	ldr	r3, [pc, #424]	@ (800a1ec <UART_SetConfig+0x210>)
 800a044:	429a      	cmp	r2, r3
 800a046:	d009      	beq.n	800a05c <UART_SetConfig+0x80>
 800a048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a04a:	681a      	ldr	r2, [r3, #0]
 800a04c:	4b69      	ldr	r3, [pc, #420]	@ (800a1f4 <UART_SetConfig+0x218>)
 800a04e:	429a      	cmp	r2, r3
 800a050:	d004      	beq.n	800a05c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a054:	6a1a      	ldr	r2, [r3, #32]
 800a056:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a058:	4313      	orrs	r3, r2
 800a05a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a05c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	689b      	ldr	r3, [r3, #8]
 800a062:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800a066:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800a06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a06c:	681a      	ldr	r2, [r3, #0]
 800a06e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a070:	430b      	orrs	r3, r1
 800a072:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a07a:	f023 000f 	bic.w	r0, r3, #15
 800a07e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a080:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800a082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a084:	681a      	ldr	r2, [r3, #0]
 800a086:	ea40 0301 	orr.w	r3, r0, r1
 800a08a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a08c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a08e:	681a      	ldr	r2, [r3, #0]
 800a090:	4b59      	ldr	r3, [pc, #356]	@ (800a1f8 <UART_SetConfig+0x21c>)
 800a092:	429a      	cmp	r2, r3
 800a094:	d102      	bne.n	800a09c <UART_SetConfig+0xc0>
 800a096:	2301      	movs	r3, #1
 800a098:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a09a:	e029      	b.n	800a0f0 <UART_SetConfig+0x114>
 800a09c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	4b56      	ldr	r3, [pc, #344]	@ (800a1fc <UART_SetConfig+0x220>)
 800a0a2:	429a      	cmp	r2, r3
 800a0a4:	d102      	bne.n	800a0ac <UART_SetConfig+0xd0>
 800a0a6:	2302      	movs	r3, #2
 800a0a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0aa:	e021      	b.n	800a0f0 <UART_SetConfig+0x114>
 800a0ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ae:	681a      	ldr	r2, [r3, #0]
 800a0b0:	4b53      	ldr	r3, [pc, #332]	@ (800a200 <UART_SetConfig+0x224>)
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d102      	bne.n	800a0bc <UART_SetConfig+0xe0>
 800a0b6:	2304      	movs	r3, #4
 800a0b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0ba:	e019      	b.n	800a0f0 <UART_SetConfig+0x114>
 800a0bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0be:	681a      	ldr	r2, [r3, #0]
 800a0c0:	4b50      	ldr	r3, [pc, #320]	@ (800a204 <UART_SetConfig+0x228>)
 800a0c2:	429a      	cmp	r2, r3
 800a0c4:	d102      	bne.n	800a0cc <UART_SetConfig+0xf0>
 800a0c6:	2308      	movs	r3, #8
 800a0c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0ca:	e011      	b.n	800a0f0 <UART_SetConfig+0x114>
 800a0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ce:	681a      	ldr	r2, [r3, #0]
 800a0d0:	4b4d      	ldr	r3, [pc, #308]	@ (800a208 <UART_SetConfig+0x22c>)
 800a0d2:	429a      	cmp	r2, r3
 800a0d4:	d102      	bne.n	800a0dc <UART_SetConfig+0x100>
 800a0d6:	2310      	movs	r3, #16
 800a0d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0da:	e009      	b.n	800a0f0 <UART_SetConfig+0x114>
 800a0dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0de:	681a      	ldr	r2, [r3, #0]
 800a0e0:	4b42      	ldr	r3, [pc, #264]	@ (800a1ec <UART_SetConfig+0x210>)
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d102      	bne.n	800a0ec <UART_SetConfig+0x110>
 800a0e6:	2320      	movs	r3, #32
 800a0e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0ea:	e001      	b.n	800a0f0 <UART_SetConfig+0x114>
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a0f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0f2:	681a      	ldr	r2, [r3, #0]
 800a0f4:	4b3d      	ldr	r3, [pc, #244]	@ (800a1ec <UART_SetConfig+0x210>)
 800a0f6:	429a      	cmp	r2, r3
 800a0f8:	d005      	beq.n	800a106 <UART_SetConfig+0x12a>
 800a0fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	4b3d      	ldr	r3, [pc, #244]	@ (800a1f4 <UART_SetConfig+0x218>)
 800a100:	429a      	cmp	r2, r3
 800a102:	f040 8085 	bne.w	800a210 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a106:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a108:	2200      	movs	r2, #0
 800a10a:	623b      	str	r3, [r7, #32]
 800a10c:	627a      	str	r2, [r7, #36]	@ 0x24
 800a10e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a112:	f7fc fe01 	bl	8006d18 <HAL_RCCEx_GetPeriphCLKFreq>
 800a116:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800a118:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	f000 80e8 	beq.w	800a2f0 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a124:	4a39      	ldr	r2, [pc, #228]	@ (800a20c <UART_SetConfig+0x230>)
 800a126:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a12a:	461a      	mov	r2, r3
 800a12c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a12e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a132:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a136:	685a      	ldr	r2, [r3, #4]
 800a138:	4613      	mov	r3, r2
 800a13a:	005b      	lsls	r3, r3, #1
 800a13c:	4413      	add	r3, r2
 800a13e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a140:	429a      	cmp	r2, r3
 800a142:	d305      	bcc.n	800a150 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a14a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d903      	bls.n	800a158 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 800a150:	2301      	movs	r3, #1
 800a152:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a156:	e048      	b.n	800a1ea <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a158:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a15a:	2200      	movs	r2, #0
 800a15c:	61bb      	str	r3, [r7, #24]
 800a15e:	61fa      	str	r2, [r7, #28]
 800a160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a164:	4a29      	ldr	r2, [pc, #164]	@ (800a20c <UART_SetConfig+0x230>)
 800a166:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	2200      	movs	r2, #0
 800a16e:	613b      	str	r3, [r7, #16]
 800a170:	617a      	str	r2, [r7, #20]
 800a172:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a176:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a17a:	f7f6 fd69 	bl	8000c50 <__aeabi_uldivmod>
 800a17e:	4602      	mov	r2, r0
 800a180:	460b      	mov	r3, r1
 800a182:	4610      	mov	r0, r2
 800a184:	4619      	mov	r1, r3
 800a186:	f04f 0200 	mov.w	r2, #0
 800a18a:	f04f 0300 	mov.w	r3, #0
 800a18e:	020b      	lsls	r3, r1, #8
 800a190:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a194:	0202      	lsls	r2, r0, #8
 800a196:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a198:	6849      	ldr	r1, [r1, #4]
 800a19a:	0849      	lsrs	r1, r1, #1
 800a19c:	2000      	movs	r0, #0
 800a19e:	460c      	mov	r4, r1
 800a1a0:	4605      	mov	r5, r0
 800a1a2:	eb12 0804 	adds.w	r8, r2, r4
 800a1a6:	eb43 0905 	adc.w	r9, r3, r5
 800a1aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	60bb      	str	r3, [r7, #8]
 800a1b2:	60fa      	str	r2, [r7, #12]
 800a1b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a1b8:	4640      	mov	r0, r8
 800a1ba:	4649      	mov	r1, r9
 800a1bc:	f7f6 fd48 	bl	8000c50 <__aeabi_uldivmod>
 800a1c0:	4602      	mov	r2, r0
 800a1c2:	460b      	mov	r3, r1
 800a1c4:	4613      	mov	r3, r2
 800a1c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a1c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a1ce:	d308      	bcc.n	800a1e2 <UART_SetConfig+0x206>
 800a1d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1d6:	d204      	bcs.n	800a1e2 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 800a1d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a1de:	60da      	str	r2, [r3, #12]
 800a1e0:	e003      	b.n	800a1ea <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800a1e8:	e082      	b.n	800a2f0 <UART_SetConfig+0x314>
 800a1ea:	e081      	b.n	800a2f0 <UART_SetConfig+0x314>
 800a1ec:	46002400 	.word	0x46002400
 800a1f0:	cfff69f3 	.word	0xcfff69f3
 800a1f4:	56002400 	.word	0x56002400
 800a1f8:	40013800 	.word	0x40013800
 800a1fc:	40004400 	.word	0x40004400
 800a200:	40004800 	.word	0x40004800
 800a204:	40004c00 	.word	0x40004c00
 800a208:	40005000 	.word	0x40005000
 800a20c:	0800fefc 	.word	0x0800fefc
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a212:	69db      	ldr	r3, [r3, #28]
 800a214:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a218:	d13c      	bne.n	800a294 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a21a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a21c:	2200      	movs	r2, #0
 800a21e:	603b      	str	r3, [r7, #0]
 800a220:	607a      	str	r2, [r7, #4]
 800a222:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a226:	f7fc fd77 	bl	8006d18 <HAL_RCCEx_GetPeriphCLKFreq>
 800a22a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a22c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d05e      	beq.n	800a2f0 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a236:	4a39      	ldr	r2, [pc, #228]	@ (800a31c <UART_SetConfig+0x340>)
 800a238:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a23c:	461a      	mov	r2, r3
 800a23e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a240:	fbb3 f3f2 	udiv	r3, r3, r2
 800a244:	005a      	lsls	r2, r3, #1
 800a246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	085b      	lsrs	r3, r3, #1
 800a24c:	441a      	add	r2, r3
 800a24e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a250:	685b      	ldr	r3, [r3, #4]
 800a252:	fbb2 f3f3 	udiv	r3, r2, r3
 800a256:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a258:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a25a:	2b0f      	cmp	r3, #15
 800a25c:	d916      	bls.n	800a28c <UART_SetConfig+0x2b0>
 800a25e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a260:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a264:	d212      	bcs.n	800a28c <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a268:	b29b      	uxth	r3, r3
 800a26a:	f023 030f 	bic.w	r3, r3, #15
 800a26e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a270:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a272:	085b      	lsrs	r3, r3, #1
 800a274:	b29b      	uxth	r3, r3
 800a276:	f003 0307 	and.w	r3, r3, #7
 800a27a:	b29a      	uxth	r2, r3
 800a27c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a27e:	4313      	orrs	r3, r2
 800a280:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800a282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a288:	60da      	str	r2, [r3, #12]
 800a28a:	e031      	b.n	800a2f0 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800a28c:	2301      	movs	r3, #1
 800a28e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a292:	e02d      	b.n	800a2f0 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a294:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a296:	2200      	movs	r2, #0
 800a298:	469a      	mov	sl, r3
 800a29a:	4693      	mov	fp, r2
 800a29c:	4650      	mov	r0, sl
 800a29e:	4659      	mov	r1, fp
 800a2a0:	f7fc fd3a 	bl	8006d18 <HAL_RCCEx_GetPeriphCLKFreq>
 800a2a4:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800a2a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d021      	beq.n	800a2f0 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a2ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2b0:	4a1a      	ldr	r2, [pc, #104]	@ (800a31c <UART_SetConfig+0x340>)
 800a2b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2ba:	fbb3 f2f2 	udiv	r2, r3, r2
 800a2be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2c0:	685b      	ldr	r3, [r3, #4]
 800a2c2:	085b      	lsrs	r3, r3, #1
 800a2c4:	441a      	add	r2, r3
 800a2c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2c8:	685b      	ldr	r3, [r3, #4]
 800a2ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2d2:	2b0f      	cmp	r3, #15
 800a2d4:	d909      	bls.n	800a2ea <UART_SetConfig+0x30e>
 800a2d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2dc:	d205      	bcs.n	800a2ea <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a2de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2e0:	b29a      	uxth	r2, r3
 800a2e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	60da      	str	r2, [r3, #12]
 800a2e8:	e002      	b.n	800a2f0 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a2f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a2f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2fa:	2201      	movs	r2, #1
 800a2fc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a302:	2200      	movs	r2, #0
 800a304:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a308:	2200      	movs	r2, #0
 800a30a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a30c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800a310:	4618      	mov	r0, r3
 800a312:	3750      	adds	r7, #80	@ 0x50
 800a314:	46bd      	mov	sp, r7
 800a316:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a31a:	bf00      	nop
 800a31c:	0800fefc 	.word	0x0800fefc

0800a320 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a320:	b480      	push	{r7}
 800a322:	b083      	sub	sp, #12
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a32c:	f003 0308 	and.w	r3, r3, #8
 800a330:	2b00      	cmp	r3, #0
 800a332:	d00a      	beq.n	800a34a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	685b      	ldr	r3, [r3, #4]
 800a33a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	430a      	orrs	r2, r1
 800a348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a34e:	f003 0301 	and.w	r3, r3, #1
 800a352:	2b00      	cmp	r3, #0
 800a354:	d00a      	beq.n	800a36c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	430a      	orrs	r2, r1
 800a36a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a370:	f003 0302 	and.w	r3, r3, #2
 800a374:	2b00      	cmp	r3, #0
 800a376:	d00a      	beq.n	800a38e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	685b      	ldr	r3, [r3, #4]
 800a37e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	430a      	orrs	r2, r1
 800a38c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a392:	f003 0304 	and.w	r3, r3, #4
 800a396:	2b00      	cmp	r3, #0
 800a398:	d00a      	beq.n	800a3b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	685b      	ldr	r3, [r3, #4]
 800a3a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	430a      	orrs	r2, r1
 800a3ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3b4:	f003 0310 	and.w	r3, r3, #16
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d00a      	beq.n	800a3d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	689b      	ldr	r3, [r3, #8]
 800a3c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	430a      	orrs	r2, r1
 800a3d0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3d6:	f003 0320 	and.w	r3, r3, #32
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d00a      	beq.n	800a3f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	689b      	ldr	r3, [r3, #8]
 800a3e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	430a      	orrs	r2, r1
 800a3f2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d01a      	beq.n	800a436 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	430a      	orrs	r2, r1
 800a414:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a41a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a41e:	d10a      	bne.n	800a436 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	685b      	ldr	r3, [r3, #4]
 800a426:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	430a      	orrs	r2, r1
 800a434:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a43a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d00a      	beq.n	800a458 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	430a      	orrs	r2, r1
 800a456:	605a      	str	r2, [r3, #4]
  }
}
 800a458:	bf00      	nop
 800a45a:	370c      	adds	r7, #12
 800a45c:	46bd      	mov	sp, r7
 800a45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a462:	4770      	bx	lr

0800a464 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b098      	sub	sp, #96	@ 0x60
 800a468:	af02      	add	r7, sp, #8
 800a46a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2200      	movs	r2, #0
 800a470:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a474:	f7f8 fab0 	bl	80029d8 <HAL_GetTick>
 800a478:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f003 0308 	and.w	r3, r3, #8
 800a484:	2b08      	cmp	r3, #8
 800a486:	d12f      	bne.n	800a4e8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a488:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a48c:	9300      	str	r3, [sp, #0]
 800a48e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a490:	2200      	movs	r2, #0
 800a492:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f000 f88e 	bl	800a5b8 <UART_WaitOnFlagUntilTimeout>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d022      	beq.n	800a4e8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4aa:	e853 3f00 	ldrex	r3, [r3]
 800a4ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a4b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a4b6:	653b      	str	r3, [r7, #80]	@ 0x50
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	461a      	mov	r2, r3
 800a4be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a4c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a4c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a4c8:	e841 2300 	strex	r3, r2, [r1]
 800a4cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a4ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d1e6      	bne.n	800a4a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2220      	movs	r2, #32
 800a4d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a4e4:	2303      	movs	r3, #3
 800a4e6:	e063      	b.n	800a5b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f003 0304 	and.w	r3, r3, #4
 800a4f2:	2b04      	cmp	r3, #4
 800a4f4:	d149      	bne.n	800a58a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a4f6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a4fa:	9300      	str	r3, [sp, #0]
 800a4fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4fe:	2200      	movs	r2, #0
 800a500:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f000 f857 	bl	800a5b8 <UART_WaitOnFlagUntilTimeout>
 800a50a:	4603      	mov	r3, r0
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d03c      	beq.n	800a58a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a518:	e853 3f00 	ldrex	r3, [r3]
 800a51c:	623b      	str	r3, [r7, #32]
   return(result);
 800a51e:	6a3b      	ldr	r3, [r7, #32]
 800a520:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a524:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	461a      	mov	r2, r3
 800a52c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a52e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a530:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a532:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a534:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a536:	e841 2300 	strex	r3, r2, [r1]
 800a53a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a53c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d1e6      	bne.n	800a510 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	3308      	adds	r3, #8
 800a548:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	e853 3f00 	ldrex	r3, [r3]
 800a550:	60fb      	str	r3, [r7, #12]
   return(result);
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	f023 0301 	bic.w	r3, r3, #1
 800a558:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	3308      	adds	r3, #8
 800a560:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a562:	61fa      	str	r2, [r7, #28]
 800a564:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a566:	69b9      	ldr	r1, [r7, #24]
 800a568:	69fa      	ldr	r2, [r7, #28]
 800a56a:	e841 2300 	strex	r3, r2, [r1]
 800a56e:	617b      	str	r3, [r7, #20]
   return(result);
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d1e5      	bne.n	800a542 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2220      	movs	r2, #32
 800a57a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2200      	movs	r2, #0
 800a582:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a586:	2303      	movs	r3, #3
 800a588:	e012      	b.n	800a5b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2220      	movs	r2, #32
 800a58e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2220      	movs	r2, #32
 800a596:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2200      	movs	r2, #0
 800a59e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a5ae:	2300      	movs	r3, #0
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3758      	adds	r7, #88	@ 0x58
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b084      	sub	sp, #16
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	60f8      	str	r0, [r7, #12]
 800a5c0:	60b9      	str	r1, [r7, #8]
 800a5c2:	603b      	str	r3, [r7, #0]
 800a5c4:	4613      	mov	r3, r2
 800a5c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a5c8:	e04f      	b.n	800a66a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a5ca:	69bb      	ldr	r3, [r7, #24]
 800a5cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a5d0:	d04b      	beq.n	800a66a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5d2:	f7f8 fa01 	bl	80029d8 <HAL_GetTick>
 800a5d6:	4602      	mov	r2, r0
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	1ad3      	subs	r3, r2, r3
 800a5dc:	69ba      	ldr	r2, [r7, #24]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d302      	bcc.n	800a5e8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a5e2:	69bb      	ldr	r3, [r7, #24]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d101      	bne.n	800a5ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a5e8:	2303      	movs	r3, #3
 800a5ea:	e04e      	b.n	800a68a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f003 0304 	and.w	r3, r3, #4
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d037      	beq.n	800a66a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	2b80      	cmp	r3, #128	@ 0x80
 800a5fe:	d034      	beq.n	800a66a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	2b40      	cmp	r3, #64	@ 0x40
 800a604:	d031      	beq.n	800a66a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	69db      	ldr	r3, [r3, #28]
 800a60c:	f003 0308 	and.w	r3, r3, #8
 800a610:	2b08      	cmp	r3, #8
 800a612:	d110      	bne.n	800a636 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	2208      	movs	r2, #8
 800a61a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a61c:	68f8      	ldr	r0, [r7, #12]
 800a61e:	f000 f838 	bl	800a692 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2208      	movs	r2, #8
 800a626:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	2200      	movs	r2, #0
 800a62e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a632:	2301      	movs	r3, #1
 800a634:	e029      	b.n	800a68a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	69db      	ldr	r3, [r3, #28]
 800a63c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a640:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a644:	d111      	bne.n	800a66a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a64e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a650:	68f8      	ldr	r0, [r7, #12]
 800a652:	f000 f81e 	bl	800a692 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	2220      	movs	r2, #32
 800a65a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	2200      	movs	r2, #0
 800a662:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a666:	2303      	movs	r3, #3
 800a668:	e00f      	b.n	800a68a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	69da      	ldr	r2, [r3, #28]
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	4013      	ands	r3, r2
 800a674:	68ba      	ldr	r2, [r7, #8]
 800a676:	429a      	cmp	r2, r3
 800a678:	bf0c      	ite	eq
 800a67a:	2301      	moveq	r3, #1
 800a67c:	2300      	movne	r3, #0
 800a67e:	b2db      	uxtb	r3, r3
 800a680:	461a      	mov	r2, r3
 800a682:	79fb      	ldrb	r3, [r7, #7]
 800a684:	429a      	cmp	r2, r3
 800a686:	d0a0      	beq.n	800a5ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a688:	2300      	movs	r3, #0
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}

0800a692 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a692:	b480      	push	{r7}
 800a694:	b095      	sub	sp, #84	@ 0x54
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6a2:	e853 3f00 	ldrex	r3, [r3]
 800a6a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a6a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a6ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	461a      	mov	r2, r3
 800a6b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a6ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a6be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a6c0:	e841 2300 	strex	r3, r2, [r1]
 800a6c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a6c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d1e6      	bne.n	800a69a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	3308      	adds	r3, #8
 800a6d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6d4:	6a3b      	ldr	r3, [r7, #32]
 800a6d6:	e853 3f00 	ldrex	r3, [r3]
 800a6da:	61fb      	str	r3, [r7, #28]
   return(result);
 800a6dc:	69fb      	ldr	r3, [r7, #28]
 800a6de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a6e2:	f023 0301 	bic.w	r3, r3, #1
 800a6e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	3308      	adds	r3, #8
 800a6ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a6f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6f8:	e841 2300 	strex	r3, r2, [r1]
 800a6fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a6fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a700:	2b00      	cmp	r3, #0
 800a702:	d1e3      	bne.n	800a6cc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d118      	bne.n	800a73e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	e853 3f00 	ldrex	r3, [r3]
 800a718:	60bb      	str	r3, [r7, #8]
   return(result);
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	f023 0310 	bic.w	r3, r3, #16
 800a720:	647b      	str	r3, [r7, #68]	@ 0x44
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	461a      	mov	r2, r3
 800a728:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a72a:	61bb      	str	r3, [r7, #24]
 800a72c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a72e:	6979      	ldr	r1, [r7, #20]
 800a730:	69ba      	ldr	r2, [r7, #24]
 800a732:	e841 2300 	strex	r3, r2, [r1]
 800a736:	613b      	str	r3, [r7, #16]
   return(result);
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d1e6      	bne.n	800a70c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2220      	movs	r2, #32
 800a742:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2200      	movs	r2, #0
 800a74a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2200      	movs	r2, #0
 800a750:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a752:	bf00      	nop
 800a754:	3754      	adds	r7, #84	@ 0x54
 800a756:	46bd      	mov	sp, r7
 800a758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75c:	4770      	bx	lr

0800a75e <__cvt>:
 800a75e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a762:	ec57 6b10 	vmov	r6, r7, d0
 800a766:	2f00      	cmp	r7, #0
 800a768:	460c      	mov	r4, r1
 800a76a:	4619      	mov	r1, r3
 800a76c:	463b      	mov	r3, r7
 800a76e:	bfb4      	ite	lt
 800a770:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a774:	2300      	movge	r3, #0
 800a776:	4691      	mov	r9, r2
 800a778:	bfbf      	itttt	lt
 800a77a:	4632      	movlt	r2, r6
 800a77c:	461f      	movlt	r7, r3
 800a77e:	232d      	movlt	r3, #45	@ 0x2d
 800a780:	4616      	movlt	r6, r2
 800a782:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a786:	700b      	strb	r3, [r1, #0]
 800a788:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a78a:	f023 0820 	bic.w	r8, r3, #32
 800a78e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a792:	d005      	beq.n	800a7a0 <__cvt+0x42>
 800a794:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a798:	d100      	bne.n	800a79c <__cvt+0x3e>
 800a79a:	3401      	adds	r4, #1
 800a79c:	2102      	movs	r1, #2
 800a79e:	e000      	b.n	800a7a2 <__cvt+0x44>
 800a7a0:	2103      	movs	r1, #3
 800a7a2:	ab03      	add	r3, sp, #12
 800a7a4:	4622      	mov	r2, r4
 800a7a6:	9301      	str	r3, [sp, #4]
 800a7a8:	ab02      	add	r3, sp, #8
 800a7aa:	ec47 6b10 	vmov	d0, r6, r7
 800a7ae:	9300      	str	r3, [sp, #0]
 800a7b0:	4653      	mov	r3, sl
 800a7b2:	f000 fde9 	bl	800b388 <_dtoa_r>
 800a7b6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a7ba:	4605      	mov	r5, r0
 800a7bc:	d119      	bne.n	800a7f2 <__cvt+0x94>
 800a7be:	f019 0f01 	tst.w	r9, #1
 800a7c2:	d00e      	beq.n	800a7e2 <__cvt+0x84>
 800a7c4:	eb00 0904 	add.w	r9, r0, r4
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	4630      	mov	r0, r6
 800a7ce:	4639      	mov	r1, r7
 800a7d0:	f7f6 f97e 	bl	8000ad0 <__aeabi_dcmpeq>
 800a7d4:	b108      	cbz	r0, 800a7da <__cvt+0x7c>
 800a7d6:	f8cd 900c 	str.w	r9, [sp, #12]
 800a7da:	2230      	movs	r2, #48	@ 0x30
 800a7dc:	9b03      	ldr	r3, [sp, #12]
 800a7de:	454b      	cmp	r3, r9
 800a7e0:	d31e      	bcc.n	800a820 <__cvt+0xc2>
 800a7e2:	9b03      	ldr	r3, [sp, #12]
 800a7e4:	4628      	mov	r0, r5
 800a7e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a7e8:	1b5b      	subs	r3, r3, r5
 800a7ea:	6013      	str	r3, [r2, #0]
 800a7ec:	b004      	add	sp, #16
 800a7ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7f2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a7f6:	eb00 0904 	add.w	r9, r0, r4
 800a7fa:	d1e5      	bne.n	800a7c8 <__cvt+0x6a>
 800a7fc:	7803      	ldrb	r3, [r0, #0]
 800a7fe:	2b30      	cmp	r3, #48	@ 0x30
 800a800:	d10a      	bne.n	800a818 <__cvt+0xba>
 800a802:	2200      	movs	r2, #0
 800a804:	2300      	movs	r3, #0
 800a806:	4630      	mov	r0, r6
 800a808:	4639      	mov	r1, r7
 800a80a:	f7f6 f961 	bl	8000ad0 <__aeabi_dcmpeq>
 800a80e:	b918      	cbnz	r0, 800a818 <__cvt+0xba>
 800a810:	f1c4 0401 	rsb	r4, r4, #1
 800a814:	f8ca 4000 	str.w	r4, [sl]
 800a818:	f8da 3000 	ldr.w	r3, [sl]
 800a81c:	4499      	add	r9, r3
 800a81e:	e7d3      	b.n	800a7c8 <__cvt+0x6a>
 800a820:	1c59      	adds	r1, r3, #1
 800a822:	9103      	str	r1, [sp, #12]
 800a824:	701a      	strb	r2, [r3, #0]
 800a826:	e7d9      	b.n	800a7dc <__cvt+0x7e>

0800a828 <__exponent>:
 800a828:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a82a:	2900      	cmp	r1, #0
 800a82c:	7002      	strb	r2, [r0, #0]
 800a82e:	bfba      	itte	lt
 800a830:	4249      	neglt	r1, r1
 800a832:	232d      	movlt	r3, #45	@ 0x2d
 800a834:	232b      	movge	r3, #43	@ 0x2b
 800a836:	2909      	cmp	r1, #9
 800a838:	7043      	strb	r3, [r0, #1]
 800a83a:	dd28      	ble.n	800a88e <__exponent+0x66>
 800a83c:	f10d 0307 	add.w	r3, sp, #7
 800a840:	270a      	movs	r7, #10
 800a842:	461d      	mov	r5, r3
 800a844:	461a      	mov	r2, r3
 800a846:	3b01      	subs	r3, #1
 800a848:	fbb1 f6f7 	udiv	r6, r1, r7
 800a84c:	fb07 1416 	mls	r4, r7, r6, r1
 800a850:	3430      	adds	r4, #48	@ 0x30
 800a852:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a856:	460c      	mov	r4, r1
 800a858:	4631      	mov	r1, r6
 800a85a:	2c63      	cmp	r4, #99	@ 0x63
 800a85c:	dcf2      	bgt.n	800a844 <__exponent+0x1c>
 800a85e:	3130      	adds	r1, #48	@ 0x30
 800a860:	1e94      	subs	r4, r2, #2
 800a862:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a866:	1c41      	adds	r1, r0, #1
 800a868:	4623      	mov	r3, r4
 800a86a:	42ab      	cmp	r3, r5
 800a86c:	d30a      	bcc.n	800a884 <__exponent+0x5c>
 800a86e:	f10d 0309 	add.w	r3, sp, #9
 800a872:	1a9b      	subs	r3, r3, r2
 800a874:	42ac      	cmp	r4, r5
 800a876:	bf88      	it	hi
 800a878:	2300      	movhi	r3, #0
 800a87a:	3302      	adds	r3, #2
 800a87c:	4403      	add	r3, r0
 800a87e:	1a18      	subs	r0, r3, r0
 800a880:	b003      	add	sp, #12
 800a882:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a884:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a888:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a88c:	e7ed      	b.n	800a86a <__exponent+0x42>
 800a88e:	2330      	movs	r3, #48	@ 0x30
 800a890:	3130      	adds	r1, #48	@ 0x30
 800a892:	7083      	strb	r3, [r0, #2]
 800a894:	1d03      	adds	r3, r0, #4
 800a896:	70c1      	strb	r1, [r0, #3]
 800a898:	e7f1      	b.n	800a87e <__exponent+0x56>
	...

0800a89c <_printf_float>:
 800a89c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a0:	b08d      	sub	sp, #52	@ 0x34
 800a8a2:	460c      	mov	r4, r1
 800a8a4:	4616      	mov	r6, r2
 800a8a6:	461f      	mov	r7, r3
 800a8a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a8ac:	4605      	mov	r5, r0
 800a8ae:	f000 fcc9 	bl	800b244 <_localeconv_r>
 800a8b2:	6803      	ldr	r3, [r0, #0]
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	9304      	str	r3, [sp, #16]
 800a8b8:	f7f5 fcde 	bl	8000278 <strlen>
 800a8bc:	2300      	movs	r3, #0
 800a8be:	9005      	str	r0, [sp, #20]
 800a8c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8c2:	f8d8 3000 	ldr.w	r3, [r8]
 800a8c6:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a8ca:	3307      	adds	r3, #7
 800a8cc:	f8d4 b000 	ldr.w	fp, [r4]
 800a8d0:	f023 0307 	bic.w	r3, r3, #7
 800a8d4:	f103 0208 	add.w	r2, r3, #8
 800a8d8:	f8c8 2000 	str.w	r2, [r8]
 800a8dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a8e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a8e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a8e8:	f8cd 8018 	str.w	r8, [sp, #24]
 800a8ec:	9307      	str	r3, [sp, #28]
 800a8ee:	4b9d      	ldr	r3, [pc, #628]	@ (800ab64 <_printf_float+0x2c8>)
 800a8f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a8f4:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a8f8:	f7f6 f91c 	bl	8000b34 <__aeabi_dcmpun>
 800a8fc:	bb70      	cbnz	r0, 800a95c <_printf_float+0xc0>
 800a8fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a902:	4b98      	ldr	r3, [pc, #608]	@ (800ab64 <_printf_float+0x2c8>)
 800a904:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a908:	f7f6 f8f6 	bl	8000af8 <__aeabi_dcmple>
 800a90c:	bb30      	cbnz	r0, 800a95c <_printf_float+0xc0>
 800a90e:	2200      	movs	r2, #0
 800a910:	2300      	movs	r3, #0
 800a912:	4640      	mov	r0, r8
 800a914:	4649      	mov	r1, r9
 800a916:	f7f6 f8e5 	bl	8000ae4 <__aeabi_dcmplt>
 800a91a:	b110      	cbz	r0, 800a922 <_printf_float+0x86>
 800a91c:	232d      	movs	r3, #45	@ 0x2d
 800a91e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a922:	4a91      	ldr	r2, [pc, #580]	@ (800ab68 <_printf_float+0x2cc>)
 800a924:	4b91      	ldr	r3, [pc, #580]	@ (800ab6c <_printf_float+0x2d0>)
 800a926:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a92a:	bf8c      	ite	hi
 800a92c:	4690      	movhi	r8, r2
 800a92e:	4698      	movls	r8, r3
 800a930:	2303      	movs	r3, #3
 800a932:	f04f 0900 	mov.w	r9, #0
 800a936:	6123      	str	r3, [r4, #16]
 800a938:	f02b 0304 	bic.w	r3, fp, #4
 800a93c:	6023      	str	r3, [r4, #0]
 800a93e:	4633      	mov	r3, r6
 800a940:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a942:	4621      	mov	r1, r4
 800a944:	4628      	mov	r0, r5
 800a946:	9700      	str	r7, [sp, #0]
 800a948:	f000 f9d2 	bl	800acf0 <_printf_common>
 800a94c:	3001      	adds	r0, #1
 800a94e:	f040 808d 	bne.w	800aa6c <_printf_float+0x1d0>
 800a952:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a956:	b00d      	add	sp, #52	@ 0x34
 800a958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a95c:	4642      	mov	r2, r8
 800a95e:	464b      	mov	r3, r9
 800a960:	4640      	mov	r0, r8
 800a962:	4649      	mov	r1, r9
 800a964:	f7f6 f8e6 	bl	8000b34 <__aeabi_dcmpun>
 800a968:	b140      	cbz	r0, 800a97c <_printf_float+0xe0>
 800a96a:	464b      	mov	r3, r9
 800a96c:	4a80      	ldr	r2, [pc, #512]	@ (800ab70 <_printf_float+0x2d4>)
 800a96e:	2b00      	cmp	r3, #0
 800a970:	bfbc      	itt	lt
 800a972:	232d      	movlt	r3, #45	@ 0x2d
 800a974:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a978:	4b7e      	ldr	r3, [pc, #504]	@ (800ab74 <_printf_float+0x2d8>)
 800a97a:	e7d4      	b.n	800a926 <_printf_float+0x8a>
 800a97c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a980:	6863      	ldr	r3, [r4, #4]
 800a982:	9206      	str	r2, [sp, #24]
 800a984:	1c5a      	adds	r2, r3, #1
 800a986:	d13b      	bne.n	800aa00 <_printf_float+0x164>
 800a988:	2306      	movs	r3, #6
 800a98a:	6063      	str	r3, [r4, #4]
 800a98c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a990:	2300      	movs	r3, #0
 800a992:	4628      	mov	r0, r5
 800a994:	6022      	str	r2, [r4, #0]
 800a996:	9303      	str	r3, [sp, #12]
 800a998:	ab0a      	add	r3, sp, #40	@ 0x28
 800a99a:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a99e:	ab09      	add	r3, sp, #36	@ 0x24
 800a9a0:	ec49 8b10 	vmov	d0, r8, r9
 800a9a4:	9300      	str	r3, [sp, #0]
 800a9a6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a9aa:	6861      	ldr	r1, [r4, #4]
 800a9ac:	f7ff fed7 	bl	800a75e <__cvt>
 800a9b0:	9b06      	ldr	r3, [sp, #24]
 800a9b2:	4680      	mov	r8, r0
 800a9b4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a9b6:	2b47      	cmp	r3, #71	@ 0x47
 800a9b8:	d129      	bne.n	800aa0e <_printf_float+0x172>
 800a9ba:	1cc8      	adds	r0, r1, #3
 800a9bc:	db02      	blt.n	800a9c4 <_printf_float+0x128>
 800a9be:	6863      	ldr	r3, [r4, #4]
 800a9c0:	4299      	cmp	r1, r3
 800a9c2:	dd41      	ble.n	800aa48 <_printf_float+0x1ac>
 800a9c4:	f1aa 0a02 	sub.w	sl, sl, #2
 800a9c8:	fa5f fa8a 	uxtb.w	sl, sl
 800a9cc:	3901      	subs	r1, #1
 800a9ce:	4652      	mov	r2, sl
 800a9d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a9d4:	9109      	str	r1, [sp, #36]	@ 0x24
 800a9d6:	f7ff ff27 	bl	800a828 <__exponent>
 800a9da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a9dc:	4681      	mov	r9, r0
 800a9de:	1813      	adds	r3, r2, r0
 800a9e0:	2a01      	cmp	r2, #1
 800a9e2:	6123      	str	r3, [r4, #16]
 800a9e4:	dc02      	bgt.n	800a9ec <_printf_float+0x150>
 800a9e6:	6822      	ldr	r2, [r4, #0]
 800a9e8:	07d2      	lsls	r2, r2, #31
 800a9ea:	d501      	bpl.n	800a9f0 <_printf_float+0x154>
 800a9ec:	3301      	adds	r3, #1
 800a9ee:	6123      	str	r3, [r4, #16]
 800a9f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d0a2      	beq.n	800a93e <_printf_float+0xa2>
 800a9f8:	232d      	movs	r3, #45	@ 0x2d
 800a9fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9fe:	e79e      	b.n	800a93e <_printf_float+0xa2>
 800aa00:	9a06      	ldr	r2, [sp, #24]
 800aa02:	2a47      	cmp	r2, #71	@ 0x47
 800aa04:	d1c2      	bne.n	800a98c <_printf_float+0xf0>
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d1c0      	bne.n	800a98c <_printf_float+0xf0>
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	e7bd      	b.n	800a98a <_printf_float+0xee>
 800aa0e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aa12:	d9db      	bls.n	800a9cc <_printf_float+0x130>
 800aa14:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800aa18:	d118      	bne.n	800aa4c <_printf_float+0x1b0>
 800aa1a:	2900      	cmp	r1, #0
 800aa1c:	6863      	ldr	r3, [r4, #4]
 800aa1e:	dd0b      	ble.n	800aa38 <_printf_float+0x19c>
 800aa20:	6121      	str	r1, [r4, #16]
 800aa22:	b913      	cbnz	r3, 800aa2a <_printf_float+0x18e>
 800aa24:	6822      	ldr	r2, [r4, #0]
 800aa26:	07d0      	lsls	r0, r2, #31
 800aa28:	d502      	bpl.n	800aa30 <_printf_float+0x194>
 800aa2a:	3301      	adds	r3, #1
 800aa2c:	440b      	add	r3, r1
 800aa2e:	6123      	str	r3, [r4, #16]
 800aa30:	f04f 0900 	mov.w	r9, #0
 800aa34:	65a1      	str	r1, [r4, #88]	@ 0x58
 800aa36:	e7db      	b.n	800a9f0 <_printf_float+0x154>
 800aa38:	b913      	cbnz	r3, 800aa40 <_printf_float+0x1a4>
 800aa3a:	6822      	ldr	r2, [r4, #0]
 800aa3c:	07d2      	lsls	r2, r2, #31
 800aa3e:	d501      	bpl.n	800aa44 <_printf_float+0x1a8>
 800aa40:	3302      	adds	r3, #2
 800aa42:	e7f4      	b.n	800aa2e <_printf_float+0x192>
 800aa44:	2301      	movs	r3, #1
 800aa46:	e7f2      	b.n	800aa2e <_printf_float+0x192>
 800aa48:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800aa4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa4e:	4299      	cmp	r1, r3
 800aa50:	db05      	blt.n	800aa5e <_printf_float+0x1c2>
 800aa52:	6823      	ldr	r3, [r4, #0]
 800aa54:	6121      	str	r1, [r4, #16]
 800aa56:	07d8      	lsls	r0, r3, #31
 800aa58:	d5ea      	bpl.n	800aa30 <_printf_float+0x194>
 800aa5a:	1c4b      	adds	r3, r1, #1
 800aa5c:	e7e7      	b.n	800aa2e <_printf_float+0x192>
 800aa5e:	2900      	cmp	r1, #0
 800aa60:	bfd4      	ite	le
 800aa62:	f1c1 0202 	rsble	r2, r1, #2
 800aa66:	2201      	movgt	r2, #1
 800aa68:	4413      	add	r3, r2
 800aa6a:	e7e0      	b.n	800aa2e <_printf_float+0x192>
 800aa6c:	6823      	ldr	r3, [r4, #0]
 800aa6e:	055a      	lsls	r2, r3, #21
 800aa70:	d407      	bmi.n	800aa82 <_printf_float+0x1e6>
 800aa72:	6923      	ldr	r3, [r4, #16]
 800aa74:	4642      	mov	r2, r8
 800aa76:	4631      	mov	r1, r6
 800aa78:	4628      	mov	r0, r5
 800aa7a:	47b8      	blx	r7
 800aa7c:	3001      	adds	r0, #1
 800aa7e:	d12b      	bne.n	800aad8 <_printf_float+0x23c>
 800aa80:	e767      	b.n	800a952 <_printf_float+0xb6>
 800aa82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aa86:	f240 80dd 	bls.w	800ac44 <_printf_float+0x3a8>
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aa92:	f7f6 f81d 	bl	8000ad0 <__aeabi_dcmpeq>
 800aa96:	2800      	cmp	r0, #0
 800aa98:	d033      	beq.n	800ab02 <_printf_float+0x266>
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	4a36      	ldr	r2, [pc, #216]	@ (800ab78 <_printf_float+0x2dc>)
 800aa9e:	4631      	mov	r1, r6
 800aaa0:	4628      	mov	r0, r5
 800aaa2:	47b8      	blx	r7
 800aaa4:	3001      	adds	r0, #1
 800aaa6:	f43f af54 	beq.w	800a952 <_printf_float+0xb6>
 800aaaa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800aaae:	4543      	cmp	r3, r8
 800aab0:	db02      	blt.n	800aab8 <_printf_float+0x21c>
 800aab2:	6823      	ldr	r3, [r4, #0]
 800aab4:	07d8      	lsls	r0, r3, #31
 800aab6:	d50f      	bpl.n	800aad8 <_printf_float+0x23c>
 800aab8:	4631      	mov	r1, r6
 800aaba:	4628      	mov	r0, r5
 800aabc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aac0:	47b8      	blx	r7
 800aac2:	3001      	adds	r0, #1
 800aac4:	f43f af45 	beq.w	800a952 <_printf_float+0xb6>
 800aac8:	f04f 0900 	mov.w	r9, #0
 800aacc:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800aad0:	f104 0a1a 	add.w	sl, r4, #26
 800aad4:	45c8      	cmp	r8, r9
 800aad6:	dc09      	bgt.n	800aaec <_printf_float+0x250>
 800aad8:	6823      	ldr	r3, [r4, #0]
 800aada:	079b      	lsls	r3, r3, #30
 800aadc:	f100 8103 	bmi.w	800ace6 <_printf_float+0x44a>
 800aae0:	68e0      	ldr	r0, [r4, #12]
 800aae2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aae4:	4298      	cmp	r0, r3
 800aae6:	bfb8      	it	lt
 800aae8:	4618      	movlt	r0, r3
 800aaea:	e734      	b.n	800a956 <_printf_float+0xba>
 800aaec:	2301      	movs	r3, #1
 800aaee:	4652      	mov	r2, sl
 800aaf0:	4631      	mov	r1, r6
 800aaf2:	4628      	mov	r0, r5
 800aaf4:	47b8      	blx	r7
 800aaf6:	3001      	adds	r0, #1
 800aaf8:	f43f af2b 	beq.w	800a952 <_printf_float+0xb6>
 800aafc:	f109 0901 	add.w	r9, r9, #1
 800ab00:	e7e8      	b.n	800aad4 <_printf_float+0x238>
 800ab02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	dc39      	bgt.n	800ab7c <_printf_float+0x2e0>
 800ab08:	2301      	movs	r3, #1
 800ab0a:	4a1b      	ldr	r2, [pc, #108]	@ (800ab78 <_printf_float+0x2dc>)
 800ab0c:	4631      	mov	r1, r6
 800ab0e:	4628      	mov	r0, r5
 800ab10:	47b8      	blx	r7
 800ab12:	3001      	adds	r0, #1
 800ab14:	f43f af1d 	beq.w	800a952 <_printf_float+0xb6>
 800ab18:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ab1c:	ea59 0303 	orrs.w	r3, r9, r3
 800ab20:	d102      	bne.n	800ab28 <_printf_float+0x28c>
 800ab22:	6823      	ldr	r3, [r4, #0]
 800ab24:	07d9      	lsls	r1, r3, #31
 800ab26:	d5d7      	bpl.n	800aad8 <_printf_float+0x23c>
 800ab28:	4631      	mov	r1, r6
 800ab2a:	4628      	mov	r0, r5
 800ab2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab30:	47b8      	blx	r7
 800ab32:	3001      	adds	r0, #1
 800ab34:	f43f af0d 	beq.w	800a952 <_printf_float+0xb6>
 800ab38:	f04f 0a00 	mov.w	sl, #0
 800ab3c:	f104 0b1a 	add.w	fp, r4, #26
 800ab40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab42:	425b      	negs	r3, r3
 800ab44:	4553      	cmp	r3, sl
 800ab46:	dc01      	bgt.n	800ab4c <_printf_float+0x2b0>
 800ab48:	464b      	mov	r3, r9
 800ab4a:	e793      	b.n	800aa74 <_printf_float+0x1d8>
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	465a      	mov	r2, fp
 800ab50:	4631      	mov	r1, r6
 800ab52:	4628      	mov	r0, r5
 800ab54:	47b8      	blx	r7
 800ab56:	3001      	adds	r0, #1
 800ab58:	f43f aefb 	beq.w	800a952 <_printf_float+0xb6>
 800ab5c:	f10a 0a01 	add.w	sl, sl, #1
 800ab60:	e7ee      	b.n	800ab40 <_printf_float+0x2a4>
 800ab62:	bf00      	nop
 800ab64:	7fefffff 	.word	0x7fefffff
 800ab68:	0800ff18 	.word	0x0800ff18
 800ab6c:	0800ff14 	.word	0x0800ff14
 800ab70:	0800ff20 	.word	0x0800ff20
 800ab74:	0800ff1c 	.word	0x0800ff1c
 800ab78:	0800ff24 	.word	0x0800ff24
 800ab7c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ab7e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ab82:	4553      	cmp	r3, sl
 800ab84:	bfa8      	it	ge
 800ab86:	4653      	movge	r3, sl
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	4699      	mov	r9, r3
 800ab8c:	dc36      	bgt.n	800abfc <_printf_float+0x360>
 800ab8e:	f04f 0b00 	mov.w	fp, #0
 800ab92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ab96:	f104 021a 	add.w	r2, r4, #26
 800ab9a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ab9c:	9306      	str	r3, [sp, #24]
 800ab9e:	eba3 0309 	sub.w	r3, r3, r9
 800aba2:	455b      	cmp	r3, fp
 800aba4:	dc31      	bgt.n	800ac0a <_printf_float+0x36e>
 800aba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aba8:	459a      	cmp	sl, r3
 800abaa:	dc3a      	bgt.n	800ac22 <_printf_float+0x386>
 800abac:	6823      	ldr	r3, [r4, #0]
 800abae:	07da      	lsls	r2, r3, #31
 800abb0:	d437      	bmi.n	800ac22 <_printf_float+0x386>
 800abb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abb4:	ebaa 0903 	sub.w	r9, sl, r3
 800abb8:	9b06      	ldr	r3, [sp, #24]
 800abba:	ebaa 0303 	sub.w	r3, sl, r3
 800abbe:	4599      	cmp	r9, r3
 800abc0:	bfa8      	it	ge
 800abc2:	4699      	movge	r9, r3
 800abc4:	f1b9 0f00 	cmp.w	r9, #0
 800abc8:	dc33      	bgt.n	800ac32 <_printf_float+0x396>
 800abca:	f04f 0800 	mov.w	r8, #0
 800abce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800abd2:	f104 0b1a 	add.w	fp, r4, #26
 800abd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abd8:	ebaa 0303 	sub.w	r3, sl, r3
 800abdc:	eba3 0309 	sub.w	r3, r3, r9
 800abe0:	4543      	cmp	r3, r8
 800abe2:	f77f af79 	ble.w	800aad8 <_printf_float+0x23c>
 800abe6:	2301      	movs	r3, #1
 800abe8:	465a      	mov	r2, fp
 800abea:	4631      	mov	r1, r6
 800abec:	4628      	mov	r0, r5
 800abee:	47b8      	blx	r7
 800abf0:	3001      	adds	r0, #1
 800abf2:	f43f aeae 	beq.w	800a952 <_printf_float+0xb6>
 800abf6:	f108 0801 	add.w	r8, r8, #1
 800abfa:	e7ec      	b.n	800abd6 <_printf_float+0x33a>
 800abfc:	4642      	mov	r2, r8
 800abfe:	4631      	mov	r1, r6
 800ac00:	4628      	mov	r0, r5
 800ac02:	47b8      	blx	r7
 800ac04:	3001      	adds	r0, #1
 800ac06:	d1c2      	bne.n	800ab8e <_printf_float+0x2f2>
 800ac08:	e6a3      	b.n	800a952 <_printf_float+0xb6>
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	4631      	mov	r1, r6
 800ac0e:	4628      	mov	r0, r5
 800ac10:	9206      	str	r2, [sp, #24]
 800ac12:	47b8      	blx	r7
 800ac14:	3001      	adds	r0, #1
 800ac16:	f43f ae9c 	beq.w	800a952 <_printf_float+0xb6>
 800ac1a:	f10b 0b01 	add.w	fp, fp, #1
 800ac1e:	9a06      	ldr	r2, [sp, #24]
 800ac20:	e7bb      	b.n	800ab9a <_printf_float+0x2fe>
 800ac22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac26:	4631      	mov	r1, r6
 800ac28:	4628      	mov	r0, r5
 800ac2a:	47b8      	blx	r7
 800ac2c:	3001      	adds	r0, #1
 800ac2e:	d1c0      	bne.n	800abb2 <_printf_float+0x316>
 800ac30:	e68f      	b.n	800a952 <_printf_float+0xb6>
 800ac32:	9a06      	ldr	r2, [sp, #24]
 800ac34:	464b      	mov	r3, r9
 800ac36:	4631      	mov	r1, r6
 800ac38:	4628      	mov	r0, r5
 800ac3a:	4442      	add	r2, r8
 800ac3c:	47b8      	blx	r7
 800ac3e:	3001      	adds	r0, #1
 800ac40:	d1c3      	bne.n	800abca <_printf_float+0x32e>
 800ac42:	e686      	b.n	800a952 <_printf_float+0xb6>
 800ac44:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ac48:	f1ba 0f01 	cmp.w	sl, #1
 800ac4c:	dc01      	bgt.n	800ac52 <_printf_float+0x3b6>
 800ac4e:	07db      	lsls	r3, r3, #31
 800ac50:	d536      	bpl.n	800acc0 <_printf_float+0x424>
 800ac52:	2301      	movs	r3, #1
 800ac54:	4642      	mov	r2, r8
 800ac56:	4631      	mov	r1, r6
 800ac58:	4628      	mov	r0, r5
 800ac5a:	47b8      	blx	r7
 800ac5c:	3001      	adds	r0, #1
 800ac5e:	f43f ae78 	beq.w	800a952 <_printf_float+0xb6>
 800ac62:	4631      	mov	r1, r6
 800ac64:	4628      	mov	r0, r5
 800ac66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac6a:	47b8      	blx	r7
 800ac6c:	3001      	adds	r0, #1
 800ac6e:	f43f ae70 	beq.w	800a952 <_printf_float+0xb6>
 800ac72:	2200      	movs	r2, #0
 800ac74:	2300      	movs	r3, #0
 800ac76:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800ac7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ac7e:	f7f5 ff27 	bl	8000ad0 <__aeabi_dcmpeq>
 800ac82:	b9c0      	cbnz	r0, 800acb6 <_printf_float+0x41a>
 800ac84:	4653      	mov	r3, sl
 800ac86:	f108 0201 	add.w	r2, r8, #1
 800ac8a:	4631      	mov	r1, r6
 800ac8c:	4628      	mov	r0, r5
 800ac8e:	47b8      	blx	r7
 800ac90:	3001      	adds	r0, #1
 800ac92:	d10c      	bne.n	800acae <_printf_float+0x412>
 800ac94:	e65d      	b.n	800a952 <_printf_float+0xb6>
 800ac96:	2301      	movs	r3, #1
 800ac98:	465a      	mov	r2, fp
 800ac9a:	4631      	mov	r1, r6
 800ac9c:	4628      	mov	r0, r5
 800ac9e:	47b8      	blx	r7
 800aca0:	3001      	adds	r0, #1
 800aca2:	f43f ae56 	beq.w	800a952 <_printf_float+0xb6>
 800aca6:	f108 0801 	add.w	r8, r8, #1
 800acaa:	45d0      	cmp	r8, sl
 800acac:	dbf3      	blt.n	800ac96 <_printf_float+0x3fa>
 800acae:	464b      	mov	r3, r9
 800acb0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800acb4:	e6df      	b.n	800aa76 <_printf_float+0x1da>
 800acb6:	f04f 0800 	mov.w	r8, #0
 800acba:	f104 0b1a 	add.w	fp, r4, #26
 800acbe:	e7f4      	b.n	800acaa <_printf_float+0x40e>
 800acc0:	2301      	movs	r3, #1
 800acc2:	4642      	mov	r2, r8
 800acc4:	e7e1      	b.n	800ac8a <_printf_float+0x3ee>
 800acc6:	2301      	movs	r3, #1
 800acc8:	464a      	mov	r2, r9
 800acca:	4631      	mov	r1, r6
 800accc:	4628      	mov	r0, r5
 800acce:	47b8      	blx	r7
 800acd0:	3001      	adds	r0, #1
 800acd2:	f43f ae3e 	beq.w	800a952 <_printf_float+0xb6>
 800acd6:	f108 0801 	add.w	r8, r8, #1
 800acda:	68e3      	ldr	r3, [r4, #12]
 800acdc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800acde:	1a5b      	subs	r3, r3, r1
 800ace0:	4543      	cmp	r3, r8
 800ace2:	dcf0      	bgt.n	800acc6 <_printf_float+0x42a>
 800ace4:	e6fc      	b.n	800aae0 <_printf_float+0x244>
 800ace6:	f04f 0800 	mov.w	r8, #0
 800acea:	f104 0919 	add.w	r9, r4, #25
 800acee:	e7f4      	b.n	800acda <_printf_float+0x43e>

0800acf0 <_printf_common>:
 800acf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acf4:	4616      	mov	r6, r2
 800acf6:	4698      	mov	r8, r3
 800acf8:	688a      	ldr	r2, [r1, #8]
 800acfa:	4607      	mov	r7, r0
 800acfc:	690b      	ldr	r3, [r1, #16]
 800acfe:	460c      	mov	r4, r1
 800ad00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad04:	4293      	cmp	r3, r2
 800ad06:	bfb8      	it	lt
 800ad08:	4613      	movlt	r3, r2
 800ad0a:	6033      	str	r3, [r6, #0]
 800ad0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad10:	b10a      	cbz	r2, 800ad16 <_printf_common+0x26>
 800ad12:	3301      	adds	r3, #1
 800ad14:	6033      	str	r3, [r6, #0]
 800ad16:	6823      	ldr	r3, [r4, #0]
 800ad18:	0699      	lsls	r1, r3, #26
 800ad1a:	bf42      	ittt	mi
 800ad1c:	6833      	ldrmi	r3, [r6, #0]
 800ad1e:	3302      	addmi	r3, #2
 800ad20:	6033      	strmi	r3, [r6, #0]
 800ad22:	6825      	ldr	r5, [r4, #0]
 800ad24:	f015 0506 	ands.w	r5, r5, #6
 800ad28:	d106      	bne.n	800ad38 <_printf_common+0x48>
 800ad2a:	f104 0a19 	add.w	sl, r4, #25
 800ad2e:	68e3      	ldr	r3, [r4, #12]
 800ad30:	6832      	ldr	r2, [r6, #0]
 800ad32:	1a9b      	subs	r3, r3, r2
 800ad34:	42ab      	cmp	r3, r5
 800ad36:	dc2b      	bgt.n	800ad90 <_printf_common+0xa0>
 800ad38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad3c:	6822      	ldr	r2, [r4, #0]
 800ad3e:	3b00      	subs	r3, #0
 800ad40:	bf18      	it	ne
 800ad42:	2301      	movne	r3, #1
 800ad44:	0692      	lsls	r2, r2, #26
 800ad46:	d430      	bmi.n	800adaa <_printf_common+0xba>
 800ad48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad4c:	4641      	mov	r1, r8
 800ad4e:	4638      	mov	r0, r7
 800ad50:	47c8      	blx	r9
 800ad52:	3001      	adds	r0, #1
 800ad54:	d023      	beq.n	800ad9e <_printf_common+0xae>
 800ad56:	6823      	ldr	r3, [r4, #0]
 800ad58:	341a      	adds	r4, #26
 800ad5a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ad5e:	f003 0306 	and.w	r3, r3, #6
 800ad62:	2b04      	cmp	r3, #4
 800ad64:	bf0a      	itet	eq
 800ad66:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800ad6a:	2500      	movne	r5, #0
 800ad6c:	6833      	ldreq	r3, [r6, #0]
 800ad6e:	f04f 0600 	mov.w	r6, #0
 800ad72:	bf08      	it	eq
 800ad74:	1aed      	subeq	r5, r5, r3
 800ad76:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ad7a:	bf08      	it	eq
 800ad7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad80:	4293      	cmp	r3, r2
 800ad82:	bfc4      	itt	gt
 800ad84:	1a9b      	subgt	r3, r3, r2
 800ad86:	18ed      	addgt	r5, r5, r3
 800ad88:	42b5      	cmp	r5, r6
 800ad8a:	d11a      	bne.n	800adc2 <_printf_common+0xd2>
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	e008      	b.n	800ada2 <_printf_common+0xb2>
 800ad90:	2301      	movs	r3, #1
 800ad92:	4652      	mov	r2, sl
 800ad94:	4641      	mov	r1, r8
 800ad96:	4638      	mov	r0, r7
 800ad98:	47c8      	blx	r9
 800ad9a:	3001      	adds	r0, #1
 800ad9c:	d103      	bne.n	800ada6 <_printf_common+0xb6>
 800ad9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ada2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ada6:	3501      	adds	r5, #1
 800ada8:	e7c1      	b.n	800ad2e <_printf_common+0x3e>
 800adaa:	18e1      	adds	r1, r4, r3
 800adac:	1c5a      	adds	r2, r3, #1
 800adae:	2030      	movs	r0, #48	@ 0x30
 800adb0:	3302      	adds	r3, #2
 800adb2:	4422      	add	r2, r4
 800adb4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800adb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800adbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800adc0:	e7c2      	b.n	800ad48 <_printf_common+0x58>
 800adc2:	2301      	movs	r3, #1
 800adc4:	4622      	mov	r2, r4
 800adc6:	4641      	mov	r1, r8
 800adc8:	4638      	mov	r0, r7
 800adca:	47c8      	blx	r9
 800adcc:	3001      	adds	r0, #1
 800adce:	d0e6      	beq.n	800ad9e <_printf_common+0xae>
 800add0:	3601      	adds	r6, #1
 800add2:	e7d9      	b.n	800ad88 <_printf_common+0x98>

0800add4 <_printf_i>:
 800add4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800add8:	7e0f      	ldrb	r7, [r1, #24]
 800adda:	4691      	mov	r9, r2
 800addc:	4680      	mov	r8, r0
 800adde:	460c      	mov	r4, r1
 800ade0:	2f78      	cmp	r7, #120	@ 0x78
 800ade2:	469a      	mov	sl, r3
 800ade4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ade6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800adea:	d807      	bhi.n	800adfc <_printf_i+0x28>
 800adec:	2f62      	cmp	r7, #98	@ 0x62
 800adee:	d80a      	bhi.n	800ae06 <_printf_i+0x32>
 800adf0:	2f00      	cmp	r7, #0
 800adf2:	f000 80d1 	beq.w	800af98 <_printf_i+0x1c4>
 800adf6:	2f58      	cmp	r7, #88	@ 0x58
 800adf8:	f000 80b8 	beq.w	800af6c <_printf_i+0x198>
 800adfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae04:	e03a      	b.n	800ae7c <_printf_i+0xa8>
 800ae06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae0a:	2b15      	cmp	r3, #21
 800ae0c:	d8f6      	bhi.n	800adfc <_printf_i+0x28>
 800ae0e:	a101      	add	r1, pc, #4	@ (adr r1, 800ae14 <_printf_i+0x40>)
 800ae10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae14:	0800ae6d 	.word	0x0800ae6d
 800ae18:	0800ae81 	.word	0x0800ae81
 800ae1c:	0800adfd 	.word	0x0800adfd
 800ae20:	0800adfd 	.word	0x0800adfd
 800ae24:	0800adfd 	.word	0x0800adfd
 800ae28:	0800adfd 	.word	0x0800adfd
 800ae2c:	0800ae81 	.word	0x0800ae81
 800ae30:	0800adfd 	.word	0x0800adfd
 800ae34:	0800adfd 	.word	0x0800adfd
 800ae38:	0800adfd 	.word	0x0800adfd
 800ae3c:	0800adfd 	.word	0x0800adfd
 800ae40:	0800af7f 	.word	0x0800af7f
 800ae44:	0800aeab 	.word	0x0800aeab
 800ae48:	0800af39 	.word	0x0800af39
 800ae4c:	0800adfd 	.word	0x0800adfd
 800ae50:	0800adfd 	.word	0x0800adfd
 800ae54:	0800afa1 	.word	0x0800afa1
 800ae58:	0800adfd 	.word	0x0800adfd
 800ae5c:	0800aeab 	.word	0x0800aeab
 800ae60:	0800adfd 	.word	0x0800adfd
 800ae64:	0800adfd 	.word	0x0800adfd
 800ae68:	0800af41 	.word	0x0800af41
 800ae6c:	6833      	ldr	r3, [r6, #0]
 800ae6e:	1d1a      	adds	r2, r3, #4
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	6032      	str	r2, [r6, #0]
 800ae74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae7c:	2301      	movs	r3, #1
 800ae7e:	e09c      	b.n	800afba <_printf_i+0x1e6>
 800ae80:	6833      	ldr	r3, [r6, #0]
 800ae82:	6820      	ldr	r0, [r4, #0]
 800ae84:	1d19      	adds	r1, r3, #4
 800ae86:	6031      	str	r1, [r6, #0]
 800ae88:	0606      	lsls	r6, r0, #24
 800ae8a:	d501      	bpl.n	800ae90 <_printf_i+0xbc>
 800ae8c:	681d      	ldr	r5, [r3, #0]
 800ae8e:	e003      	b.n	800ae98 <_printf_i+0xc4>
 800ae90:	0645      	lsls	r5, r0, #25
 800ae92:	d5fb      	bpl.n	800ae8c <_printf_i+0xb8>
 800ae94:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ae98:	2d00      	cmp	r5, #0
 800ae9a:	da03      	bge.n	800aea4 <_printf_i+0xd0>
 800ae9c:	232d      	movs	r3, #45	@ 0x2d
 800ae9e:	426d      	negs	r5, r5
 800aea0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aea4:	4858      	ldr	r0, [pc, #352]	@ (800b008 <_printf_i+0x234>)
 800aea6:	230a      	movs	r3, #10
 800aea8:	e011      	b.n	800aece <_printf_i+0xfa>
 800aeaa:	6821      	ldr	r1, [r4, #0]
 800aeac:	6833      	ldr	r3, [r6, #0]
 800aeae:	0608      	lsls	r0, r1, #24
 800aeb0:	f853 5b04 	ldr.w	r5, [r3], #4
 800aeb4:	d402      	bmi.n	800aebc <_printf_i+0xe8>
 800aeb6:	0649      	lsls	r1, r1, #25
 800aeb8:	bf48      	it	mi
 800aeba:	b2ad      	uxthmi	r5, r5
 800aebc:	2f6f      	cmp	r7, #111	@ 0x6f
 800aebe:	6033      	str	r3, [r6, #0]
 800aec0:	4851      	ldr	r0, [pc, #324]	@ (800b008 <_printf_i+0x234>)
 800aec2:	bf14      	ite	ne
 800aec4:	230a      	movne	r3, #10
 800aec6:	2308      	moveq	r3, #8
 800aec8:	2100      	movs	r1, #0
 800aeca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aece:	6866      	ldr	r6, [r4, #4]
 800aed0:	2e00      	cmp	r6, #0
 800aed2:	60a6      	str	r6, [r4, #8]
 800aed4:	db05      	blt.n	800aee2 <_printf_i+0x10e>
 800aed6:	6821      	ldr	r1, [r4, #0]
 800aed8:	432e      	orrs	r6, r5
 800aeda:	f021 0104 	bic.w	r1, r1, #4
 800aede:	6021      	str	r1, [r4, #0]
 800aee0:	d04b      	beq.n	800af7a <_printf_i+0x1a6>
 800aee2:	4616      	mov	r6, r2
 800aee4:	fbb5 f1f3 	udiv	r1, r5, r3
 800aee8:	fb03 5711 	mls	r7, r3, r1, r5
 800aeec:	5dc7      	ldrb	r7, [r0, r7]
 800aeee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aef2:	462f      	mov	r7, r5
 800aef4:	460d      	mov	r5, r1
 800aef6:	42bb      	cmp	r3, r7
 800aef8:	d9f4      	bls.n	800aee4 <_printf_i+0x110>
 800aefa:	2b08      	cmp	r3, #8
 800aefc:	d10b      	bne.n	800af16 <_printf_i+0x142>
 800aefe:	6823      	ldr	r3, [r4, #0]
 800af00:	07df      	lsls	r7, r3, #31
 800af02:	d508      	bpl.n	800af16 <_printf_i+0x142>
 800af04:	6923      	ldr	r3, [r4, #16]
 800af06:	6861      	ldr	r1, [r4, #4]
 800af08:	4299      	cmp	r1, r3
 800af0a:	bfde      	ittt	le
 800af0c:	2330      	movle	r3, #48	@ 0x30
 800af0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af12:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800af16:	1b92      	subs	r2, r2, r6
 800af18:	6122      	str	r2, [r4, #16]
 800af1a:	464b      	mov	r3, r9
 800af1c:	aa03      	add	r2, sp, #12
 800af1e:	4621      	mov	r1, r4
 800af20:	4640      	mov	r0, r8
 800af22:	f8cd a000 	str.w	sl, [sp]
 800af26:	f7ff fee3 	bl	800acf0 <_printf_common>
 800af2a:	3001      	adds	r0, #1
 800af2c:	d14a      	bne.n	800afc4 <_printf_i+0x1f0>
 800af2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af32:	b004      	add	sp, #16
 800af34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af38:	6823      	ldr	r3, [r4, #0]
 800af3a:	f043 0320 	orr.w	r3, r3, #32
 800af3e:	6023      	str	r3, [r4, #0]
 800af40:	2778      	movs	r7, #120	@ 0x78
 800af42:	4832      	ldr	r0, [pc, #200]	@ (800b00c <_printf_i+0x238>)
 800af44:	6823      	ldr	r3, [r4, #0]
 800af46:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af4a:	061f      	lsls	r7, r3, #24
 800af4c:	6831      	ldr	r1, [r6, #0]
 800af4e:	f851 5b04 	ldr.w	r5, [r1], #4
 800af52:	d402      	bmi.n	800af5a <_printf_i+0x186>
 800af54:	065f      	lsls	r7, r3, #25
 800af56:	bf48      	it	mi
 800af58:	b2ad      	uxthmi	r5, r5
 800af5a:	6031      	str	r1, [r6, #0]
 800af5c:	07d9      	lsls	r1, r3, #31
 800af5e:	bf44      	itt	mi
 800af60:	f043 0320 	orrmi.w	r3, r3, #32
 800af64:	6023      	strmi	r3, [r4, #0]
 800af66:	b11d      	cbz	r5, 800af70 <_printf_i+0x19c>
 800af68:	2310      	movs	r3, #16
 800af6a:	e7ad      	b.n	800aec8 <_printf_i+0xf4>
 800af6c:	4826      	ldr	r0, [pc, #152]	@ (800b008 <_printf_i+0x234>)
 800af6e:	e7e9      	b.n	800af44 <_printf_i+0x170>
 800af70:	6823      	ldr	r3, [r4, #0]
 800af72:	f023 0320 	bic.w	r3, r3, #32
 800af76:	6023      	str	r3, [r4, #0]
 800af78:	e7f6      	b.n	800af68 <_printf_i+0x194>
 800af7a:	4616      	mov	r6, r2
 800af7c:	e7bd      	b.n	800aefa <_printf_i+0x126>
 800af7e:	6833      	ldr	r3, [r6, #0]
 800af80:	6825      	ldr	r5, [r4, #0]
 800af82:	1d18      	adds	r0, r3, #4
 800af84:	6961      	ldr	r1, [r4, #20]
 800af86:	6030      	str	r0, [r6, #0]
 800af88:	062e      	lsls	r6, r5, #24
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	d501      	bpl.n	800af92 <_printf_i+0x1be>
 800af8e:	6019      	str	r1, [r3, #0]
 800af90:	e002      	b.n	800af98 <_printf_i+0x1c4>
 800af92:	0668      	lsls	r0, r5, #25
 800af94:	d5fb      	bpl.n	800af8e <_printf_i+0x1ba>
 800af96:	8019      	strh	r1, [r3, #0]
 800af98:	2300      	movs	r3, #0
 800af9a:	4616      	mov	r6, r2
 800af9c:	6123      	str	r3, [r4, #16]
 800af9e:	e7bc      	b.n	800af1a <_printf_i+0x146>
 800afa0:	6833      	ldr	r3, [r6, #0]
 800afa2:	2100      	movs	r1, #0
 800afa4:	1d1a      	adds	r2, r3, #4
 800afa6:	6032      	str	r2, [r6, #0]
 800afa8:	681e      	ldr	r6, [r3, #0]
 800afaa:	6862      	ldr	r2, [r4, #4]
 800afac:	4630      	mov	r0, r6
 800afae:	f000 f94d 	bl	800b24c <memchr>
 800afb2:	b108      	cbz	r0, 800afb8 <_printf_i+0x1e4>
 800afb4:	1b80      	subs	r0, r0, r6
 800afb6:	6060      	str	r0, [r4, #4]
 800afb8:	6863      	ldr	r3, [r4, #4]
 800afba:	6123      	str	r3, [r4, #16]
 800afbc:	2300      	movs	r3, #0
 800afbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afc2:	e7aa      	b.n	800af1a <_printf_i+0x146>
 800afc4:	6923      	ldr	r3, [r4, #16]
 800afc6:	4632      	mov	r2, r6
 800afc8:	4649      	mov	r1, r9
 800afca:	4640      	mov	r0, r8
 800afcc:	47d0      	blx	sl
 800afce:	3001      	adds	r0, #1
 800afd0:	d0ad      	beq.n	800af2e <_printf_i+0x15a>
 800afd2:	6823      	ldr	r3, [r4, #0]
 800afd4:	079b      	lsls	r3, r3, #30
 800afd6:	d413      	bmi.n	800b000 <_printf_i+0x22c>
 800afd8:	68e0      	ldr	r0, [r4, #12]
 800afda:	9b03      	ldr	r3, [sp, #12]
 800afdc:	4298      	cmp	r0, r3
 800afde:	bfb8      	it	lt
 800afe0:	4618      	movlt	r0, r3
 800afe2:	e7a6      	b.n	800af32 <_printf_i+0x15e>
 800afe4:	2301      	movs	r3, #1
 800afe6:	4632      	mov	r2, r6
 800afe8:	4649      	mov	r1, r9
 800afea:	4640      	mov	r0, r8
 800afec:	47d0      	blx	sl
 800afee:	3001      	adds	r0, #1
 800aff0:	d09d      	beq.n	800af2e <_printf_i+0x15a>
 800aff2:	3501      	adds	r5, #1
 800aff4:	68e3      	ldr	r3, [r4, #12]
 800aff6:	9903      	ldr	r1, [sp, #12]
 800aff8:	1a5b      	subs	r3, r3, r1
 800affa:	42ab      	cmp	r3, r5
 800affc:	dcf2      	bgt.n	800afe4 <_printf_i+0x210>
 800affe:	e7eb      	b.n	800afd8 <_printf_i+0x204>
 800b000:	2500      	movs	r5, #0
 800b002:	f104 0619 	add.w	r6, r4, #25
 800b006:	e7f5      	b.n	800aff4 <_printf_i+0x220>
 800b008:	0800ff26 	.word	0x0800ff26
 800b00c:	0800ff37 	.word	0x0800ff37

0800b010 <siprintf>:
 800b010:	b40e      	push	{r1, r2, r3}
 800b012:	b510      	push	{r4, lr}
 800b014:	b09d      	sub	sp, #116	@ 0x74
 800b016:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b01a:	2400      	movs	r4, #0
 800b01c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b01e:	9002      	str	r0, [sp, #8]
 800b020:	9006      	str	r0, [sp, #24]
 800b022:	9107      	str	r1, [sp, #28]
 800b024:	9104      	str	r1, [sp, #16]
 800b026:	4809      	ldr	r0, [pc, #36]	@ (800b04c <siprintf+0x3c>)
 800b028:	4909      	ldr	r1, [pc, #36]	@ (800b050 <siprintf+0x40>)
 800b02a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b02e:	9105      	str	r1, [sp, #20]
 800b030:	a902      	add	r1, sp, #8
 800b032:	6800      	ldr	r0, [r0, #0]
 800b034:	9301      	str	r3, [sp, #4]
 800b036:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b038:	f000 ffd4 	bl	800bfe4 <_svfiprintf_r>
 800b03c:	9b02      	ldr	r3, [sp, #8]
 800b03e:	701c      	strb	r4, [r3, #0]
 800b040:	b01d      	add	sp, #116	@ 0x74
 800b042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b046:	b003      	add	sp, #12
 800b048:	4770      	bx	lr
 800b04a:	bf00      	nop
 800b04c:	20000044 	.word	0x20000044
 800b050:	ffff0208 	.word	0xffff0208

0800b054 <std>:
 800b054:	2300      	movs	r3, #0
 800b056:	b510      	push	{r4, lr}
 800b058:	4604      	mov	r4, r0
 800b05a:	6083      	str	r3, [r0, #8]
 800b05c:	8181      	strh	r1, [r0, #12]
 800b05e:	4619      	mov	r1, r3
 800b060:	6643      	str	r3, [r0, #100]	@ 0x64
 800b062:	81c2      	strh	r2, [r0, #14]
 800b064:	2208      	movs	r2, #8
 800b066:	6183      	str	r3, [r0, #24]
 800b068:	e9c0 3300 	strd	r3, r3, [r0]
 800b06c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b070:	305c      	adds	r0, #92	@ 0x5c
 800b072:	f000 f8b1 	bl	800b1d8 <memset>
 800b076:	4b0d      	ldr	r3, [pc, #52]	@ (800b0ac <std+0x58>)
 800b078:	6224      	str	r4, [r4, #32]
 800b07a:	6263      	str	r3, [r4, #36]	@ 0x24
 800b07c:	4b0c      	ldr	r3, [pc, #48]	@ (800b0b0 <std+0x5c>)
 800b07e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b080:	4b0c      	ldr	r3, [pc, #48]	@ (800b0b4 <std+0x60>)
 800b082:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b084:	4b0c      	ldr	r3, [pc, #48]	@ (800b0b8 <std+0x64>)
 800b086:	6323      	str	r3, [r4, #48]	@ 0x30
 800b088:	4b0c      	ldr	r3, [pc, #48]	@ (800b0bc <std+0x68>)
 800b08a:	429c      	cmp	r4, r3
 800b08c:	d006      	beq.n	800b09c <std+0x48>
 800b08e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b092:	4294      	cmp	r4, r2
 800b094:	d002      	beq.n	800b09c <std+0x48>
 800b096:	33d0      	adds	r3, #208	@ 0xd0
 800b098:	429c      	cmp	r4, r3
 800b09a:	d105      	bne.n	800b0a8 <std+0x54>
 800b09c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b0a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0a4:	f000 b8ca 	b.w	800b23c <__retarget_lock_init_recursive>
 800b0a8:	bd10      	pop	{r4, pc}
 800b0aa:	bf00      	nop
 800b0ac:	0800cba5 	.word	0x0800cba5
 800b0b0:	0800cbc7 	.word	0x0800cbc7
 800b0b4:	0800cbff 	.word	0x0800cbff
 800b0b8:	0800cc23 	.word	0x0800cc23
 800b0bc:	20000458 	.word	0x20000458

0800b0c0 <stdio_exit_handler>:
 800b0c0:	4a02      	ldr	r2, [pc, #8]	@ (800b0cc <stdio_exit_handler+0xc>)
 800b0c2:	4903      	ldr	r1, [pc, #12]	@ (800b0d0 <stdio_exit_handler+0x10>)
 800b0c4:	4803      	ldr	r0, [pc, #12]	@ (800b0d4 <stdio_exit_handler+0x14>)
 800b0c6:	f000 b869 	b.w	800b19c <_fwalk_sglue>
 800b0ca:	bf00      	nop
 800b0cc:	20000038 	.word	0x20000038
 800b0d0:	0800c439 	.word	0x0800c439
 800b0d4:	20000048 	.word	0x20000048

0800b0d8 <cleanup_stdio>:
 800b0d8:	6841      	ldr	r1, [r0, #4]
 800b0da:	4b0c      	ldr	r3, [pc, #48]	@ (800b10c <cleanup_stdio+0x34>)
 800b0dc:	4299      	cmp	r1, r3
 800b0de:	b510      	push	{r4, lr}
 800b0e0:	4604      	mov	r4, r0
 800b0e2:	d001      	beq.n	800b0e8 <cleanup_stdio+0x10>
 800b0e4:	f001 f9a8 	bl	800c438 <_fflush_r>
 800b0e8:	68a1      	ldr	r1, [r4, #8]
 800b0ea:	4b09      	ldr	r3, [pc, #36]	@ (800b110 <cleanup_stdio+0x38>)
 800b0ec:	4299      	cmp	r1, r3
 800b0ee:	d002      	beq.n	800b0f6 <cleanup_stdio+0x1e>
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f001 f9a1 	bl	800c438 <_fflush_r>
 800b0f6:	68e1      	ldr	r1, [r4, #12]
 800b0f8:	4b06      	ldr	r3, [pc, #24]	@ (800b114 <cleanup_stdio+0x3c>)
 800b0fa:	4299      	cmp	r1, r3
 800b0fc:	d004      	beq.n	800b108 <cleanup_stdio+0x30>
 800b0fe:	4620      	mov	r0, r4
 800b100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b104:	f001 b998 	b.w	800c438 <_fflush_r>
 800b108:	bd10      	pop	{r4, pc}
 800b10a:	bf00      	nop
 800b10c:	20000458 	.word	0x20000458
 800b110:	200004c0 	.word	0x200004c0
 800b114:	20000528 	.word	0x20000528

0800b118 <global_stdio_init.part.0>:
 800b118:	b510      	push	{r4, lr}
 800b11a:	4b0b      	ldr	r3, [pc, #44]	@ (800b148 <global_stdio_init.part.0+0x30>)
 800b11c:	2104      	movs	r1, #4
 800b11e:	4c0b      	ldr	r4, [pc, #44]	@ (800b14c <global_stdio_init.part.0+0x34>)
 800b120:	4a0b      	ldr	r2, [pc, #44]	@ (800b150 <global_stdio_init.part.0+0x38>)
 800b122:	4620      	mov	r0, r4
 800b124:	601a      	str	r2, [r3, #0]
 800b126:	2200      	movs	r2, #0
 800b128:	f7ff ff94 	bl	800b054 <std>
 800b12c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b130:	2201      	movs	r2, #1
 800b132:	2109      	movs	r1, #9
 800b134:	f7ff ff8e 	bl	800b054 <std>
 800b138:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b13c:	2202      	movs	r2, #2
 800b13e:	2112      	movs	r1, #18
 800b140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b144:	f7ff bf86 	b.w	800b054 <std>
 800b148:	20000590 	.word	0x20000590
 800b14c:	20000458 	.word	0x20000458
 800b150:	0800b0c1 	.word	0x0800b0c1

0800b154 <__sfp_lock_acquire>:
 800b154:	4801      	ldr	r0, [pc, #4]	@ (800b15c <__sfp_lock_acquire+0x8>)
 800b156:	f000 b872 	b.w	800b23e <__retarget_lock_acquire_recursive>
 800b15a:	bf00      	nop
 800b15c:	20000595 	.word	0x20000595

0800b160 <__sfp_lock_release>:
 800b160:	4801      	ldr	r0, [pc, #4]	@ (800b168 <__sfp_lock_release+0x8>)
 800b162:	f000 b86d 	b.w	800b240 <__retarget_lock_release_recursive>
 800b166:	bf00      	nop
 800b168:	20000595 	.word	0x20000595

0800b16c <__sinit>:
 800b16c:	b510      	push	{r4, lr}
 800b16e:	4604      	mov	r4, r0
 800b170:	f7ff fff0 	bl	800b154 <__sfp_lock_acquire>
 800b174:	6a23      	ldr	r3, [r4, #32]
 800b176:	b11b      	cbz	r3, 800b180 <__sinit+0x14>
 800b178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b17c:	f7ff bff0 	b.w	800b160 <__sfp_lock_release>
 800b180:	4b04      	ldr	r3, [pc, #16]	@ (800b194 <__sinit+0x28>)
 800b182:	6223      	str	r3, [r4, #32]
 800b184:	4b04      	ldr	r3, [pc, #16]	@ (800b198 <__sinit+0x2c>)
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d1f5      	bne.n	800b178 <__sinit+0xc>
 800b18c:	f7ff ffc4 	bl	800b118 <global_stdio_init.part.0>
 800b190:	e7f2      	b.n	800b178 <__sinit+0xc>
 800b192:	bf00      	nop
 800b194:	0800b0d9 	.word	0x0800b0d9
 800b198:	20000590 	.word	0x20000590

0800b19c <_fwalk_sglue>:
 800b19c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1a0:	4607      	mov	r7, r0
 800b1a2:	4688      	mov	r8, r1
 800b1a4:	4614      	mov	r4, r2
 800b1a6:	2600      	movs	r6, #0
 800b1a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b1ac:	f1b9 0901 	subs.w	r9, r9, #1
 800b1b0:	d505      	bpl.n	800b1be <_fwalk_sglue+0x22>
 800b1b2:	6824      	ldr	r4, [r4, #0]
 800b1b4:	2c00      	cmp	r4, #0
 800b1b6:	d1f7      	bne.n	800b1a8 <_fwalk_sglue+0xc>
 800b1b8:	4630      	mov	r0, r6
 800b1ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1be:	89ab      	ldrh	r3, [r5, #12]
 800b1c0:	2b01      	cmp	r3, #1
 800b1c2:	d907      	bls.n	800b1d4 <_fwalk_sglue+0x38>
 800b1c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b1c8:	3301      	adds	r3, #1
 800b1ca:	d003      	beq.n	800b1d4 <_fwalk_sglue+0x38>
 800b1cc:	4629      	mov	r1, r5
 800b1ce:	4638      	mov	r0, r7
 800b1d0:	47c0      	blx	r8
 800b1d2:	4306      	orrs	r6, r0
 800b1d4:	3568      	adds	r5, #104	@ 0x68
 800b1d6:	e7e9      	b.n	800b1ac <_fwalk_sglue+0x10>

0800b1d8 <memset>:
 800b1d8:	4402      	add	r2, r0
 800b1da:	4603      	mov	r3, r0
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d100      	bne.n	800b1e2 <memset+0xa>
 800b1e0:	4770      	bx	lr
 800b1e2:	f803 1b01 	strb.w	r1, [r3], #1
 800b1e6:	e7f9      	b.n	800b1dc <memset+0x4>

0800b1e8 <__errno>:
 800b1e8:	4b01      	ldr	r3, [pc, #4]	@ (800b1f0 <__errno+0x8>)
 800b1ea:	6818      	ldr	r0, [r3, #0]
 800b1ec:	4770      	bx	lr
 800b1ee:	bf00      	nop
 800b1f0:	20000044 	.word	0x20000044

0800b1f4 <__libc_init_array>:
 800b1f4:	b570      	push	{r4, r5, r6, lr}
 800b1f6:	4d0d      	ldr	r5, [pc, #52]	@ (800b22c <__libc_init_array+0x38>)
 800b1f8:	2600      	movs	r6, #0
 800b1fa:	4c0d      	ldr	r4, [pc, #52]	@ (800b230 <__libc_init_array+0x3c>)
 800b1fc:	1b64      	subs	r4, r4, r5
 800b1fe:	10a4      	asrs	r4, r4, #2
 800b200:	42a6      	cmp	r6, r4
 800b202:	d109      	bne.n	800b218 <__libc_init_array+0x24>
 800b204:	4d0b      	ldr	r5, [pc, #44]	@ (800b234 <__libc_init_array+0x40>)
 800b206:	2600      	movs	r6, #0
 800b208:	4c0b      	ldr	r4, [pc, #44]	@ (800b238 <__libc_init_array+0x44>)
 800b20a:	f002 f915 	bl	800d438 <_init>
 800b20e:	1b64      	subs	r4, r4, r5
 800b210:	10a4      	asrs	r4, r4, #2
 800b212:	42a6      	cmp	r6, r4
 800b214:	d105      	bne.n	800b222 <__libc_init_array+0x2e>
 800b216:	bd70      	pop	{r4, r5, r6, pc}
 800b218:	f855 3b04 	ldr.w	r3, [r5], #4
 800b21c:	3601      	adds	r6, #1
 800b21e:	4798      	blx	r3
 800b220:	e7ee      	b.n	800b200 <__libc_init_array+0xc>
 800b222:	f855 3b04 	ldr.w	r3, [r5], #4
 800b226:	3601      	adds	r6, #1
 800b228:	4798      	blx	r3
 800b22a:	e7f2      	b.n	800b212 <__libc_init_array+0x1e>
 800b22c:	08010294 	.word	0x08010294
 800b230:	08010294 	.word	0x08010294
 800b234:	08010294 	.word	0x08010294
 800b238:	08010298 	.word	0x08010298

0800b23c <__retarget_lock_init_recursive>:
 800b23c:	4770      	bx	lr

0800b23e <__retarget_lock_acquire_recursive>:
 800b23e:	4770      	bx	lr

0800b240 <__retarget_lock_release_recursive>:
 800b240:	4770      	bx	lr
	...

0800b244 <_localeconv_r>:
 800b244:	4800      	ldr	r0, [pc, #0]	@ (800b248 <_localeconv_r+0x4>)
 800b246:	4770      	bx	lr
 800b248:	20000184 	.word	0x20000184

0800b24c <memchr>:
 800b24c:	b2c9      	uxtb	r1, r1
 800b24e:	4603      	mov	r3, r0
 800b250:	4402      	add	r2, r0
 800b252:	b510      	push	{r4, lr}
 800b254:	4293      	cmp	r3, r2
 800b256:	4618      	mov	r0, r3
 800b258:	d101      	bne.n	800b25e <memchr+0x12>
 800b25a:	2000      	movs	r0, #0
 800b25c:	e003      	b.n	800b266 <memchr+0x1a>
 800b25e:	7804      	ldrb	r4, [r0, #0]
 800b260:	3301      	adds	r3, #1
 800b262:	428c      	cmp	r4, r1
 800b264:	d1f6      	bne.n	800b254 <memchr+0x8>
 800b266:	bd10      	pop	{r4, pc}

0800b268 <quorem>:
 800b268:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b26c:	6903      	ldr	r3, [r0, #16]
 800b26e:	4607      	mov	r7, r0
 800b270:	690c      	ldr	r4, [r1, #16]
 800b272:	42a3      	cmp	r3, r4
 800b274:	f2c0 8083 	blt.w	800b37e <quorem+0x116>
 800b278:	3c01      	subs	r4, #1
 800b27a:	f100 0514 	add.w	r5, r0, #20
 800b27e:	f101 0814 	add.w	r8, r1, #20
 800b282:	00a3      	lsls	r3, r4, #2
 800b284:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b288:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b28c:	9300      	str	r3, [sp, #0]
 800b28e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b292:	9301      	str	r3, [sp, #4]
 800b294:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b298:	3301      	adds	r3, #1
 800b29a:	429a      	cmp	r2, r3
 800b29c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b2a0:	d331      	bcc.n	800b306 <quorem+0x9e>
 800b2a2:	f04f 0a00 	mov.w	sl, #0
 800b2a6:	46c4      	mov	ip, r8
 800b2a8:	46ae      	mov	lr, r5
 800b2aa:	46d3      	mov	fp, sl
 800b2ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b2b0:	b298      	uxth	r0, r3
 800b2b2:	45e1      	cmp	r9, ip
 800b2b4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b2b8:	fb06 a000 	mla	r0, r6, r0, sl
 800b2bc:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800b2c0:	b280      	uxth	r0, r0
 800b2c2:	fb06 2303 	mla	r3, r6, r3, r2
 800b2c6:	f8de 2000 	ldr.w	r2, [lr]
 800b2ca:	b292      	uxth	r2, r2
 800b2cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b2d0:	eba2 0200 	sub.w	r2, r2, r0
 800b2d4:	b29b      	uxth	r3, r3
 800b2d6:	f8de 0000 	ldr.w	r0, [lr]
 800b2da:	445a      	add	r2, fp
 800b2dc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b2e0:	b292      	uxth	r2, r2
 800b2e2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b2e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b2ea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b2ee:	f84e 2b04 	str.w	r2, [lr], #4
 800b2f2:	d2db      	bcs.n	800b2ac <quorem+0x44>
 800b2f4:	9b00      	ldr	r3, [sp, #0]
 800b2f6:	58eb      	ldr	r3, [r5, r3]
 800b2f8:	b92b      	cbnz	r3, 800b306 <quorem+0x9e>
 800b2fa:	9b01      	ldr	r3, [sp, #4]
 800b2fc:	3b04      	subs	r3, #4
 800b2fe:	429d      	cmp	r5, r3
 800b300:	461a      	mov	r2, r3
 800b302:	d330      	bcc.n	800b366 <quorem+0xfe>
 800b304:	613c      	str	r4, [r7, #16]
 800b306:	4638      	mov	r0, r7
 800b308:	f001 fb40 	bl	800c98c <__mcmp>
 800b30c:	2800      	cmp	r0, #0
 800b30e:	db26      	blt.n	800b35e <quorem+0xf6>
 800b310:	4629      	mov	r1, r5
 800b312:	2000      	movs	r0, #0
 800b314:	f858 2b04 	ldr.w	r2, [r8], #4
 800b318:	f8d1 c000 	ldr.w	ip, [r1]
 800b31c:	fa1f fe82 	uxth.w	lr, r2
 800b320:	45c1      	cmp	r9, r8
 800b322:	fa1f f38c 	uxth.w	r3, ip
 800b326:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800b32a:	eba3 030e 	sub.w	r3, r3, lr
 800b32e:	4403      	add	r3, r0
 800b330:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b334:	b29b      	uxth	r3, r3
 800b336:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b33a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b33e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b342:	f841 3b04 	str.w	r3, [r1], #4
 800b346:	d2e5      	bcs.n	800b314 <quorem+0xac>
 800b348:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b34c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b350:	b922      	cbnz	r2, 800b35c <quorem+0xf4>
 800b352:	3b04      	subs	r3, #4
 800b354:	429d      	cmp	r5, r3
 800b356:	461a      	mov	r2, r3
 800b358:	d30b      	bcc.n	800b372 <quorem+0x10a>
 800b35a:	613c      	str	r4, [r7, #16]
 800b35c:	3601      	adds	r6, #1
 800b35e:	4630      	mov	r0, r6
 800b360:	b003      	add	sp, #12
 800b362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b366:	6812      	ldr	r2, [r2, #0]
 800b368:	3b04      	subs	r3, #4
 800b36a:	2a00      	cmp	r2, #0
 800b36c:	d1ca      	bne.n	800b304 <quorem+0x9c>
 800b36e:	3c01      	subs	r4, #1
 800b370:	e7c5      	b.n	800b2fe <quorem+0x96>
 800b372:	6812      	ldr	r2, [r2, #0]
 800b374:	3b04      	subs	r3, #4
 800b376:	2a00      	cmp	r2, #0
 800b378:	d1ef      	bne.n	800b35a <quorem+0xf2>
 800b37a:	3c01      	subs	r4, #1
 800b37c:	e7ea      	b.n	800b354 <quorem+0xec>
 800b37e:	2000      	movs	r0, #0
 800b380:	e7ee      	b.n	800b360 <quorem+0xf8>
 800b382:	0000      	movs	r0, r0
 800b384:	0000      	movs	r0, r0
	...

0800b388 <_dtoa_r>:
 800b388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b38c:	69c7      	ldr	r7, [r0, #28]
 800b38e:	b097      	sub	sp, #92	@ 0x5c
 800b390:	4681      	mov	r9, r0
 800b392:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b394:	9107      	str	r1, [sp, #28]
 800b396:	920c      	str	r2, [sp, #48]	@ 0x30
 800b398:	9311      	str	r3, [sp, #68]	@ 0x44
 800b39a:	ec55 4b10 	vmov	r4, r5, d0
 800b39e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b3a2:	b97f      	cbnz	r7, 800b3c4 <_dtoa_r+0x3c>
 800b3a4:	2010      	movs	r0, #16
 800b3a6:	f000 ff19 	bl	800c1dc <malloc>
 800b3aa:	4602      	mov	r2, r0
 800b3ac:	f8c9 001c 	str.w	r0, [r9, #28]
 800b3b0:	b920      	cbnz	r0, 800b3bc <_dtoa_r+0x34>
 800b3b2:	4ba9      	ldr	r3, [pc, #676]	@ (800b658 <_dtoa_r+0x2d0>)
 800b3b4:	21ef      	movs	r1, #239	@ 0xef
 800b3b6:	48a9      	ldr	r0, [pc, #676]	@ (800b65c <_dtoa_r+0x2d4>)
 800b3b8:	f001 fce4 	bl	800cd84 <__assert_func>
 800b3bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b3c0:	6007      	str	r7, [r0, #0]
 800b3c2:	60c7      	str	r7, [r0, #12]
 800b3c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3c8:	6819      	ldr	r1, [r3, #0]
 800b3ca:	b159      	cbz	r1, 800b3e4 <_dtoa_r+0x5c>
 800b3cc:	685a      	ldr	r2, [r3, #4]
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	4648      	mov	r0, r9
 800b3d2:	4093      	lsls	r3, r2
 800b3d4:	604a      	str	r2, [r1, #4]
 800b3d6:	608b      	str	r3, [r1, #8]
 800b3d8:	f001 f8a2 	bl	800c520 <_Bfree>
 800b3dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	601a      	str	r2, [r3, #0]
 800b3e4:	1e2b      	subs	r3, r5, #0
 800b3e6:	bfb7      	itett	lt
 800b3e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b3ec:	2300      	movge	r3, #0
 800b3ee:	2201      	movlt	r2, #1
 800b3f0:	9305      	strlt	r3, [sp, #20]
 800b3f2:	bfa8      	it	ge
 800b3f4:	6033      	strge	r3, [r6, #0]
 800b3f6:	9f05      	ldr	r7, [sp, #20]
 800b3f8:	4b99      	ldr	r3, [pc, #612]	@ (800b660 <_dtoa_r+0x2d8>)
 800b3fa:	bfb8      	it	lt
 800b3fc:	6032      	strlt	r2, [r6, #0]
 800b3fe:	43bb      	bics	r3, r7
 800b400:	d112      	bne.n	800b428 <_dtoa_r+0xa0>
 800b402:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b406:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b408:	6013      	str	r3, [r2, #0]
 800b40a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b40e:	4323      	orrs	r3, r4
 800b410:	f000 855a 	beq.w	800bec8 <_dtoa_r+0xb40>
 800b414:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b416:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b674 <_dtoa_r+0x2ec>
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	f000 855c 	beq.w	800bed8 <_dtoa_r+0xb50>
 800b420:	f10a 0303 	add.w	r3, sl, #3
 800b424:	f000 bd56 	b.w	800bed4 <_dtoa_r+0xb4c>
 800b428:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b42c:	2200      	movs	r2, #0
 800b42e:	2300      	movs	r3, #0
 800b430:	ec51 0b17 	vmov	r0, r1, d7
 800b434:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b438:	f7f5 fb4a 	bl	8000ad0 <__aeabi_dcmpeq>
 800b43c:	4680      	mov	r8, r0
 800b43e:	b158      	cbz	r0, 800b458 <_dtoa_r+0xd0>
 800b440:	2301      	movs	r3, #1
 800b442:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b444:	6013      	str	r3, [r2, #0]
 800b446:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b448:	b113      	cbz	r3, 800b450 <_dtoa_r+0xc8>
 800b44a:	4b86      	ldr	r3, [pc, #536]	@ (800b664 <_dtoa_r+0x2dc>)
 800b44c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b44e:	6013      	str	r3, [r2, #0]
 800b450:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800b678 <_dtoa_r+0x2f0>
 800b454:	f000 bd40 	b.w	800bed8 <_dtoa_r+0xb50>
 800b458:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b45c:	aa14      	add	r2, sp, #80	@ 0x50
 800b45e:	a915      	add	r1, sp, #84	@ 0x54
 800b460:	4648      	mov	r0, r9
 800b462:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b466:	f001 fb45 	bl	800caf4 <__d2b>
 800b46a:	9002      	str	r0, [sp, #8]
 800b46c:	2e00      	cmp	r6, #0
 800b46e:	d076      	beq.n	800b55e <_dtoa_r+0x1d6>
 800b470:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b472:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b476:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b47a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b47e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b482:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b486:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b48a:	4619      	mov	r1, r3
 800b48c:	2200      	movs	r2, #0
 800b48e:	4b76      	ldr	r3, [pc, #472]	@ (800b668 <_dtoa_r+0x2e0>)
 800b490:	f7f4 fefe 	bl	8000290 <__aeabi_dsub>
 800b494:	a36a      	add	r3, pc, #424	@ (adr r3, 800b640 <_dtoa_r+0x2b8>)
 800b496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b49a:	f7f5 f8b1 	bl	8000600 <__aeabi_dmul>
 800b49e:	a36a      	add	r3, pc, #424	@ (adr r3, 800b648 <_dtoa_r+0x2c0>)
 800b4a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a4:	f7f4 fef6 	bl	8000294 <__adddf3>
 800b4a8:	4604      	mov	r4, r0
 800b4aa:	460d      	mov	r5, r1
 800b4ac:	4630      	mov	r0, r6
 800b4ae:	f7f5 f83d 	bl	800052c <__aeabi_i2d>
 800b4b2:	a367      	add	r3, pc, #412	@ (adr r3, 800b650 <_dtoa_r+0x2c8>)
 800b4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b8:	f7f5 f8a2 	bl	8000600 <__aeabi_dmul>
 800b4bc:	4602      	mov	r2, r0
 800b4be:	460b      	mov	r3, r1
 800b4c0:	4620      	mov	r0, r4
 800b4c2:	4629      	mov	r1, r5
 800b4c4:	f7f4 fee6 	bl	8000294 <__adddf3>
 800b4c8:	4604      	mov	r4, r0
 800b4ca:	460d      	mov	r5, r1
 800b4cc:	f7f5 fb48 	bl	8000b60 <__aeabi_d2iz>
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	4607      	mov	r7, r0
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	4620      	mov	r0, r4
 800b4d8:	4629      	mov	r1, r5
 800b4da:	f7f5 fb03 	bl	8000ae4 <__aeabi_dcmplt>
 800b4de:	b140      	cbz	r0, 800b4f2 <_dtoa_r+0x16a>
 800b4e0:	4638      	mov	r0, r7
 800b4e2:	f7f5 f823 	bl	800052c <__aeabi_i2d>
 800b4e6:	4622      	mov	r2, r4
 800b4e8:	462b      	mov	r3, r5
 800b4ea:	f7f5 faf1 	bl	8000ad0 <__aeabi_dcmpeq>
 800b4ee:	b900      	cbnz	r0, 800b4f2 <_dtoa_r+0x16a>
 800b4f0:	3f01      	subs	r7, #1
 800b4f2:	2f16      	cmp	r7, #22
 800b4f4:	d852      	bhi.n	800b59c <_dtoa_r+0x214>
 800b4f6:	4b5d      	ldr	r3, [pc, #372]	@ (800b66c <_dtoa_r+0x2e4>)
 800b4f8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b4fc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b504:	f7f5 faee 	bl	8000ae4 <__aeabi_dcmplt>
 800b508:	2800      	cmp	r0, #0
 800b50a:	d049      	beq.n	800b5a0 <_dtoa_r+0x218>
 800b50c:	3f01      	subs	r7, #1
 800b50e:	2300      	movs	r3, #0
 800b510:	9310      	str	r3, [sp, #64]	@ 0x40
 800b512:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b514:	1b9b      	subs	r3, r3, r6
 800b516:	1e5a      	subs	r2, r3, #1
 800b518:	bf4c      	ite	mi
 800b51a:	f1c3 0301 	rsbmi	r3, r3, #1
 800b51e:	2300      	movpl	r3, #0
 800b520:	9206      	str	r2, [sp, #24]
 800b522:	bf45      	ittet	mi
 800b524:	9300      	strmi	r3, [sp, #0]
 800b526:	2300      	movmi	r3, #0
 800b528:	9300      	strpl	r3, [sp, #0]
 800b52a:	9306      	strmi	r3, [sp, #24]
 800b52c:	2f00      	cmp	r7, #0
 800b52e:	db39      	blt.n	800b5a4 <_dtoa_r+0x21c>
 800b530:	9b06      	ldr	r3, [sp, #24]
 800b532:	970d      	str	r7, [sp, #52]	@ 0x34
 800b534:	443b      	add	r3, r7
 800b536:	9306      	str	r3, [sp, #24]
 800b538:	2300      	movs	r3, #0
 800b53a:	9308      	str	r3, [sp, #32]
 800b53c:	9b07      	ldr	r3, [sp, #28]
 800b53e:	2b09      	cmp	r3, #9
 800b540:	d863      	bhi.n	800b60a <_dtoa_r+0x282>
 800b542:	2b05      	cmp	r3, #5
 800b544:	bfc5      	ittet	gt
 800b546:	3b04      	subgt	r3, #4
 800b548:	2400      	movgt	r4, #0
 800b54a:	2401      	movle	r4, #1
 800b54c:	9307      	strgt	r3, [sp, #28]
 800b54e:	9b07      	ldr	r3, [sp, #28]
 800b550:	3b02      	subs	r3, #2
 800b552:	2b03      	cmp	r3, #3
 800b554:	d865      	bhi.n	800b622 <_dtoa_r+0x29a>
 800b556:	e8df f003 	tbb	[pc, r3]
 800b55a:	5654      	.short	0x5654
 800b55c:	2d39      	.short	0x2d39
 800b55e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b562:	441e      	add	r6, r3
 800b564:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b568:	2b20      	cmp	r3, #32
 800b56a:	bfc9      	itett	gt
 800b56c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b570:	f1c3 0320 	rsble	r3, r3, #32
 800b574:	409f      	lslgt	r7, r3
 800b576:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b57a:	bfd8      	it	le
 800b57c:	fa04 f003 	lslle.w	r0, r4, r3
 800b580:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 800b584:	bfc4      	itt	gt
 800b586:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b58a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b58e:	f7f4 ffbd 	bl	800050c <__aeabi_ui2d>
 800b592:	2201      	movs	r2, #1
 800b594:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b598:	9212      	str	r2, [sp, #72]	@ 0x48
 800b59a:	e776      	b.n	800b48a <_dtoa_r+0x102>
 800b59c:	2301      	movs	r3, #1
 800b59e:	e7b7      	b.n	800b510 <_dtoa_r+0x188>
 800b5a0:	9010      	str	r0, [sp, #64]	@ 0x40
 800b5a2:	e7b6      	b.n	800b512 <_dtoa_r+0x18a>
 800b5a4:	9b00      	ldr	r3, [sp, #0]
 800b5a6:	1bdb      	subs	r3, r3, r7
 800b5a8:	9300      	str	r3, [sp, #0]
 800b5aa:	427b      	negs	r3, r7
 800b5ac:	9308      	str	r3, [sp, #32]
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	930d      	str	r3, [sp, #52]	@ 0x34
 800b5b2:	e7c3      	b.n	800b53c <_dtoa_r+0x1b4>
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5ba:	eb07 0b03 	add.w	fp, r7, r3
 800b5be:	f10b 0301 	add.w	r3, fp, #1
 800b5c2:	2b01      	cmp	r3, #1
 800b5c4:	9303      	str	r3, [sp, #12]
 800b5c6:	bfb8      	it	lt
 800b5c8:	2301      	movlt	r3, #1
 800b5ca:	e006      	b.n	800b5da <_dtoa_r+0x252>
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	dd28      	ble.n	800b628 <_dtoa_r+0x2a0>
 800b5d6:	469b      	mov	fp, r3
 800b5d8:	9303      	str	r3, [sp, #12]
 800b5da:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b5de:	2100      	movs	r1, #0
 800b5e0:	2204      	movs	r2, #4
 800b5e2:	f102 0514 	add.w	r5, r2, #20
 800b5e6:	429d      	cmp	r5, r3
 800b5e8:	d926      	bls.n	800b638 <_dtoa_r+0x2b0>
 800b5ea:	6041      	str	r1, [r0, #4]
 800b5ec:	4648      	mov	r0, r9
 800b5ee:	f000 ff57 	bl	800c4a0 <_Balloc>
 800b5f2:	4682      	mov	sl, r0
 800b5f4:	2800      	cmp	r0, #0
 800b5f6:	d141      	bne.n	800b67c <_dtoa_r+0x2f4>
 800b5f8:	4b1d      	ldr	r3, [pc, #116]	@ (800b670 <_dtoa_r+0x2e8>)
 800b5fa:	4602      	mov	r2, r0
 800b5fc:	f240 11af 	movw	r1, #431	@ 0x1af
 800b600:	e6d9      	b.n	800b3b6 <_dtoa_r+0x2e>
 800b602:	2300      	movs	r3, #0
 800b604:	e7e3      	b.n	800b5ce <_dtoa_r+0x246>
 800b606:	2300      	movs	r3, #0
 800b608:	e7d5      	b.n	800b5b6 <_dtoa_r+0x22e>
 800b60a:	2401      	movs	r4, #1
 800b60c:	2300      	movs	r3, #0
 800b60e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b610:	9307      	str	r3, [sp, #28]
 800b612:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800b616:	2200      	movs	r2, #0
 800b618:	2312      	movs	r3, #18
 800b61a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b61e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b620:	e7db      	b.n	800b5da <_dtoa_r+0x252>
 800b622:	2301      	movs	r3, #1
 800b624:	9309      	str	r3, [sp, #36]	@ 0x24
 800b626:	e7f4      	b.n	800b612 <_dtoa_r+0x28a>
 800b628:	f04f 0b01 	mov.w	fp, #1
 800b62c:	465b      	mov	r3, fp
 800b62e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b632:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b636:	e7d0      	b.n	800b5da <_dtoa_r+0x252>
 800b638:	3101      	adds	r1, #1
 800b63a:	0052      	lsls	r2, r2, #1
 800b63c:	e7d1      	b.n	800b5e2 <_dtoa_r+0x25a>
 800b63e:	bf00      	nop
 800b640:	636f4361 	.word	0x636f4361
 800b644:	3fd287a7 	.word	0x3fd287a7
 800b648:	8b60c8b3 	.word	0x8b60c8b3
 800b64c:	3fc68a28 	.word	0x3fc68a28
 800b650:	509f79fb 	.word	0x509f79fb
 800b654:	3fd34413 	.word	0x3fd34413
 800b658:	0800ff55 	.word	0x0800ff55
 800b65c:	0800ff6c 	.word	0x0800ff6c
 800b660:	7ff00000 	.word	0x7ff00000
 800b664:	0800ff25 	.word	0x0800ff25
 800b668:	3ff80000 	.word	0x3ff80000
 800b66c:	080100c0 	.word	0x080100c0
 800b670:	0800ffc4 	.word	0x0800ffc4
 800b674:	0800ff51 	.word	0x0800ff51
 800b678:	0800ff24 	.word	0x0800ff24
 800b67c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b680:	6018      	str	r0, [r3, #0]
 800b682:	9b03      	ldr	r3, [sp, #12]
 800b684:	2b0e      	cmp	r3, #14
 800b686:	f200 80a1 	bhi.w	800b7cc <_dtoa_r+0x444>
 800b68a:	2c00      	cmp	r4, #0
 800b68c:	f000 809e 	beq.w	800b7cc <_dtoa_r+0x444>
 800b690:	2f00      	cmp	r7, #0
 800b692:	dd33      	ble.n	800b6fc <_dtoa_r+0x374>
 800b694:	f007 020f 	and.w	r2, r7, #15
 800b698:	4b9b      	ldr	r3, [pc, #620]	@ (800b908 <_dtoa_r+0x580>)
 800b69a:	05f8      	lsls	r0, r7, #23
 800b69c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b6a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6a4:	ed93 7b00 	vldr	d7, [r3]
 800b6a8:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b6ac:	d516      	bpl.n	800b6dc <_dtoa_r+0x354>
 800b6ae:	4b97      	ldr	r3, [pc, #604]	@ (800b90c <_dtoa_r+0x584>)
 800b6b0:	f004 040f 	and.w	r4, r4, #15
 800b6b4:	2603      	movs	r6, #3
 800b6b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b6ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b6be:	f7f5 f8c9 	bl	8000854 <__aeabi_ddiv>
 800b6c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6c6:	4d91      	ldr	r5, [pc, #580]	@ (800b90c <_dtoa_r+0x584>)
 800b6c8:	b954      	cbnz	r4, 800b6e0 <_dtoa_r+0x358>
 800b6ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b6ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6d2:	f7f5 f8bf 	bl	8000854 <__aeabi_ddiv>
 800b6d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6da:	e028      	b.n	800b72e <_dtoa_r+0x3a6>
 800b6dc:	2602      	movs	r6, #2
 800b6de:	e7f2      	b.n	800b6c6 <_dtoa_r+0x33e>
 800b6e0:	07e1      	lsls	r1, r4, #31
 800b6e2:	d508      	bpl.n	800b6f6 <_dtoa_r+0x36e>
 800b6e4:	3601      	adds	r6, #1
 800b6e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b6ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b6ee:	f7f4 ff87 	bl	8000600 <__aeabi_dmul>
 800b6f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6f6:	1064      	asrs	r4, r4, #1
 800b6f8:	3508      	adds	r5, #8
 800b6fa:	e7e5      	b.n	800b6c8 <_dtoa_r+0x340>
 800b6fc:	f000 80af 	beq.w	800b85e <_dtoa_r+0x4d6>
 800b700:	427c      	negs	r4, r7
 800b702:	4b81      	ldr	r3, [pc, #516]	@ (800b908 <_dtoa_r+0x580>)
 800b704:	4d81      	ldr	r5, [pc, #516]	@ (800b90c <_dtoa_r+0x584>)
 800b706:	2602      	movs	r6, #2
 800b708:	f004 020f 	and.w	r2, r4, #15
 800b70c:	1124      	asrs	r4, r4, #4
 800b70e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b712:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b71a:	f7f4 ff71 	bl	8000600 <__aeabi_dmul>
 800b71e:	2300      	movs	r3, #0
 800b720:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b724:	2c00      	cmp	r4, #0
 800b726:	f040 808f 	bne.w	800b848 <_dtoa_r+0x4c0>
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d1d3      	bne.n	800b6d6 <_dtoa_r+0x34e>
 800b72e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b730:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b734:	2b00      	cmp	r3, #0
 800b736:	f000 8094 	beq.w	800b862 <_dtoa_r+0x4da>
 800b73a:	2200      	movs	r2, #0
 800b73c:	4b74      	ldr	r3, [pc, #464]	@ (800b910 <_dtoa_r+0x588>)
 800b73e:	4620      	mov	r0, r4
 800b740:	4629      	mov	r1, r5
 800b742:	f7f5 f9cf 	bl	8000ae4 <__aeabi_dcmplt>
 800b746:	2800      	cmp	r0, #0
 800b748:	f000 808b 	beq.w	800b862 <_dtoa_r+0x4da>
 800b74c:	9b03      	ldr	r3, [sp, #12]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	f000 8087 	beq.w	800b862 <_dtoa_r+0x4da>
 800b754:	f1bb 0f00 	cmp.w	fp, #0
 800b758:	dd34      	ble.n	800b7c4 <_dtoa_r+0x43c>
 800b75a:	4620      	mov	r0, r4
 800b75c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b760:	3601      	adds	r6, #1
 800b762:	465c      	mov	r4, fp
 800b764:	2200      	movs	r2, #0
 800b766:	4b6b      	ldr	r3, [pc, #428]	@ (800b914 <_dtoa_r+0x58c>)
 800b768:	4629      	mov	r1, r5
 800b76a:	f7f4 ff49 	bl	8000600 <__aeabi_dmul>
 800b76e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b772:	4630      	mov	r0, r6
 800b774:	f7f4 feda 	bl	800052c <__aeabi_i2d>
 800b778:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b77c:	f7f4 ff40 	bl	8000600 <__aeabi_dmul>
 800b780:	2200      	movs	r2, #0
 800b782:	4b65      	ldr	r3, [pc, #404]	@ (800b918 <_dtoa_r+0x590>)
 800b784:	f7f4 fd86 	bl	8000294 <__adddf3>
 800b788:	4605      	mov	r5, r0
 800b78a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b78e:	2c00      	cmp	r4, #0
 800b790:	d16a      	bne.n	800b868 <_dtoa_r+0x4e0>
 800b792:	2200      	movs	r2, #0
 800b794:	4b61      	ldr	r3, [pc, #388]	@ (800b91c <_dtoa_r+0x594>)
 800b796:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b79a:	f7f4 fd79 	bl	8000290 <__aeabi_dsub>
 800b79e:	4602      	mov	r2, r0
 800b7a0:	460b      	mov	r3, r1
 800b7a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b7a6:	462a      	mov	r2, r5
 800b7a8:	4633      	mov	r3, r6
 800b7aa:	f7f5 f9b9 	bl	8000b20 <__aeabi_dcmpgt>
 800b7ae:	2800      	cmp	r0, #0
 800b7b0:	f040 8298 	bne.w	800bce4 <_dtoa_r+0x95c>
 800b7b4:	462a      	mov	r2, r5
 800b7b6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b7ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7be:	f7f5 f991 	bl	8000ae4 <__aeabi_dcmplt>
 800b7c2:	bb38      	cbnz	r0, 800b814 <_dtoa_r+0x48c>
 800b7c4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b7c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b7cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	f2c0 8157 	blt.w	800ba82 <_dtoa_r+0x6fa>
 800b7d4:	2f0e      	cmp	r7, #14
 800b7d6:	f300 8154 	bgt.w	800ba82 <_dtoa_r+0x6fa>
 800b7da:	4b4b      	ldr	r3, [pc, #300]	@ (800b908 <_dtoa_r+0x580>)
 800b7dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b7e0:	ed93 7b00 	vldr	d7, [r3]
 800b7e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	ed8d 7b00 	vstr	d7, [sp]
 800b7ec:	f280 80e5 	bge.w	800b9ba <_dtoa_r+0x632>
 800b7f0:	9b03      	ldr	r3, [sp, #12]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	f300 80e1 	bgt.w	800b9ba <_dtoa_r+0x632>
 800b7f8:	d10c      	bne.n	800b814 <_dtoa_r+0x48c>
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	4b47      	ldr	r3, [pc, #284]	@ (800b91c <_dtoa_r+0x594>)
 800b7fe:	ec51 0b17 	vmov	r0, r1, d7
 800b802:	f7f4 fefd 	bl	8000600 <__aeabi_dmul>
 800b806:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b80a:	f7f5 f97f 	bl	8000b0c <__aeabi_dcmpge>
 800b80e:	2800      	cmp	r0, #0
 800b810:	f000 8266 	beq.w	800bce0 <_dtoa_r+0x958>
 800b814:	2400      	movs	r4, #0
 800b816:	4625      	mov	r5, r4
 800b818:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b81a:	4656      	mov	r6, sl
 800b81c:	ea6f 0803 	mvn.w	r8, r3
 800b820:	2700      	movs	r7, #0
 800b822:	4621      	mov	r1, r4
 800b824:	4648      	mov	r0, r9
 800b826:	f000 fe7b 	bl	800c520 <_Bfree>
 800b82a:	2d00      	cmp	r5, #0
 800b82c:	f000 80bd 	beq.w	800b9aa <_dtoa_r+0x622>
 800b830:	b12f      	cbz	r7, 800b83e <_dtoa_r+0x4b6>
 800b832:	42af      	cmp	r7, r5
 800b834:	d003      	beq.n	800b83e <_dtoa_r+0x4b6>
 800b836:	4639      	mov	r1, r7
 800b838:	4648      	mov	r0, r9
 800b83a:	f000 fe71 	bl	800c520 <_Bfree>
 800b83e:	4629      	mov	r1, r5
 800b840:	4648      	mov	r0, r9
 800b842:	f000 fe6d 	bl	800c520 <_Bfree>
 800b846:	e0b0      	b.n	800b9aa <_dtoa_r+0x622>
 800b848:	07e2      	lsls	r2, r4, #31
 800b84a:	d505      	bpl.n	800b858 <_dtoa_r+0x4d0>
 800b84c:	3601      	adds	r6, #1
 800b84e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b852:	f7f4 fed5 	bl	8000600 <__aeabi_dmul>
 800b856:	2301      	movs	r3, #1
 800b858:	1064      	asrs	r4, r4, #1
 800b85a:	3508      	adds	r5, #8
 800b85c:	e762      	b.n	800b724 <_dtoa_r+0x39c>
 800b85e:	2602      	movs	r6, #2
 800b860:	e765      	b.n	800b72e <_dtoa_r+0x3a6>
 800b862:	46b8      	mov	r8, r7
 800b864:	9c03      	ldr	r4, [sp, #12]
 800b866:	e784      	b.n	800b772 <_dtoa_r+0x3ea>
 800b868:	4b27      	ldr	r3, [pc, #156]	@ (800b908 <_dtoa_r+0x580>)
 800b86a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b86c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b870:	4454      	add	r4, sl
 800b872:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b876:	2900      	cmp	r1, #0
 800b878:	d054      	beq.n	800b924 <_dtoa_r+0x59c>
 800b87a:	2000      	movs	r0, #0
 800b87c:	4928      	ldr	r1, [pc, #160]	@ (800b920 <_dtoa_r+0x598>)
 800b87e:	f7f4 ffe9 	bl	8000854 <__aeabi_ddiv>
 800b882:	4633      	mov	r3, r6
 800b884:	4656      	mov	r6, sl
 800b886:	462a      	mov	r2, r5
 800b888:	f7f4 fd02 	bl	8000290 <__aeabi_dsub>
 800b88c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b890:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b894:	f7f5 f964 	bl	8000b60 <__aeabi_d2iz>
 800b898:	4605      	mov	r5, r0
 800b89a:	f7f4 fe47 	bl	800052c <__aeabi_i2d>
 800b89e:	4602      	mov	r2, r0
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	3530      	adds	r5, #48	@ 0x30
 800b8a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8a8:	f7f4 fcf2 	bl	8000290 <__aeabi_dsub>
 800b8ac:	4602      	mov	r2, r0
 800b8ae:	460b      	mov	r3, r1
 800b8b0:	f806 5b01 	strb.w	r5, [r6], #1
 800b8b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b8b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b8bc:	f7f5 f912 	bl	8000ae4 <__aeabi_dcmplt>
 800b8c0:	2800      	cmp	r0, #0
 800b8c2:	d172      	bne.n	800b9aa <_dtoa_r+0x622>
 800b8c4:	2000      	movs	r0, #0
 800b8c6:	4912      	ldr	r1, [pc, #72]	@ (800b910 <_dtoa_r+0x588>)
 800b8c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8cc:	f7f4 fce0 	bl	8000290 <__aeabi_dsub>
 800b8d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b8d4:	f7f5 f906 	bl	8000ae4 <__aeabi_dcmplt>
 800b8d8:	2800      	cmp	r0, #0
 800b8da:	f040 80b4 	bne.w	800ba46 <_dtoa_r+0x6be>
 800b8de:	42a6      	cmp	r6, r4
 800b8e0:	f43f af70 	beq.w	800b7c4 <_dtoa_r+0x43c>
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	4b0b      	ldr	r3, [pc, #44]	@ (800b914 <_dtoa_r+0x58c>)
 800b8e8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b8ec:	f7f4 fe88 	bl	8000600 <__aeabi_dmul>
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	4b08      	ldr	r3, [pc, #32]	@ (800b914 <_dtoa_r+0x58c>)
 800b8f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b8f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8fc:	f7f4 fe80 	bl	8000600 <__aeabi_dmul>
 800b900:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b904:	e7c4      	b.n	800b890 <_dtoa_r+0x508>
 800b906:	bf00      	nop
 800b908:	080100c0 	.word	0x080100c0
 800b90c:	08010098 	.word	0x08010098
 800b910:	3ff00000 	.word	0x3ff00000
 800b914:	40240000 	.word	0x40240000
 800b918:	401c0000 	.word	0x401c0000
 800b91c:	40140000 	.word	0x40140000
 800b920:	3fe00000 	.word	0x3fe00000
 800b924:	4631      	mov	r1, r6
 800b926:	4656      	mov	r6, sl
 800b928:	4628      	mov	r0, r5
 800b92a:	f7f4 fe69 	bl	8000600 <__aeabi_dmul>
 800b92e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b930:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b934:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b938:	f7f5 f912 	bl	8000b60 <__aeabi_d2iz>
 800b93c:	4605      	mov	r5, r0
 800b93e:	f7f4 fdf5 	bl	800052c <__aeabi_i2d>
 800b942:	4602      	mov	r2, r0
 800b944:	3530      	adds	r5, #48	@ 0x30
 800b946:	460b      	mov	r3, r1
 800b948:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b94c:	f7f4 fca0 	bl	8000290 <__aeabi_dsub>
 800b950:	f806 5b01 	strb.w	r5, [r6], #1
 800b954:	4602      	mov	r2, r0
 800b956:	460b      	mov	r3, r1
 800b958:	42a6      	cmp	r6, r4
 800b95a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b95e:	f04f 0200 	mov.w	r2, #0
 800b962:	d124      	bne.n	800b9ae <_dtoa_r+0x626>
 800b964:	4baf      	ldr	r3, [pc, #700]	@ (800bc24 <_dtoa_r+0x89c>)
 800b966:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b96a:	f7f4 fc93 	bl	8000294 <__adddf3>
 800b96e:	4602      	mov	r2, r0
 800b970:	460b      	mov	r3, r1
 800b972:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b976:	f7f5 f8d3 	bl	8000b20 <__aeabi_dcmpgt>
 800b97a:	2800      	cmp	r0, #0
 800b97c:	d163      	bne.n	800ba46 <_dtoa_r+0x6be>
 800b97e:	2000      	movs	r0, #0
 800b980:	49a8      	ldr	r1, [pc, #672]	@ (800bc24 <_dtoa_r+0x89c>)
 800b982:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b986:	f7f4 fc83 	bl	8000290 <__aeabi_dsub>
 800b98a:	4602      	mov	r2, r0
 800b98c:	460b      	mov	r3, r1
 800b98e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b992:	f7f5 f8a7 	bl	8000ae4 <__aeabi_dcmplt>
 800b996:	2800      	cmp	r0, #0
 800b998:	f43f af14 	beq.w	800b7c4 <_dtoa_r+0x43c>
 800b99c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b99e:	1e73      	subs	r3, r6, #1
 800b9a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b9a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b9a6:	2b30      	cmp	r3, #48	@ 0x30
 800b9a8:	d0f8      	beq.n	800b99c <_dtoa_r+0x614>
 800b9aa:	4647      	mov	r7, r8
 800b9ac:	e03b      	b.n	800ba26 <_dtoa_r+0x69e>
 800b9ae:	4b9e      	ldr	r3, [pc, #632]	@ (800bc28 <_dtoa_r+0x8a0>)
 800b9b0:	f7f4 fe26 	bl	8000600 <__aeabi_dmul>
 800b9b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b9b8:	e7bc      	b.n	800b934 <_dtoa_r+0x5ac>
 800b9ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b9be:	4656      	mov	r6, sl
 800b9c0:	4620      	mov	r0, r4
 800b9c2:	4629      	mov	r1, r5
 800b9c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9c8:	f7f4 ff44 	bl	8000854 <__aeabi_ddiv>
 800b9cc:	f7f5 f8c8 	bl	8000b60 <__aeabi_d2iz>
 800b9d0:	4680      	mov	r8, r0
 800b9d2:	f7f4 fdab 	bl	800052c <__aeabi_i2d>
 800b9d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9da:	f7f4 fe11 	bl	8000600 <__aeabi_dmul>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	4620      	mov	r0, r4
 800b9e2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b9e6:	460b      	mov	r3, r1
 800b9e8:	4629      	mov	r1, r5
 800b9ea:	f7f4 fc51 	bl	8000290 <__aeabi_dsub>
 800b9ee:	9d03      	ldr	r5, [sp, #12]
 800b9f0:	f806 4b01 	strb.w	r4, [r6], #1
 800b9f4:	eba6 040a 	sub.w	r4, r6, sl
 800b9f8:	4602      	mov	r2, r0
 800b9fa:	460b      	mov	r3, r1
 800b9fc:	42a5      	cmp	r5, r4
 800b9fe:	d133      	bne.n	800ba68 <_dtoa_r+0x6e0>
 800ba00:	f7f4 fc48 	bl	8000294 <__adddf3>
 800ba04:	4604      	mov	r4, r0
 800ba06:	460d      	mov	r5, r1
 800ba08:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba0c:	f7f5 f888 	bl	8000b20 <__aeabi_dcmpgt>
 800ba10:	b9c0      	cbnz	r0, 800ba44 <_dtoa_r+0x6bc>
 800ba12:	4620      	mov	r0, r4
 800ba14:	4629      	mov	r1, r5
 800ba16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba1a:	f7f5 f859 	bl	8000ad0 <__aeabi_dcmpeq>
 800ba1e:	b110      	cbz	r0, 800ba26 <_dtoa_r+0x69e>
 800ba20:	f018 0f01 	tst.w	r8, #1
 800ba24:	d10e      	bne.n	800ba44 <_dtoa_r+0x6bc>
 800ba26:	9902      	ldr	r1, [sp, #8]
 800ba28:	4648      	mov	r0, r9
 800ba2a:	f000 fd79 	bl	800c520 <_Bfree>
 800ba2e:	2300      	movs	r3, #0
 800ba30:	3701      	adds	r7, #1
 800ba32:	7033      	strb	r3, [r6, #0]
 800ba34:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ba36:	601f      	str	r7, [r3, #0]
 800ba38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	f000 824c 	beq.w	800bed8 <_dtoa_r+0xb50>
 800ba40:	601e      	str	r6, [r3, #0]
 800ba42:	e249      	b.n	800bed8 <_dtoa_r+0xb50>
 800ba44:	46b8      	mov	r8, r7
 800ba46:	4633      	mov	r3, r6
 800ba48:	461e      	mov	r6, r3
 800ba4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba4e:	2a39      	cmp	r2, #57	@ 0x39
 800ba50:	d106      	bne.n	800ba60 <_dtoa_r+0x6d8>
 800ba52:	459a      	cmp	sl, r3
 800ba54:	d1f8      	bne.n	800ba48 <_dtoa_r+0x6c0>
 800ba56:	2230      	movs	r2, #48	@ 0x30
 800ba58:	f108 0801 	add.w	r8, r8, #1
 800ba5c:	f88a 2000 	strb.w	r2, [sl]
 800ba60:	781a      	ldrb	r2, [r3, #0]
 800ba62:	3201      	adds	r2, #1
 800ba64:	701a      	strb	r2, [r3, #0]
 800ba66:	e7a0      	b.n	800b9aa <_dtoa_r+0x622>
 800ba68:	2200      	movs	r2, #0
 800ba6a:	4b6f      	ldr	r3, [pc, #444]	@ (800bc28 <_dtoa_r+0x8a0>)
 800ba6c:	f7f4 fdc8 	bl	8000600 <__aeabi_dmul>
 800ba70:	2200      	movs	r2, #0
 800ba72:	2300      	movs	r3, #0
 800ba74:	4604      	mov	r4, r0
 800ba76:	460d      	mov	r5, r1
 800ba78:	f7f5 f82a 	bl	8000ad0 <__aeabi_dcmpeq>
 800ba7c:	2800      	cmp	r0, #0
 800ba7e:	d09f      	beq.n	800b9c0 <_dtoa_r+0x638>
 800ba80:	e7d1      	b.n	800ba26 <_dtoa_r+0x69e>
 800ba82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba84:	2a00      	cmp	r2, #0
 800ba86:	f000 80ea 	beq.w	800bc5e <_dtoa_r+0x8d6>
 800ba8a:	9a07      	ldr	r2, [sp, #28]
 800ba8c:	2a01      	cmp	r2, #1
 800ba8e:	f300 80cd 	bgt.w	800bc2c <_dtoa_r+0x8a4>
 800ba92:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ba94:	2a00      	cmp	r2, #0
 800ba96:	f000 80c1 	beq.w	800bc1c <_dtoa_r+0x894>
 800ba9a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ba9e:	9c08      	ldr	r4, [sp, #32]
 800baa0:	9e00      	ldr	r6, [sp, #0]
 800baa2:	9a00      	ldr	r2, [sp, #0]
 800baa4:	2101      	movs	r1, #1
 800baa6:	4648      	mov	r0, r9
 800baa8:	441a      	add	r2, r3
 800baaa:	9200      	str	r2, [sp, #0]
 800baac:	9a06      	ldr	r2, [sp, #24]
 800baae:	441a      	add	r2, r3
 800bab0:	9206      	str	r2, [sp, #24]
 800bab2:	f000 fdeb 	bl	800c68c <__i2b>
 800bab6:	4605      	mov	r5, r0
 800bab8:	b166      	cbz	r6, 800bad4 <_dtoa_r+0x74c>
 800baba:	9b06      	ldr	r3, [sp, #24]
 800babc:	2b00      	cmp	r3, #0
 800babe:	dd09      	ble.n	800bad4 <_dtoa_r+0x74c>
 800bac0:	42b3      	cmp	r3, r6
 800bac2:	9a00      	ldr	r2, [sp, #0]
 800bac4:	bfa8      	it	ge
 800bac6:	4633      	movge	r3, r6
 800bac8:	1ad2      	subs	r2, r2, r3
 800baca:	1af6      	subs	r6, r6, r3
 800bacc:	9200      	str	r2, [sp, #0]
 800bace:	9a06      	ldr	r2, [sp, #24]
 800bad0:	1ad3      	subs	r3, r2, r3
 800bad2:	9306      	str	r3, [sp, #24]
 800bad4:	9b08      	ldr	r3, [sp, #32]
 800bad6:	b30b      	cbz	r3, 800bb1c <_dtoa_r+0x794>
 800bad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bada:	2b00      	cmp	r3, #0
 800badc:	f000 80c6 	beq.w	800bc6c <_dtoa_r+0x8e4>
 800bae0:	2c00      	cmp	r4, #0
 800bae2:	f000 80c0 	beq.w	800bc66 <_dtoa_r+0x8de>
 800bae6:	4629      	mov	r1, r5
 800bae8:	4622      	mov	r2, r4
 800baea:	4648      	mov	r0, r9
 800baec:	f000 fe88 	bl	800c800 <__pow5mult>
 800baf0:	9a02      	ldr	r2, [sp, #8]
 800baf2:	4601      	mov	r1, r0
 800baf4:	4605      	mov	r5, r0
 800baf6:	4648      	mov	r0, r9
 800baf8:	f000 fdde 	bl	800c6b8 <__multiply>
 800bafc:	9902      	ldr	r1, [sp, #8]
 800bafe:	4680      	mov	r8, r0
 800bb00:	4648      	mov	r0, r9
 800bb02:	f000 fd0d 	bl	800c520 <_Bfree>
 800bb06:	9b08      	ldr	r3, [sp, #32]
 800bb08:	1b1b      	subs	r3, r3, r4
 800bb0a:	9308      	str	r3, [sp, #32]
 800bb0c:	f000 80b1 	beq.w	800bc72 <_dtoa_r+0x8ea>
 800bb10:	9a08      	ldr	r2, [sp, #32]
 800bb12:	4641      	mov	r1, r8
 800bb14:	4648      	mov	r0, r9
 800bb16:	f000 fe73 	bl	800c800 <__pow5mult>
 800bb1a:	9002      	str	r0, [sp, #8]
 800bb1c:	2101      	movs	r1, #1
 800bb1e:	4648      	mov	r0, r9
 800bb20:	f000 fdb4 	bl	800c68c <__i2b>
 800bb24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb26:	4604      	mov	r4, r0
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	f000 81d9 	beq.w	800bee0 <_dtoa_r+0xb58>
 800bb2e:	461a      	mov	r2, r3
 800bb30:	4601      	mov	r1, r0
 800bb32:	4648      	mov	r0, r9
 800bb34:	f000 fe64 	bl	800c800 <__pow5mult>
 800bb38:	9b07      	ldr	r3, [sp, #28]
 800bb3a:	4604      	mov	r4, r0
 800bb3c:	2b01      	cmp	r3, #1
 800bb3e:	f300 809f 	bgt.w	800bc80 <_dtoa_r+0x8f8>
 800bb42:	9b04      	ldr	r3, [sp, #16]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	f040 8097 	bne.w	800bc78 <_dtoa_r+0x8f0>
 800bb4a:	9b05      	ldr	r3, [sp, #20]
 800bb4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	f040 8093 	bne.w	800bc7c <_dtoa_r+0x8f4>
 800bb56:	9b05      	ldr	r3, [sp, #20]
 800bb58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bb5c:	0d1b      	lsrs	r3, r3, #20
 800bb5e:	051b      	lsls	r3, r3, #20
 800bb60:	b133      	cbz	r3, 800bb70 <_dtoa_r+0x7e8>
 800bb62:	9b00      	ldr	r3, [sp, #0]
 800bb64:	3301      	adds	r3, #1
 800bb66:	9300      	str	r3, [sp, #0]
 800bb68:	9b06      	ldr	r3, [sp, #24]
 800bb6a:	3301      	adds	r3, #1
 800bb6c:	9306      	str	r3, [sp, #24]
 800bb6e:	2301      	movs	r3, #1
 800bb70:	9308      	str	r3, [sp, #32]
 800bb72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	f000 81b9 	beq.w	800beec <_dtoa_r+0xb64>
 800bb7a:	6923      	ldr	r3, [r4, #16]
 800bb7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bb80:	6918      	ldr	r0, [r3, #16]
 800bb82:	f000 fd37 	bl	800c5f4 <__hi0bits>
 800bb86:	f1c0 0020 	rsb	r0, r0, #32
 800bb8a:	9b06      	ldr	r3, [sp, #24]
 800bb8c:	4418      	add	r0, r3
 800bb8e:	f010 001f 	ands.w	r0, r0, #31
 800bb92:	f000 8082 	beq.w	800bc9a <_dtoa_r+0x912>
 800bb96:	f1c0 0320 	rsb	r3, r0, #32
 800bb9a:	2b04      	cmp	r3, #4
 800bb9c:	dd73      	ble.n	800bc86 <_dtoa_r+0x8fe>
 800bb9e:	f1c0 001c 	rsb	r0, r0, #28
 800bba2:	9b00      	ldr	r3, [sp, #0]
 800bba4:	4403      	add	r3, r0
 800bba6:	4406      	add	r6, r0
 800bba8:	9300      	str	r3, [sp, #0]
 800bbaa:	9b06      	ldr	r3, [sp, #24]
 800bbac:	4403      	add	r3, r0
 800bbae:	9306      	str	r3, [sp, #24]
 800bbb0:	9b00      	ldr	r3, [sp, #0]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	dd05      	ble.n	800bbc2 <_dtoa_r+0x83a>
 800bbb6:	461a      	mov	r2, r3
 800bbb8:	9902      	ldr	r1, [sp, #8]
 800bbba:	4648      	mov	r0, r9
 800bbbc:	f000 fe7a 	bl	800c8b4 <__lshift>
 800bbc0:	9002      	str	r0, [sp, #8]
 800bbc2:	9b06      	ldr	r3, [sp, #24]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	dd05      	ble.n	800bbd4 <_dtoa_r+0x84c>
 800bbc8:	4621      	mov	r1, r4
 800bbca:	461a      	mov	r2, r3
 800bbcc:	4648      	mov	r0, r9
 800bbce:	f000 fe71 	bl	800c8b4 <__lshift>
 800bbd2:	4604      	mov	r4, r0
 800bbd4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d061      	beq.n	800bc9e <_dtoa_r+0x916>
 800bbda:	4621      	mov	r1, r4
 800bbdc:	9802      	ldr	r0, [sp, #8]
 800bbde:	f000 fed5 	bl	800c98c <__mcmp>
 800bbe2:	2800      	cmp	r0, #0
 800bbe4:	da5b      	bge.n	800bc9e <_dtoa_r+0x916>
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	220a      	movs	r2, #10
 800bbea:	9902      	ldr	r1, [sp, #8]
 800bbec:	4648      	mov	r0, r9
 800bbee:	f000 fcb9 	bl	800c564 <__multadd>
 800bbf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbf4:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800bbf8:	9002      	str	r0, [sp, #8]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	f000 8178 	beq.w	800bef0 <_dtoa_r+0xb68>
 800bc00:	4629      	mov	r1, r5
 800bc02:	2300      	movs	r3, #0
 800bc04:	220a      	movs	r2, #10
 800bc06:	4648      	mov	r0, r9
 800bc08:	f000 fcac 	bl	800c564 <__multadd>
 800bc0c:	f1bb 0f00 	cmp.w	fp, #0
 800bc10:	4605      	mov	r5, r0
 800bc12:	dc6f      	bgt.n	800bcf4 <_dtoa_r+0x96c>
 800bc14:	9b07      	ldr	r3, [sp, #28]
 800bc16:	2b02      	cmp	r3, #2
 800bc18:	dc49      	bgt.n	800bcae <_dtoa_r+0x926>
 800bc1a:	e06b      	b.n	800bcf4 <_dtoa_r+0x96c>
 800bc1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bc1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bc22:	e73c      	b.n	800ba9e <_dtoa_r+0x716>
 800bc24:	3fe00000 	.word	0x3fe00000
 800bc28:	40240000 	.word	0x40240000
 800bc2c:	9b03      	ldr	r3, [sp, #12]
 800bc2e:	1e5c      	subs	r4, r3, #1
 800bc30:	9b08      	ldr	r3, [sp, #32]
 800bc32:	42a3      	cmp	r3, r4
 800bc34:	db09      	blt.n	800bc4a <_dtoa_r+0x8c2>
 800bc36:	1b1c      	subs	r4, r3, r4
 800bc38:	9b03      	ldr	r3, [sp, #12]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	f6bf af30 	bge.w	800baa0 <_dtoa_r+0x718>
 800bc40:	9b00      	ldr	r3, [sp, #0]
 800bc42:	9a03      	ldr	r2, [sp, #12]
 800bc44:	1a9e      	subs	r6, r3, r2
 800bc46:	2300      	movs	r3, #0
 800bc48:	e72b      	b.n	800baa2 <_dtoa_r+0x71a>
 800bc4a:	9b08      	ldr	r3, [sp, #32]
 800bc4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bc4e:	1ae3      	subs	r3, r4, r3
 800bc50:	9408      	str	r4, [sp, #32]
 800bc52:	9e00      	ldr	r6, [sp, #0]
 800bc54:	2400      	movs	r4, #0
 800bc56:	441a      	add	r2, r3
 800bc58:	9b03      	ldr	r3, [sp, #12]
 800bc5a:	920d      	str	r2, [sp, #52]	@ 0x34
 800bc5c:	e721      	b.n	800baa2 <_dtoa_r+0x71a>
 800bc5e:	9c08      	ldr	r4, [sp, #32]
 800bc60:	9e00      	ldr	r6, [sp, #0]
 800bc62:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bc64:	e728      	b.n	800bab8 <_dtoa_r+0x730>
 800bc66:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bc6a:	e751      	b.n	800bb10 <_dtoa_r+0x788>
 800bc6c:	9a08      	ldr	r2, [sp, #32]
 800bc6e:	9902      	ldr	r1, [sp, #8]
 800bc70:	e750      	b.n	800bb14 <_dtoa_r+0x78c>
 800bc72:	f8cd 8008 	str.w	r8, [sp, #8]
 800bc76:	e751      	b.n	800bb1c <_dtoa_r+0x794>
 800bc78:	2300      	movs	r3, #0
 800bc7a:	e779      	b.n	800bb70 <_dtoa_r+0x7e8>
 800bc7c:	9b04      	ldr	r3, [sp, #16]
 800bc7e:	e777      	b.n	800bb70 <_dtoa_r+0x7e8>
 800bc80:	2300      	movs	r3, #0
 800bc82:	9308      	str	r3, [sp, #32]
 800bc84:	e779      	b.n	800bb7a <_dtoa_r+0x7f2>
 800bc86:	d093      	beq.n	800bbb0 <_dtoa_r+0x828>
 800bc88:	331c      	adds	r3, #28
 800bc8a:	9a00      	ldr	r2, [sp, #0]
 800bc8c:	441a      	add	r2, r3
 800bc8e:	441e      	add	r6, r3
 800bc90:	9200      	str	r2, [sp, #0]
 800bc92:	9a06      	ldr	r2, [sp, #24]
 800bc94:	441a      	add	r2, r3
 800bc96:	9206      	str	r2, [sp, #24]
 800bc98:	e78a      	b.n	800bbb0 <_dtoa_r+0x828>
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	e7f4      	b.n	800bc88 <_dtoa_r+0x900>
 800bc9e:	9b03      	ldr	r3, [sp, #12]
 800bca0:	46b8      	mov	r8, r7
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	dc20      	bgt.n	800bce8 <_dtoa_r+0x960>
 800bca6:	469b      	mov	fp, r3
 800bca8:	9b07      	ldr	r3, [sp, #28]
 800bcaa:	2b02      	cmp	r3, #2
 800bcac:	dd1e      	ble.n	800bcec <_dtoa_r+0x964>
 800bcae:	f1bb 0f00 	cmp.w	fp, #0
 800bcb2:	f47f adb1 	bne.w	800b818 <_dtoa_r+0x490>
 800bcb6:	4621      	mov	r1, r4
 800bcb8:	465b      	mov	r3, fp
 800bcba:	2205      	movs	r2, #5
 800bcbc:	4648      	mov	r0, r9
 800bcbe:	f000 fc51 	bl	800c564 <__multadd>
 800bcc2:	4601      	mov	r1, r0
 800bcc4:	4604      	mov	r4, r0
 800bcc6:	9802      	ldr	r0, [sp, #8]
 800bcc8:	f000 fe60 	bl	800c98c <__mcmp>
 800bccc:	2800      	cmp	r0, #0
 800bcce:	f77f ada3 	ble.w	800b818 <_dtoa_r+0x490>
 800bcd2:	4656      	mov	r6, sl
 800bcd4:	2331      	movs	r3, #49	@ 0x31
 800bcd6:	f108 0801 	add.w	r8, r8, #1
 800bcda:	f806 3b01 	strb.w	r3, [r6], #1
 800bcde:	e59f      	b.n	800b820 <_dtoa_r+0x498>
 800bce0:	46b8      	mov	r8, r7
 800bce2:	9c03      	ldr	r4, [sp, #12]
 800bce4:	4625      	mov	r5, r4
 800bce6:	e7f4      	b.n	800bcd2 <_dtoa_r+0x94a>
 800bce8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bcec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	f000 8102 	beq.w	800bef8 <_dtoa_r+0xb70>
 800bcf4:	2e00      	cmp	r6, #0
 800bcf6:	dd05      	ble.n	800bd04 <_dtoa_r+0x97c>
 800bcf8:	4629      	mov	r1, r5
 800bcfa:	4632      	mov	r2, r6
 800bcfc:	4648      	mov	r0, r9
 800bcfe:	f000 fdd9 	bl	800c8b4 <__lshift>
 800bd02:	4605      	mov	r5, r0
 800bd04:	9b08      	ldr	r3, [sp, #32]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d05c      	beq.n	800bdc4 <_dtoa_r+0xa3c>
 800bd0a:	6869      	ldr	r1, [r5, #4]
 800bd0c:	4648      	mov	r0, r9
 800bd0e:	f000 fbc7 	bl	800c4a0 <_Balloc>
 800bd12:	4606      	mov	r6, r0
 800bd14:	b928      	cbnz	r0, 800bd22 <_dtoa_r+0x99a>
 800bd16:	4b83      	ldr	r3, [pc, #524]	@ (800bf24 <_dtoa_r+0xb9c>)
 800bd18:	4602      	mov	r2, r0
 800bd1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bd1e:	f7ff bb4a 	b.w	800b3b6 <_dtoa_r+0x2e>
 800bd22:	692a      	ldr	r2, [r5, #16]
 800bd24:	f105 010c 	add.w	r1, r5, #12
 800bd28:	300c      	adds	r0, #12
 800bd2a:	3202      	adds	r2, #2
 800bd2c:	0092      	lsls	r2, r2, #2
 800bd2e:	f001 f81b 	bl	800cd68 <memcpy>
 800bd32:	2201      	movs	r2, #1
 800bd34:	4631      	mov	r1, r6
 800bd36:	4648      	mov	r0, r9
 800bd38:	f000 fdbc 	bl	800c8b4 <__lshift>
 800bd3c:	f10a 0301 	add.w	r3, sl, #1
 800bd40:	462f      	mov	r7, r5
 800bd42:	4605      	mov	r5, r0
 800bd44:	9300      	str	r3, [sp, #0]
 800bd46:	eb0a 030b 	add.w	r3, sl, fp
 800bd4a:	9308      	str	r3, [sp, #32]
 800bd4c:	9b04      	ldr	r3, [sp, #16]
 800bd4e:	f003 0301 	and.w	r3, r3, #1
 800bd52:	9306      	str	r3, [sp, #24]
 800bd54:	9b00      	ldr	r3, [sp, #0]
 800bd56:	4621      	mov	r1, r4
 800bd58:	9802      	ldr	r0, [sp, #8]
 800bd5a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800bd5e:	f7ff fa83 	bl	800b268 <quorem>
 800bd62:	4603      	mov	r3, r0
 800bd64:	4639      	mov	r1, r7
 800bd66:	9003      	str	r0, [sp, #12]
 800bd68:	3330      	adds	r3, #48	@ 0x30
 800bd6a:	9802      	ldr	r0, [sp, #8]
 800bd6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd6e:	f000 fe0d 	bl	800c98c <__mcmp>
 800bd72:	462a      	mov	r2, r5
 800bd74:	9004      	str	r0, [sp, #16]
 800bd76:	4621      	mov	r1, r4
 800bd78:	4648      	mov	r0, r9
 800bd7a:	f000 fe23 	bl	800c9c4 <__mdiff>
 800bd7e:	68c2      	ldr	r2, [r0, #12]
 800bd80:	4606      	mov	r6, r0
 800bd82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd84:	bb02      	cbnz	r2, 800bdc8 <_dtoa_r+0xa40>
 800bd86:	4601      	mov	r1, r0
 800bd88:	9802      	ldr	r0, [sp, #8]
 800bd8a:	f000 fdff 	bl	800c98c <__mcmp>
 800bd8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd90:	4602      	mov	r2, r0
 800bd92:	4631      	mov	r1, r6
 800bd94:	4648      	mov	r0, r9
 800bd96:	920c      	str	r2, [sp, #48]	@ 0x30
 800bd98:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd9a:	f000 fbc1 	bl	800c520 <_Bfree>
 800bd9e:	9b07      	ldr	r3, [sp, #28]
 800bda0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bda2:	9e00      	ldr	r6, [sp, #0]
 800bda4:	ea42 0103 	orr.w	r1, r2, r3
 800bda8:	9b06      	ldr	r3, [sp, #24]
 800bdaa:	4319      	orrs	r1, r3
 800bdac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdae:	d10d      	bne.n	800bdcc <_dtoa_r+0xa44>
 800bdb0:	2b39      	cmp	r3, #57	@ 0x39
 800bdb2:	d027      	beq.n	800be04 <_dtoa_r+0xa7c>
 800bdb4:	9a04      	ldr	r2, [sp, #16]
 800bdb6:	2a00      	cmp	r2, #0
 800bdb8:	dd01      	ble.n	800bdbe <_dtoa_r+0xa36>
 800bdba:	9b03      	ldr	r3, [sp, #12]
 800bdbc:	3331      	adds	r3, #49	@ 0x31
 800bdbe:	f88b 3000 	strb.w	r3, [fp]
 800bdc2:	e52e      	b.n	800b822 <_dtoa_r+0x49a>
 800bdc4:	4628      	mov	r0, r5
 800bdc6:	e7b9      	b.n	800bd3c <_dtoa_r+0x9b4>
 800bdc8:	2201      	movs	r2, #1
 800bdca:	e7e2      	b.n	800bd92 <_dtoa_r+0xa0a>
 800bdcc:	9904      	ldr	r1, [sp, #16]
 800bdce:	2900      	cmp	r1, #0
 800bdd0:	db04      	blt.n	800bddc <_dtoa_r+0xa54>
 800bdd2:	9807      	ldr	r0, [sp, #28]
 800bdd4:	4301      	orrs	r1, r0
 800bdd6:	9806      	ldr	r0, [sp, #24]
 800bdd8:	4301      	orrs	r1, r0
 800bdda:	d120      	bne.n	800be1e <_dtoa_r+0xa96>
 800bddc:	2a00      	cmp	r2, #0
 800bdde:	ddee      	ble.n	800bdbe <_dtoa_r+0xa36>
 800bde0:	2201      	movs	r2, #1
 800bde2:	9902      	ldr	r1, [sp, #8]
 800bde4:	4648      	mov	r0, r9
 800bde6:	9300      	str	r3, [sp, #0]
 800bde8:	f000 fd64 	bl	800c8b4 <__lshift>
 800bdec:	4621      	mov	r1, r4
 800bdee:	9002      	str	r0, [sp, #8]
 800bdf0:	f000 fdcc 	bl	800c98c <__mcmp>
 800bdf4:	2800      	cmp	r0, #0
 800bdf6:	9b00      	ldr	r3, [sp, #0]
 800bdf8:	dc02      	bgt.n	800be00 <_dtoa_r+0xa78>
 800bdfa:	d1e0      	bne.n	800bdbe <_dtoa_r+0xa36>
 800bdfc:	07da      	lsls	r2, r3, #31
 800bdfe:	d5de      	bpl.n	800bdbe <_dtoa_r+0xa36>
 800be00:	2b39      	cmp	r3, #57	@ 0x39
 800be02:	d1da      	bne.n	800bdba <_dtoa_r+0xa32>
 800be04:	2339      	movs	r3, #57	@ 0x39
 800be06:	f88b 3000 	strb.w	r3, [fp]
 800be0a:	4633      	mov	r3, r6
 800be0c:	461e      	mov	r6, r3
 800be0e:	3b01      	subs	r3, #1
 800be10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800be14:	2a39      	cmp	r2, #57	@ 0x39
 800be16:	d04f      	beq.n	800beb8 <_dtoa_r+0xb30>
 800be18:	3201      	adds	r2, #1
 800be1a:	701a      	strb	r2, [r3, #0]
 800be1c:	e501      	b.n	800b822 <_dtoa_r+0x49a>
 800be1e:	2a00      	cmp	r2, #0
 800be20:	dd03      	ble.n	800be2a <_dtoa_r+0xaa2>
 800be22:	2b39      	cmp	r3, #57	@ 0x39
 800be24:	d0ee      	beq.n	800be04 <_dtoa_r+0xa7c>
 800be26:	3301      	adds	r3, #1
 800be28:	e7c9      	b.n	800bdbe <_dtoa_r+0xa36>
 800be2a:	9a00      	ldr	r2, [sp, #0]
 800be2c:	9908      	ldr	r1, [sp, #32]
 800be2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800be32:	428a      	cmp	r2, r1
 800be34:	d029      	beq.n	800be8a <_dtoa_r+0xb02>
 800be36:	2300      	movs	r3, #0
 800be38:	220a      	movs	r2, #10
 800be3a:	9902      	ldr	r1, [sp, #8]
 800be3c:	4648      	mov	r0, r9
 800be3e:	f000 fb91 	bl	800c564 <__multadd>
 800be42:	42af      	cmp	r7, r5
 800be44:	9002      	str	r0, [sp, #8]
 800be46:	f04f 0300 	mov.w	r3, #0
 800be4a:	f04f 020a 	mov.w	r2, #10
 800be4e:	4639      	mov	r1, r7
 800be50:	4648      	mov	r0, r9
 800be52:	d107      	bne.n	800be64 <_dtoa_r+0xadc>
 800be54:	f000 fb86 	bl	800c564 <__multadd>
 800be58:	4607      	mov	r7, r0
 800be5a:	4605      	mov	r5, r0
 800be5c:	9b00      	ldr	r3, [sp, #0]
 800be5e:	3301      	adds	r3, #1
 800be60:	9300      	str	r3, [sp, #0]
 800be62:	e777      	b.n	800bd54 <_dtoa_r+0x9cc>
 800be64:	f000 fb7e 	bl	800c564 <__multadd>
 800be68:	4629      	mov	r1, r5
 800be6a:	4607      	mov	r7, r0
 800be6c:	2300      	movs	r3, #0
 800be6e:	220a      	movs	r2, #10
 800be70:	4648      	mov	r0, r9
 800be72:	f000 fb77 	bl	800c564 <__multadd>
 800be76:	4605      	mov	r5, r0
 800be78:	e7f0      	b.n	800be5c <_dtoa_r+0xad4>
 800be7a:	f1bb 0f00 	cmp.w	fp, #0
 800be7e:	f04f 0700 	mov.w	r7, #0
 800be82:	bfcc      	ite	gt
 800be84:	465e      	movgt	r6, fp
 800be86:	2601      	movle	r6, #1
 800be88:	4456      	add	r6, sl
 800be8a:	2201      	movs	r2, #1
 800be8c:	9902      	ldr	r1, [sp, #8]
 800be8e:	4648      	mov	r0, r9
 800be90:	9300      	str	r3, [sp, #0]
 800be92:	f000 fd0f 	bl	800c8b4 <__lshift>
 800be96:	4621      	mov	r1, r4
 800be98:	9002      	str	r0, [sp, #8]
 800be9a:	f000 fd77 	bl	800c98c <__mcmp>
 800be9e:	2800      	cmp	r0, #0
 800bea0:	dcb3      	bgt.n	800be0a <_dtoa_r+0xa82>
 800bea2:	d102      	bne.n	800beaa <_dtoa_r+0xb22>
 800bea4:	9b00      	ldr	r3, [sp, #0]
 800bea6:	07db      	lsls	r3, r3, #31
 800bea8:	d4af      	bmi.n	800be0a <_dtoa_r+0xa82>
 800beaa:	4633      	mov	r3, r6
 800beac:	461e      	mov	r6, r3
 800beae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800beb2:	2a30      	cmp	r2, #48	@ 0x30
 800beb4:	d0fa      	beq.n	800beac <_dtoa_r+0xb24>
 800beb6:	e4b4      	b.n	800b822 <_dtoa_r+0x49a>
 800beb8:	459a      	cmp	sl, r3
 800beba:	d1a7      	bne.n	800be0c <_dtoa_r+0xa84>
 800bebc:	2331      	movs	r3, #49	@ 0x31
 800bebe:	f108 0801 	add.w	r8, r8, #1
 800bec2:	f88a 3000 	strb.w	r3, [sl]
 800bec6:	e4ac      	b.n	800b822 <_dtoa_r+0x49a>
 800bec8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800beca:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800bf28 <_dtoa_r+0xba0>
 800bece:	b11b      	cbz	r3, 800bed8 <_dtoa_r+0xb50>
 800bed0:	f10a 0308 	add.w	r3, sl, #8
 800bed4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bed6:	6013      	str	r3, [r2, #0]
 800bed8:	4650      	mov	r0, sl
 800beda:	b017      	add	sp, #92	@ 0x5c
 800bedc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bee0:	9b07      	ldr	r3, [sp, #28]
 800bee2:	2b01      	cmp	r3, #1
 800bee4:	f77f ae2d 	ble.w	800bb42 <_dtoa_r+0x7ba>
 800bee8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800beea:	9308      	str	r3, [sp, #32]
 800beec:	2001      	movs	r0, #1
 800beee:	e64c      	b.n	800bb8a <_dtoa_r+0x802>
 800bef0:	f1bb 0f00 	cmp.w	fp, #0
 800bef4:	f77f aed8 	ble.w	800bca8 <_dtoa_r+0x920>
 800bef8:	4656      	mov	r6, sl
 800befa:	4621      	mov	r1, r4
 800befc:	9802      	ldr	r0, [sp, #8]
 800befe:	f7ff f9b3 	bl	800b268 <quorem>
 800bf02:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bf06:	f806 3b01 	strb.w	r3, [r6], #1
 800bf0a:	eba6 020a 	sub.w	r2, r6, sl
 800bf0e:	4593      	cmp	fp, r2
 800bf10:	ddb3      	ble.n	800be7a <_dtoa_r+0xaf2>
 800bf12:	2300      	movs	r3, #0
 800bf14:	220a      	movs	r2, #10
 800bf16:	9902      	ldr	r1, [sp, #8]
 800bf18:	4648      	mov	r0, r9
 800bf1a:	f000 fb23 	bl	800c564 <__multadd>
 800bf1e:	9002      	str	r0, [sp, #8]
 800bf20:	e7eb      	b.n	800befa <_dtoa_r+0xb72>
 800bf22:	bf00      	nop
 800bf24:	0800ffc4 	.word	0x0800ffc4
 800bf28:	0800ff48 	.word	0x0800ff48

0800bf2c <__ssputs_r>:
 800bf2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf30:	461f      	mov	r7, r3
 800bf32:	688e      	ldr	r6, [r1, #8]
 800bf34:	4682      	mov	sl, r0
 800bf36:	460c      	mov	r4, r1
 800bf38:	42be      	cmp	r6, r7
 800bf3a:	4690      	mov	r8, r2
 800bf3c:	680b      	ldr	r3, [r1, #0]
 800bf3e:	d82d      	bhi.n	800bf9c <__ssputs_r+0x70>
 800bf40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bf48:	d026      	beq.n	800bf98 <__ssputs_r+0x6c>
 800bf4a:	6965      	ldr	r5, [r4, #20]
 800bf4c:	6909      	ldr	r1, [r1, #16]
 800bf4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf52:	eba3 0901 	sub.w	r9, r3, r1
 800bf56:	1c7b      	adds	r3, r7, #1
 800bf58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bf5c:	444b      	add	r3, r9
 800bf5e:	106d      	asrs	r5, r5, #1
 800bf60:	429d      	cmp	r5, r3
 800bf62:	bf38      	it	cc
 800bf64:	461d      	movcc	r5, r3
 800bf66:	0553      	lsls	r3, r2, #21
 800bf68:	d527      	bpl.n	800bfba <__ssputs_r+0x8e>
 800bf6a:	4629      	mov	r1, r5
 800bf6c:	f000 f960 	bl	800c230 <_malloc_r>
 800bf70:	4606      	mov	r6, r0
 800bf72:	b360      	cbz	r0, 800bfce <__ssputs_r+0xa2>
 800bf74:	464a      	mov	r2, r9
 800bf76:	6921      	ldr	r1, [r4, #16]
 800bf78:	f000 fef6 	bl	800cd68 <memcpy>
 800bf7c:	89a3      	ldrh	r3, [r4, #12]
 800bf7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bf82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf86:	81a3      	strh	r3, [r4, #12]
 800bf88:	6126      	str	r6, [r4, #16]
 800bf8a:	444e      	add	r6, r9
 800bf8c:	6165      	str	r5, [r4, #20]
 800bf8e:	eba5 0509 	sub.w	r5, r5, r9
 800bf92:	6026      	str	r6, [r4, #0]
 800bf94:	463e      	mov	r6, r7
 800bf96:	60a5      	str	r5, [r4, #8]
 800bf98:	42be      	cmp	r6, r7
 800bf9a:	d900      	bls.n	800bf9e <__ssputs_r+0x72>
 800bf9c:	463e      	mov	r6, r7
 800bf9e:	4632      	mov	r2, r6
 800bfa0:	4641      	mov	r1, r8
 800bfa2:	6820      	ldr	r0, [r4, #0]
 800bfa4:	f000 fe6f 	bl	800cc86 <memmove>
 800bfa8:	68a3      	ldr	r3, [r4, #8]
 800bfaa:	2000      	movs	r0, #0
 800bfac:	1b9b      	subs	r3, r3, r6
 800bfae:	60a3      	str	r3, [r4, #8]
 800bfb0:	6823      	ldr	r3, [r4, #0]
 800bfb2:	4433      	add	r3, r6
 800bfb4:	6023      	str	r3, [r4, #0]
 800bfb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfba:	462a      	mov	r2, r5
 800bfbc:	f000 fe35 	bl	800cc2a <_realloc_r>
 800bfc0:	4606      	mov	r6, r0
 800bfc2:	2800      	cmp	r0, #0
 800bfc4:	d1e0      	bne.n	800bf88 <__ssputs_r+0x5c>
 800bfc6:	6921      	ldr	r1, [r4, #16]
 800bfc8:	4650      	mov	r0, sl
 800bfca:	f000 ff0d 	bl	800cde8 <_free_r>
 800bfce:	230c      	movs	r3, #12
 800bfd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bfd4:	f8ca 3000 	str.w	r3, [sl]
 800bfd8:	89a3      	ldrh	r3, [r4, #12]
 800bfda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfde:	81a3      	strh	r3, [r4, #12]
 800bfe0:	e7e9      	b.n	800bfb6 <__ssputs_r+0x8a>
	...

0800bfe4 <_svfiprintf_r>:
 800bfe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfe8:	4698      	mov	r8, r3
 800bfea:	898b      	ldrh	r3, [r1, #12]
 800bfec:	b09d      	sub	sp, #116	@ 0x74
 800bfee:	4607      	mov	r7, r0
 800bff0:	061b      	lsls	r3, r3, #24
 800bff2:	460d      	mov	r5, r1
 800bff4:	4614      	mov	r4, r2
 800bff6:	d510      	bpl.n	800c01a <_svfiprintf_r+0x36>
 800bff8:	690b      	ldr	r3, [r1, #16]
 800bffa:	b973      	cbnz	r3, 800c01a <_svfiprintf_r+0x36>
 800bffc:	2140      	movs	r1, #64	@ 0x40
 800bffe:	f000 f917 	bl	800c230 <_malloc_r>
 800c002:	6028      	str	r0, [r5, #0]
 800c004:	6128      	str	r0, [r5, #16]
 800c006:	b930      	cbnz	r0, 800c016 <_svfiprintf_r+0x32>
 800c008:	230c      	movs	r3, #12
 800c00a:	603b      	str	r3, [r7, #0]
 800c00c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c010:	b01d      	add	sp, #116	@ 0x74
 800c012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c016:	2340      	movs	r3, #64	@ 0x40
 800c018:	616b      	str	r3, [r5, #20]
 800c01a:	2300      	movs	r3, #0
 800c01c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c020:	f04f 0901 	mov.w	r9, #1
 800c024:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800c1c8 <_svfiprintf_r+0x1e4>
 800c028:	9309      	str	r3, [sp, #36]	@ 0x24
 800c02a:	2320      	movs	r3, #32
 800c02c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c030:	2330      	movs	r3, #48	@ 0x30
 800c032:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c036:	4623      	mov	r3, r4
 800c038:	469a      	mov	sl, r3
 800c03a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c03e:	b10a      	cbz	r2, 800c044 <_svfiprintf_r+0x60>
 800c040:	2a25      	cmp	r2, #37	@ 0x25
 800c042:	d1f9      	bne.n	800c038 <_svfiprintf_r+0x54>
 800c044:	ebba 0b04 	subs.w	fp, sl, r4
 800c048:	d00b      	beq.n	800c062 <_svfiprintf_r+0x7e>
 800c04a:	465b      	mov	r3, fp
 800c04c:	4622      	mov	r2, r4
 800c04e:	4629      	mov	r1, r5
 800c050:	4638      	mov	r0, r7
 800c052:	f7ff ff6b 	bl	800bf2c <__ssputs_r>
 800c056:	3001      	adds	r0, #1
 800c058:	f000 80a7 	beq.w	800c1aa <_svfiprintf_r+0x1c6>
 800c05c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c05e:	445a      	add	r2, fp
 800c060:	9209      	str	r2, [sp, #36]	@ 0x24
 800c062:	f89a 3000 	ldrb.w	r3, [sl]
 800c066:	2b00      	cmp	r3, #0
 800c068:	f000 809f 	beq.w	800c1aa <_svfiprintf_r+0x1c6>
 800c06c:	2300      	movs	r3, #0
 800c06e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c072:	f10a 0a01 	add.w	sl, sl, #1
 800c076:	9304      	str	r3, [sp, #16]
 800c078:	9307      	str	r3, [sp, #28]
 800c07a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c07e:	931a      	str	r3, [sp, #104]	@ 0x68
 800c080:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c084:	4654      	mov	r4, sl
 800c086:	2205      	movs	r2, #5
 800c088:	484f      	ldr	r0, [pc, #316]	@ (800c1c8 <_svfiprintf_r+0x1e4>)
 800c08a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c08e:	f7ff f8dd 	bl	800b24c <memchr>
 800c092:	9a04      	ldr	r2, [sp, #16]
 800c094:	b9d8      	cbnz	r0, 800c0ce <_svfiprintf_r+0xea>
 800c096:	06d0      	lsls	r0, r2, #27
 800c098:	bf44      	itt	mi
 800c09a:	2320      	movmi	r3, #32
 800c09c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0a0:	0711      	lsls	r1, r2, #28
 800c0a2:	bf44      	itt	mi
 800c0a4:	232b      	movmi	r3, #43	@ 0x2b
 800c0a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0aa:	f89a 3000 	ldrb.w	r3, [sl]
 800c0ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0b0:	d015      	beq.n	800c0de <_svfiprintf_r+0xfa>
 800c0b2:	9a07      	ldr	r2, [sp, #28]
 800c0b4:	4654      	mov	r4, sl
 800c0b6:	2000      	movs	r0, #0
 800c0b8:	f04f 0c0a 	mov.w	ip, #10
 800c0bc:	4621      	mov	r1, r4
 800c0be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0c2:	3b30      	subs	r3, #48	@ 0x30
 800c0c4:	2b09      	cmp	r3, #9
 800c0c6:	d94b      	bls.n	800c160 <_svfiprintf_r+0x17c>
 800c0c8:	b1b0      	cbz	r0, 800c0f8 <_svfiprintf_r+0x114>
 800c0ca:	9207      	str	r2, [sp, #28]
 800c0cc:	e014      	b.n	800c0f8 <_svfiprintf_r+0x114>
 800c0ce:	eba0 0308 	sub.w	r3, r0, r8
 800c0d2:	46a2      	mov	sl, r4
 800c0d4:	fa09 f303 	lsl.w	r3, r9, r3
 800c0d8:	4313      	orrs	r3, r2
 800c0da:	9304      	str	r3, [sp, #16]
 800c0dc:	e7d2      	b.n	800c084 <_svfiprintf_r+0xa0>
 800c0de:	9b03      	ldr	r3, [sp, #12]
 800c0e0:	1d19      	adds	r1, r3, #4
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	9103      	str	r1, [sp, #12]
 800c0e8:	bfbb      	ittet	lt
 800c0ea:	425b      	neglt	r3, r3
 800c0ec:	f042 0202 	orrlt.w	r2, r2, #2
 800c0f0:	9307      	strge	r3, [sp, #28]
 800c0f2:	9307      	strlt	r3, [sp, #28]
 800c0f4:	bfb8      	it	lt
 800c0f6:	9204      	strlt	r2, [sp, #16]
 800c0f8:	7823      	ldrb	r3, [r4, #0]
 800c0fa:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0fc:	d10a      	bne.n	800c114 <_svfiprintf_r+0x130>
 800c0fe:	7863      	ldrb	r3, [r4, #1]
 800c100:	2b2a      	cmp	r3, #42	@ 0x2a
 800c102:	d132      	bne.n	800c16a <_svfiprintf_r+0x186>
 800c104:	9b03      	ldr	r3, [sp, #12]
 800c106:	3402      	adds	r4, #2
 800c108:	1d1a      	adds	r2, r3, #4
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c110:	9203      	str	r2, [sp, #12]
 800c112:	9305      	str	r3, [sp, #20]
 800c114:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c1d8 <_svfiprintf_r+0x1f4>
 800c118:	2203      	movs	r2, #3
 800c11a:	7821      	ldrb	r1, [r4, #0]
 800c11c:	4650      	mov	r0, sl
 800c11e:	f7ff f895 	bl	800b24c <memchr>
 800c122:	b138      	cbz	r0, 800c134 <_svfiprintf_r+0x150>
 800c124:	eba0 000a 	sub.w	r0, r0, sl
 800c128:	2240      	movs	r2, #64	@ 0x40
 800c12a:	9b04      	ldr	r3, [sp, #16]
 800c12c:	3401      	adds	r4, #1
 800c12e:	4082      	lsls	r2, r0
 800c130:	4313      	orrs	r3, r2
 800c132:	9304      	str	r3, [sp, #16]
 800c134:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c138:	2206      	movs	r2, #6
 800c13a:	4824      	ldr	r0, [pc, #144]	@ (800c1cc <_svfiprintf_r+0x1e8>)
 800c13c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c140:	f7ff f884 	bl	800b24c <memchr>
 800c144:	2800      	cmp	r0, #0
 800c146:	d036      	beq.n	800c1b6 <_svfiprintf_r+0x1d2>
 800c148:	4b21      	ldr	r3, [pc, #132]	@ (800c1d0 <_svfiprintf_r+0x1ec>)
 800c14a:	bb1b      	cbnz	r3, 800c194 <_svfiprintf_r+0x1b0>
 800c14c:	9b03      	ldr	r3, [sp, #12]
 800c14e:	3307      	adds	r3, #7
 800c150:	f023 0307 	bic.w	r3, r3, #7
 800c154:	3308      	adds	r3, #8
 800c156:	9303      	str	r3, [sp, #12]
 800c158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c15a:	4433      	add	r3, r6
 800c15c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c15e:	e76a      	b.n	800c036 <_svfiprintf_r+0x52>
 800c160:	fb0c 3202 	mla	r2, ip, r2, r3
 800c164:	460c      	mov	r4, r1
 800c166:	2001      	movs	r0, #1
 800c168:	e7a8      	b.n	800c0bc <_svfiprintf_r+0xd8>
 800c16a:	2300      	movs	r3, #0
 800c16c:	3401      	adds	r4, #1
 800c16e:	f04f 0c0a 	mov.w	ip, #10
 800c172:	4619      	mov	r1, r3
 800c174:	9305      	str	r3, [sp, #20]
 800c176:	4620      	mov	r0, r4
 800c178:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c17c:	3a30      	subs	r2, #48	@ 0x30
 800c17e:	2a09      	cmp	r2, #9
 800c180:	d903      	bls.n	800c18a <_svfiprintf_r+0x1a6>
 800c182:	2b00      	cmp	r3, #0
 800c184:	d0c6      	beq.n	800c114 <_svfiprintf_r+0x130>
 800c186:	9105      	str	r1, [sp, #20]
 800c188:	e7c4      	b.n	800c114 <_svfiprintf_r+0x130>
 800c18a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c18e:	4604      	mov	r4, r0
 800c190:	2301      	movs	r3, #1
 800c192:	e7f0      	b.n	800c176 <_svfiprintf_r+0x192>
 800c194:	ab03      	add	r3, sp, #12
 800c196:	462a      	mov	r2, r5
 800c198:	a904      	add	r1, sp, #16
 800c19a:	4638      	mov	r0, r7
 800c19c:	9300      	str	r3, [sp, #0]
 800c19e:	4b0d      	ldr	r3, [pc, #52]	@ (800c1d4 <_svfiprintf_r+0x1f0>)
 800c1a0:	f7fe fb7c 	bl	800a89c <_printf_float>
 800c1a4:	1c42      	adds	r2, r0, #1
 800c1a6:	4606      	mov	r6, r0
 800c1a8:	d1d6      	bne.n	800c158 <_svfiprintf_r+0x174>
 800c1aa:	89ab      	ldrh	r3, [r5, #12]
 800c1ac:	065b      	lsls	r3, r3, #25
 800c1ae:	f53f af2d 	bmi.w	800c00c <_svfiprintf_r+0x28>
 800c1b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c1b4:	e72c      	b.n	800c010 <_svfiprintf_r+0x2c>
 800c1b6:	ab03      	add	r3, sp, #12
 800c1b8:	462a      	mov	r2, r5
 800c1ba:	a904      	add	r1, sp, #16
 800c1bc:	4638      	mov	r0, r7
 800c1be:	9300      	str	r3, [sp, #0]
 800c1c0:	4b04      	ldr	r3, [pc, #16]	@ (800c1d4 <_svfiprintf_r+0x1f0>)
 800c1c2:	f7fe fe07 	bl	800add4 <_printf_i>
 800c1c6:	e7ed      	b.n	800c1a4 <_svfiprintf_r+0x1c0>
 800c1c8:	0800ffd5 	.word	0x0800ffd5
 800c1cc:	0800ffdf 	.word	0x0800ffdf
 800c1d0:	0800a89d 	.word	0x0800a89d
 800c1d4:	0800bf2d 	.word	0x0800bf2d
 800c1d8:	0800ffdb 	.word	0x0800ffdb

0800c1dc <malloc>:
 800c1dc:	4b02      	ldr	r3, [pc, #8]	@ (800c1e8 <malloc+0xc>)
 800c1de:	4601      	mov	r1, r0
 800c1e0:	6818      	ldr	r0, [r3, #0]
 800c1e2:	f000 b825 	b.w	800c230 <_malloc_r>
 800c1e6:	bf00      	nop
 800c1e8:	20000044 	.word	0x20000044

0800c1ec <sbrk_aligned>:
 800c1ec:	b570      	push	{r4, r5, r6, lr}
 800c1ee:	4e0f      	ldr	r6, [pc, #60]	@ (800c22c <sbrk_aligned+0x40>)
 800c1f0:	460c      	mov	r4, r1
 800c1f2:	4605      	mov	r5, r0
 800c1f4:	6831      	ldr	r1, [r6, #0]
 800c1f6:	b911      	cbnz	r1, 800c1fe <sbrk_aligned+0x12>
 800c1f8:	f000 fd84 	bl	800cd04 <_sbrk_r>
 800c1fc:	6030      	str	r0, [r6, #0]
 800c1fe:	4621      	mov	r1, r4
 800c200:	4628      	mov	r0, r5
 800c202:	f000 fd7f 	bl	800cd04 <_sbrk_r>
 800c206:	1c43      	adds	r3, r0, #1
 800c208:	d103      	bne.n	800c212 <sbrk_aligned+0x26>
 800c20a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c20e:	4620      	mov	r0, r4
 800c210:	bd70      	pop	{r4, r5, r6, pc}
 800c212:	1cc4      	adds	r4, r0, #3
 800c214:	f024 0403 	bic.w	r4, r4, #3
 800c218:	42a0      	cmp	r0, r4
 800c21a:	d0f8      	beq.n	800c20e <sbrk_aligned+0x22>
 800c21c:	1a21      	subs	r1, r4, r0
 800c21e:	4628      	mov	r0, r5
 800c220:	f000 fd70 	bl	800cd04 <_sbrk_r>
 800c224:	3001      	adds	r0, #1
 800c226:	d1f2      	bne.n	800c20e <sbrk_aligned+0x22>
 800c228:	e7ef      	b.n	800c20a <sbrk_aligned+0x1e>
 800c22a:	bf00      	nop
 800c22c:	20000598 	.word	0x20000598

0800c230 <_malloc_r>:
 800c230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c234:	1ccd      	adds	r5, r1, #3
 800c236:	4606      	mov	r6, r0
 800c238:	f025 0503 	bic.w	r5, r5, #3
 800c23c:	3508      	adds	r5, #8
 800c23e:	2d0c      	cmp	r5, #12
 800c240:	bf38      	it	cc
 800c242:	250c      	movcc	r5, #12
 800c244:	2d00      	cmp	r5, #0
 800c246:	db01      	blt.n	800c24c <_malloc_r+0x1c>
 800c248:	42a9      	cmp	r1, r5
 800c24a:	d904      	bls.n	800c256 <_malloc_r+0x26>
 800c24c:	230c      	movs	r3, #12
 800c24e:	6033      	str	r3, [r6, #0]
 800c250:	2000      	movs	r0, #0
 800c252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c256:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c32c <_malloc_r+0xfc>
 800c25a:	f000 f915 	bl	800c488 <__malloc_lock>
 800c25e:	f8d8 3000 	ldr.w	r3, [r8]
 800c262:	461c      	mov	r4, r3
 800c264:	bb44      	cbnz	r4, 800c2b8 <_malloc_r+0x88>
 800c266:	4629      	mov	r1, r5
 800c268:	4630      	mov	r0, r6
 800c26a:	f7ff ffbf 	bl	800c1ec <sbrk_aligned>
 800c26e:	1c43      	adds	r3, r0, #1
 800c270:	4604      	mov	r4, r0
 800c272:	d158      	bne.n	800c326 <_malloc_r+0xf6>
 800c274:	f8d8 4000 	ldr.w	r4, [r8]
 800c278:	4627      	mov	r7, r4
 800c27a:	2f00      	cmp	r7, #0
 800c27c:	d143      	bne.n	800c306 <_malloc_r+0xd6>
 800c27e:	2c00      	cmp	r4, #0
 800c280:	d04b      	beq.n	800c31a <_malloc_r+0xea>
 800c282:	6823      	ldr	r3, [r4, #0]
 800c284:	4639      	mov	r1, r7
 800c286:	4630      	mov	r0, r6
 800c288:	eb04 0903 	add.w	r9, r4, r3
 800c28c:	f000 fd3a 	bl	800cd04 <_sbrk_r>
 800c290:	4581      	cmp	r9, r0
 800c292:	d142      	bne.n	800c31a <_malloc_r+0xea>
 800c294:	6821      	ldr	r1, [r4, #0]
 800c296:	4630      	mov	r0, r6
 800c298:	1a6d      	subs	r5, r5, r1
 800c29a:	4629      	mov	r1, r5
 800c29c:	f7ff ffa6 	bl	800c1ec <sbrk_aligned>
 800c2a0:	3001      	adds	r0, #1
 800c2a2:	d03a      	beq.n	800c31a <_malloc_r+0xea>
 800c2a4:	6823      	ldr	r3, [r4, #0]
 800c2a6:	442b      	add	r3, r5
 800c2a8:	6023      	str	r3, [r4, #0]
 800c2aa:	f8d8 3000 	ldr.w	r3, [r8]
 800c2ae:	685a      	ldr	r2, [r3, #4]
 800c2b0:	bb62      	cbnz	r2, 800c30c <_malloc_r+0xdc>
 800c2b2:	f8c8 7000 	str.w	r7, [r8]
 800c2b6:	e00f      	b.n	800c2d8 <_malloc_r+0xa8>
 800c2b8:	6822      	ldr	r2, [r4, #0]
 800c2ba:	1b52      	subs	r2, r2, r5
 800c2bc:	d420      	bmi.n	800c300 <_malloc_r+0xd0>
 800c2be:	2a0b      	cmp	r2, #11
 800c2c0:	d917      	bls.n	800c2f2 <_malloc_r+0xc2>
 800c2c2:	1961      	adds	r1, r4, r5
 800c2c4:	42a3      	cmp	r3, r4
 800c2c6:	6025      	str	r5, [r4, #0]
 800c2c8:	bf18      	it	ne
 800c2ca:	6059      	strne	r1, [r3, #4]
 800c2cc:	6863      	ldr	r3, [r4, #4]
 800c2ce:	bf08      	it	eq
 800c2d0:	f8c8 1000 	streq.w	r1, [r8]
 800c2d4:	5162      	str	r2, [r4, r5]
 800c2d6:	604b      	str	r3, [r1, #4]
 800c2d8:	4630      	mov	r0, r6
 800c2da:	f000 f8db 	bl	800c494 <__malloc_unlock>
 800c2de:	f104 000b 	add.w	r0, r4, #11
 800c2e2:	1d23      	adds	r3, r4, #4
 800c2e4:	f020 0007 	bic.w	r0, r0, #7
 800c2e8:	1ac2      	subs	r2, r0, r3
 800c2ea:	bf1c      	itt	ne
 800c2ec:	1a1b      	subne	r3, r3, r0
 800c2ee:	50a3      	strne	r3, [r4, r2]
 800c2f0:	e7af      	b.n	800c252 <_malloc_r+0x22>
 800c2f2:	6862      	ldr	r2, [r4, #4]
 800c2f4:	42a3      	cmp	r3, r4
 800c2f6:	bf0c      	ite	eq
 800c2f8:	f8c8 2000 	streq.w	r2, [r8]
 800c2fc:	605a      	strne	r2, [r3, #4]
 800c2fe:	e7eb      	b.n	800c2d8 <_malloc_r+0xa8>
 800c300:	4623      	mov	r3, r4
 800c302:	6864      	ldr	r4, [r4, #4]
 800c304:	e7ae      	b.n	800c264 <_malloc_r+0x34>
 800c306:	463c      	mov	r4, r7
 800c308:	687f      	ldr	r7, [r7, #4]
 800c30a:	e7b6      	b.n	800c27a <_malloc_r+0x4a>
 800c30c:	461a      	mov	r2, r3
 800c30e:	685b      	ldr	r3, [r3, #4]
 800c310:	42a3      	cmp	r3, r4
 800c312:	d1fb      	bne.n	800c30c <_malloc_r+0xdc>
 800c314:	2300      	movs	r3, #0
 800c316:	6053      	str	r3, [r2, #4]
 800c318:	e7de      	b.n	800c2d8 <_malloc_r+0xa8>
 800c31a:	230c      	movs	r3, #12
 800c31c:	4630      	mov	r0, r6
 800c31e:	6033      	str	r3, [r6, #0]
 800c320:	f000 f8b8 	bl	800c494 <__malloc_unlock>
 800c324:	e794      	b.n	800c250 <_malloc_r+0x20>
 800c326:	6005      	str	r5, [r0, #0]
 800c328:	e7d6      	b.n	800c2d8 <_malloc_r+0xa8>
 800c32a:	bf00      	nop
 800c32c:	2000059c 	.word	0x2000059c

0800c330 <__sflush_r>:
 800c330:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c338:	0716      	lsls	r6, r2, #28
 800c33a:	4605      	mov	r5, r0
 800c33c:	460c      	mov	r4, r1
 800c33e:	d454      	bmi.n	800c3ea <__sflush_r+0xba>
 800c340:	684b      	ldr	r3, [r1, #4]
 800c342:	2b00      	cmp	r3, #0
 800c344:	dc02      	bgt.n	800c34c <__sflush_r+0x1c>
 800c346:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c348:	2b00      	cmp	r3, #0
 800c34a:	dd48      	ble.n	800c3de <__sflush_r+0xae>
 800c34c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c34e:	2e00      	cmp	r6, #0
 800c350:	d045      	beq.n	800c3de <__sflush_r+0xae>
 800c352:	2300      	movs	r3, #0
 800c354:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c358:	682f      	ldr	r7, [r5, #0]
 800c35a:	6a21      	ldr	r1, [r4, #32]
 800c35c:	602b      	str	r3, [r5, #0]
 800c35e:	d030      	beq.n	800c3c2 <__sflush_r+0x92>
 800c360:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c362:	89a3      	ldrh	r3, [r4, #12]
 800c364:	0759      	lsls	r1, r3, #29
 800c366:	d505      	bpl.n	800c374 <__sflush_r+0x44>
 800c368:	6863      	ldr	r3, [r4, #4]
 800c36a:	1ad2      	subs	r2, r2, r3
 800c36c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c36e:	b10b      	cbz	r3, 800c374 <__sflush_r+0x44>
 800c370:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c372:	1ad2      	subs	r2, r2, r3
 800c374:	2300      	movs	r3, #0
 800c376:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c378:	6a21      	ldr	r1, [r4, #32]
 800c37a:	4628      	mov	r0, r5
 800c37c:	47b0      	blx	r6
 800c37e:	1c43      	adds	r3, r0, #1
 800c380:	89a3      	ldrh	r3, [r4, #12]
 800c382:	d106      	bne.n	800c392 <__sflush_r+0x62>
 800c384:	6829      	ldr	r1, [r5, #0]
 800c386:	291d      	cmp	r1, #29
 800c388:	d82b      	bhi.n	800c3e2 <__sflush_r+0xb2>
 800c38a:	4a2a      	ldr	r2, [pc, #168]	@ (800c434 <__sflush_r+0x104>)
 800c38c:	40ca      	lsrs	r2, r1
 800c38e:	07d6      	lsls	r6, r2, #31
 800c390:	d527      	bpl.n	800c3e2 <__sflush_r+0xb2>
 800c392:	2200      	movs	r2, #0
 800c394:	04d9      	lsls	r1, r3, #19
 800c396:	6062      	str	r2, [r4, #4]
 800c398:	6922      	ldr	r2, [r4, #16]
 800c39a:	6022      	str	r2, [r4, #0]
 800c39c:	d504      	bpl.n	800c3a8 <__sflush_r+0x78>
 800c39e:	1c42      	adds	r2, r0, #1
 800c3a0:	d101      	bne.n	800c3a6 <__sflush_r+0x76>
 800c3a2:	682b      	ldr	r3, [r5, #0]
 800c3a4:	b903      	cbnz	r3, 800c3a8 <__sflush_r+0x78>
 800c3a6:	6560      	str	r0, [r4, #84]	@ 0x54
 800c3a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c3aa:	602f      	str	r7, [r5, #0]
 800c3ac:	b1b9      	cbz	r1, 800c3de <__sflush_r+0xae>
 800c3ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c3b2:	4299      	cmp	r1, r3
 800c3b4:	d002      	beq.n	800c3bc <__sflush_r+0x8c>
 800c3b6:	4628      	mov	r0, r5
 800c3b8:	f000 fd16 	bl	800cde8 <_free_r>
 800c3bc:	2300      	movs	r3, #0
 800c3be:	6363      	str	r3, [r4, #52]	@ 0x34
 800c3c0:	e00d      	b.n	800c3de <__sflush_r+0xae>
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	4628      	mov	r0, r5
 800c3c6:	47b0      	blx	r6
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	1c50      	adds	r0, r2, #1
 800c3cc:	d1c9      	bne.n	800c362 <__sflush_r+0x32>
 800c3ce:	682b      	ldr	r3, [r5, #0]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d0c6      	beq.n	800c362 <__sflush_r+0x32>
 800c3d4:	2b1d      	cmp	r3, #29
 800c3d6:	d001      	beq.n	800c3dc <__sflush_r+0xac>
 800c3d8:	2b16      	cmp	r3, #22
 800c3da:	d11d      	bne.n	800c418 <__sflush_r+0xe8>
 800c3dc:	602f      	str	r7, [r5, #0]
 800c3de:	2000      	movs	r0, #0
 800c3e0:	e021      	b.n	800c426 <__sflush_r+0xf6>
 800c3e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3e6:	b21b      	sxth	r3, r3
 800c3e8:	e01a      	b.n	800c420 <__sflush_r+0xf0>
 800c3ea:	690f      	ldr	r7, [r1, #16]
 800c3ec:	2f00      	cmp	r7, #0
 800c3ee:	d0f6      	beq.n	800c3de <__sflush_r+0xae>
 800c3f0:	0793      	lsls	r3, r2, #30
 800c3f2:	680e      	ldr	r6, [r1, #0]
 800c3f4:	600f      	str	r7, [r1, #0]
 800c3f6:	bf0c      	ite	eq
 800c3f8:	694b      	ldreq	r3, [r1, #20]
 800c3fa:	2300      	movne	r3, #0
 800c3fc:	eba6 0807 	sub.w	r8, r6, r7
 800c400:	608b      	str	r3, [r1, #8]
 800c402:	f1b8 0f00 	cmp.w	r8, #0
 800c406:	ddea      	ble.n	800c3de <__sflush_r+0xae>
 800c408:	4643      	mov	r3, r8
 800c40a:	463a      	mov	r2, r7
 800c40c:	6a21      	ldr	r1, [r4, #32]
 800c40e:	4628      	mov	r0, r5
 800c410:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c412:	47b0      	blx	r6
 800c414:	2800      	cmp	r0, #0
 800c416:	dc08      	bgt.n	800c42a <__sflush_r+0xfa>
 800c418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c41c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c420:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c424:	81a3      	strh	r3, [r4, #12]
 800c426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c42a:	4407      	add	r7, r0
 800c42c:	eba8 0800 	sub.w	r8, r8, r0
 800c430:	e7e7      	b.n	800c402 <__sflush_r+0xd2>
 800c432:	bf00      	nop
 800c434:	20400001 	.word	0x20400001

0800c438 <_fflush_r>:
 800c438:	b538      	push	{r3, r4, r5, lr}
 800c43a:	690b      	ldr	r3, [r1, #16]
 800c43c:	4605      	mov	r5, r0
 800c43e:	460c      	mov	r4, r1
 800c440:	b913      	cbnz	r3, 800c448 <_fflush_r+0x10>
 800c442:	2500      	movs	r5, #0
 800c444:	4628      	mov	r0, r5
 800c446:	bd38      	pop	{r3, r4, r5, pc}
 800c448:	b118      	cbz	r0, 800c452 <_fflush_r+0x1a>
 800c44a:	6a03      	ldr	r3, [r0, #32]
 800c44c:	b90b      	cbnz	r3, 800c452 <_fflush_r+0x1a>
 800c44e:	f7fe fe8d 	bl	800b16c <__sinit>
 800c452:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d0f3      	beq.n	800c442 <_fflush_r+0xa>
 800c45a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c45c:	07d0      	lsls	r0, r2, #31
 800c45e:	d404      	bmi.n	800c46a <_fflush_r+0x32>
 800c460:	0599      	lsls	r1, r3, #22
 800c462:	d402      	bmi.n	800c46a <_fflush_r+0x32>
 800c464:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c466:	f7fe feea 	bl	800b23e <__retarget_lock_acquire_recursive>
 800c46a:	4628      	mov	r0, r5
 800c46c:	4621      	mov	r1, r4
 800c46e:	f7ff ff5f 	bl	800c330 <__sflush_r>
 800c472:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c474:	4605      	mov	r5, r0
 800c476:	07da      	lsls	r2, r3, #31
 800c478:	d4e4      	bmi.n	800c444 <_fflush_r+0xc>
 800c47a:	89a3      	ldrh	r3, [r4, #12]
 800c47c:	059b      	lsls	r3, r3, #22
 800c47e:	d4e1      	bmi.n	800c444 <_fflush_r+0xc>
 800c480:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c482:	f7fe fedd 	bl	800b240 <__retarget_lock_release_recursive>
 800c486:	e7dd      	b.n	800c444 <_fflush_r+0xc>

0800c488 <__malloc_lock>:
 800c488:	4801      	ldr	r0, [pc, #4]	@ (800c490 <__malloc_lock+0x8>)
 800c48a:	f7fe bed8 	b.w	800b23e <__retarget_lock_acquire_recursive>
 800c48e:	bf00      	nop
 800c490:	20000594 	.word	0x20000594

0800c494 <__malloc_unlock>:
 800c494:	4801      	ldr	r0, [pc, #4]	@ (800c49c <__malloc_unlock+0x8>)
 800c496:	f7fe bed3 	b.w	800b240 <__retarget_lock_release_recursive>
 800c49a:	bf00      	nop
 800c49c:	20000594 	.word	0x20000594

0800c4a0 <_Balloc>:
 800c4a0:	b570      	push	{r4, r5, r6, lr}
 800c4a2:	69c6      	ldr	r6, [r0, #28]
 800c4a4:	4604      	mov	r4, r0
 800c4a6:	460d      	mov	r5, r1
 800c4a8:	b976      	cbnz	r6, 800c4c8 <_Balloc+0x28>
 800c4aa:	2010      	movs	r0, #16
 800c4ac:	f7ff fe96 	bl	800c1dc <malloc>
 800c4b0:	4602      	mov	r2, r0
 800c4b2:	61e0      	str	r0, [r4, #28]
 800c4b4:	b920      	cbnz	r0, 800c4c0 <_Balloc+0x20>
 800c4b6:	4b18      	ldr	r3, [pc, #96]	@ (800c518 <_Balloc+0x78>)
 800c4b8:	216b      	movs	r1, #107	@ 0x6b
 800c4ba:	4818      	ldr	r0, [pc, #96]	@ (800c51c <_Balloc+0x7c>)
 800c4bc:	f000 fc62 	bl	800cd84 <__assert_func>
 800c4c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c4c4:	6006      	str	r6, [r0, #0]
 800c4c6:	60c6      	str	r6, [r0, #12]
 800c4c8:	69e6      	ldr	r6, [r4, #28]
 800c4ca:	68f3      	ldr	r3, [r6, #12]
 800c4cc:	b183      	cbz	r3, 800c4f0 <_Balloc+0x50>
 800c4ce:	69e3      	ldr	r3, [r4, #28]
 800c4d0:	68db      	ldr	r3, [r3, #12]
 800c4d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c4d6:	b9b8      	cbnz	r0, 800c508 <_Balloc+0x68>
 800c4d8:	2101      	movs	r1, #1
 800c4da:	4620      	mov	r0, r4
 800c4dc:	fa01 f605 	lsl.w	r6, r1, r5
 800c4e0:	1d72      	adds	r2, r6, #5
 800c4e2:	0092      	lsls	r2, r2, #2
 800c4e4:	f000 fc6c 	bl	800cdc0 <_calloc_r>
 800c4e8:	b160      	cbz	r0, 800c504 <_Balloc+0x64>
 800c4ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c4ee:	e00e      	b.n	800c50e <_Balloc+0x6e>
 800c4f0:	2221      	movs	r2, #33	@ 0x21
 800c4f2:	2104      	movs	r1, #4
 800c4f4:	4620      	mov	r0, r4
 800c4f6:	f000 fc63 	bl	800cdc0 <_calloc_r>
 800c4fa:	69e3      	ldr	r3, [r4, #28]
 800c4fc:	60f0      	str	r0, [r6, #12]
 800c4fe:	68db      	ldr	r3, [r3, #12]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d1e4      	bne.n	800c4ce <_Balloc+0x2e>
 800c504:	2000      	movs	r0, #0
 800c506:	bd70      	pop	{r4, r5, r6, pc}
 800c508:	6802      	ldr	r2, [r0, #0]
 800c50a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c50e:	2300      	movs	r3, #0
 800c510:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c514:	e7f7      	b.n	800c506 <_Balloc+0x66>
 800c516:	bf00      	nop
 800c518:	0800ff55 	.word	0x0800ff55
 800c51c:	0800ffe6 	.word	0x0800ffe6

0800c520 <_Bfree>:
 800c520:	b570      	push	{r4, r5, r6, lr}
 800c522:	69c6      	ldr	r6, [r0, #28]
 800c524:	4605      	mov	r5, r0
 800c526:	460c      	mov	r4, r1
 800c528:	b976      	cbnz	r6, 800c548 <_Bfree+0x28>
 800c52a:	2010      	movs	r0, #16
 800c52c:	f7ff fe56 	bl	800c1dc <malloc>
 800c530:	4602      	mov	r2, r0
 800c532:	61e8      	str	r0, [r5, #28]
 800c534:	b920      	cbnz	r0, 800c540 <_Bfree+0x20>
 800c536:	4b09      	ldr	r3, [pc, #36]	@ (800c55c <_Bfree+0x3c>)
 800c538:	218f      	movs	r1, #143	@ 0x8f
 800c53a:	4809      	ldr	r0, [pc, #36]	@ (800c560 <_Bfree+0x40>)
 800c53c:	f000 fc22 	bl	800cd84 <__assert_func>
 800c540:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c544:	6006      	str	r6, [r0, #0]
 800c546:	60c6      	str	r6, [r0, #12]
 800c548:	b13c      	cbz	r4, 800c55a <_Bfree+0x3a>
 800c54a:	69eb      	ldr	r3, [r5, #28]
 800c54c:	6862      	ldr	r2, [r4, #4]
 800c54e:	68db      	ldr	r3, [r3, #12]
 800c550:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c554:	6021      	str	r1, [r4, #0]
 800c556:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c55a:	bd70      	pop	{r4, r5, r6, pc}
 800c55c:	0800ff55 	.word	0x0800ff55
 800c560:	0800ffe6 	.word	0x0800ffe6

0800c564 <__multadd>:
 800c564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c568:	f101 0c14 	add.w	ip, r1, #20
 800c56c:	4607      	mov	r7, r0
 800c56e:	460c      	mov	r4, r1
 800c570:	461e      	mov	r6, r3
 800c572:	690d      	ldr	r5, [r1, #16]
 800c574:	2000      	movs	r0, #0
 800c576:	f8dc 3000 	ldr.w	r3, [ip]
 800c57a:	3001      	adds	r0, #1
 800c57c:	b299      	uxth	r1, r3
 800c57e:	4285      	cmp	r5, r0
 800c580:	fb02 6101 	mla	r1, r2, r1, r6
 800c584:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c588:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800c58c:	b289      	uxth	r1, r1
 800c58e:	fb02 3306 	mla	r3, r2, r6, r3
 800c592:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c596:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c59a:	f84c 1b04 	str.w	r1, [ip], #4
 800c59e:	dcea      	bgt.n	800c576 <__multadd+0x12>
 800c5a0:	b30e      	cbz	r6, 800c5e6 <__multadd+0x82>
 800c5a2:	68a3      	ldr	r3, [r4, #8]
 800c5a4:	42ab      	cmp	r3, r5
 800c5a6:	dc19      	bgt.n	800c5dc <__multadd+0x78>
 800c5a8:	6861      	ldr	r1, [r4, #4]
 800c5aa:	4638      	mov	r0, r7
 800c5ac:	3101      	adds	r1, #1
 800c5ae:	f7ff ff77 	bl	800c4a0 <_Balloc>
 800c5b2:	4680      	mov	r8, r0
 800c5b4:	b928      	cbnz	r0, 800c5c2 <__multadd+0x5e>
 800c5b6:	4602      	mov	r2, r0
 800c5b8:	4b0c      	ldr	r3, [pc, #48]	@ (800c5ec <__multadd+0x88>)
 800c5ba:	21ba      	movs	r1, #186	@ 0xba
 800c5bc:	480c      	ldr	r0, [pc, #48]	@ (800c5f0 <__multadd+0x8c>)
 800c5be:	f000 fbe1 	bl	800cd84 <__assert_func>
 800c5c2:	6922      	ldr	r2, [r4, #16]
 800c5c4:	f104 010c 	add.w	r1, r4, #12
 800c5c8:	300c      	adds	r0, #12
 800c5ca:	3202      	adds	r2, #2
 800c5cc:	0092      	lsls	r2, r2, #2
 800c5ce:	f000 fbcb 	bl	800cd68 <memcpy>
 800c5d2:	4621      	mov	r1, r4
 800c5d4:	4644      	mov	r4, r8
 800c5d6:	4638      	mov	r0, r7
 800c5d8:	f7ff ffa2 	bl	800c520 <_Bfree>
 800c5dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c5e0:	3501      	adds	r5, #1
 800c5e2:	615e      	str	r6, [r3, #20]
 800c5e4:	6125      	str	r5, [r4, #16]
 800c5e6:	4620      	mov	r0, r4
 800c5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5ec:	0800ffc4 	.word	0x0800ffc4
 800c5f0:	0800ffe6 	.word	0x0800ffe6

0800c5f4 <__hi0bits>:
 800c5f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c5f8:	4603      	mov	r3, r0
 800c5fa:	bf36      	itet	cc
 800c5fc:	0403      	lslcc	r3, r0, #16
 800c5fe:	2000      	movcs	r0, #0
 800c600:	2010      	movcc	r0, #16
 800c602:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c606:	bf3c      	itt	cc
 800c608:	021b      	lslcc	r3, r3, #8
 800c60a:	3008      	addcc	r0, #8
 800c60c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c610:	bf3c      	itt	cc
 800c612:	011b      	lslcc	r3, r3, #4
 800c614:	3004      	addcc	r0, #4
 800c616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c61a:	bf3c      	itt	cc
 800c61c:	009b      	lslcc	r3, r3, #2
 800c61e:	3002      	addcc	r0, #2
 800c620:	2b00      	cmp	r3, #0
 800c622:	db05      	blt.n	800c630 <__hi0bits+0x3c>
 800c624:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c628:	f100 0001 	add.w	r0, r0, #1
 800c62c:	bf08      	it	eq
 800c62e:	2020      	moveq	r0, #32
 800c630:	4770      	bx	lr

0800c632 <__lo0bits>:
 800c632:	6803      	ldr	r3, [r0, #0]
 800c634:	4602      	mov	r2, r0
 800c636:	f013 0007 	ands.w	r0, r3, #7
 800c63a:	d00b      	beq.n	800c654 <__lo0bits+0x22>
 800c63c:	07d9      	lsls	r1, r3, #31
 800c63e:	d421      	bmi.n	800c684 <__lo0bits+0x52>
 800c640:	0798      	lsls	r0, r3, #30
 800c642:	bf47      	ittee	mi
 800c644:	085b      	lsrmi	r3, r3, #1
 800c646:	2001      	movmi	r0, #1
 800c648:	089b      	lsrpl	r3, r3, #2
 800c64a:	2002      	movpl	r0, #2
 800c64c:	bf4c      	ite	mi
 800c64e:	6013      	strmi	r3, [r2, #0]
 800c650:	6013      	strpl	r3, [r2, #0]
 800c652:	4770      	bx	lr
 800c654:	b299      	uxth	r1, r3
 800c656:	b909      	cbnz	r1, 800c65c <__lo0bits+0x2a>
 800c658:	0c1b      	lsrs	r3, r3, #16
 800c65a:	2010      	movs	r0, #16
 800c65c:	b2d9      	uxtb	r1, r3
 800c65e:	b909      	cbnz	r1, 800c664 <__lo0bits+0x32>
 800c660:	3008      	adds	r0, #8
 800c662:	0a1b      	lsrs	r3, r3, #8
 800c664:	0719      	lsls	r1, r3, #28
 800c666:	bf04      	itt	eq
 800c668:	091b      	lsreq	r3, r3, #4
 800c66a:	3004      	addeq	r0, #4
 800c66c:	0799      	lsls	r1, r3, #30
 800c66e:	bf04      	itt	eq
 800c670:	089b      	lsreq	r3, r3, #2
 800c672:	3002      	addeq	r0, #2
 800c674:	07d9      	lsls	r1, r3, #31
 800c676:	d403      	bmi.n	800c680 <__lo0bits+0x4e>
 800c678:	085b      	lsrs	r3, r3, #1
 800c67a:	f100 0001 	add.w	r0, r0, #1
 800c67e:	d003      	beq.n	800c688 <__lo0bits+0x56>
 800c680:	6013      	str	r3, [r2, #0]
 800c682:	4770      	bx	lr
 800c684:	2000      	movs	r0, #0
 800c686:	4770      	bx	lr
 800c688:	2020      	movs	r0, #32
 800c68a:	4770      	bx	lr

0800c68c <__i2b>:
 800c68c:	b510      	push	{r4, lr}
 800c68e:	460c      	mov	r4, r1
 800c690:	2101      	movs	r1, #1
 800c692:	f7ff ff05 	bl	800c4a0 <_Balloc>
 800c696:	4602      	mov	r2, r0
 800c698:	b928      	cbnz	r0, 800c6a6 <__i2b+0x1a>
 800c69a:	4b05      	ldr	r3, [pc, #20]	@ (800c6b0 <__i2b+0x24>)
 800c69c:	f240 1145 	movw	r1, #325	@ 0x145
 800c6a0:	4804      	ldr	r0, [pc, #16]	@ (800c6b4 <__i2b+0x28>)
 800c6a2:	f000 fb6f 	bl	800cd84 <__assert_func>
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	6144      	str	r4, [r0, #20]
 800c6aa:	6103      	str	r3, [r0, #16]
 800c6ac:	bd10      	pop	{r4, pc}
 800c6ae:	bf00      	nop
 800c6b0:	0800ffc4 	.word	0x0800ffc4
 800c6b4:	0800ffe6 	.word	0x0800ffe6

0800c6b8 <__multiply>:
 800c6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6bc:	4617      	mov	r7, r2
 800c6be:	690a      	ldr	r2, [r1, #16]
 800c6c0:	4689      	mov	r9, r1
 800c6c2:	b085      	sub	sp, #20
 800c6c4:	693b      	ldr	r3, [r7, #16]
 800c6c6:	429a      	cmp	r2, r3
 800c6c8:	bfa2      	ittt	ge
 800c6ca:	463b      	movge	r3, r7
 800c6cc:	460f      	movge	r7, r1
 800c6ce:	4699      	movge	r9, r3
 800c6d0:	693d      	ldr	r5, [r7, #16]
 800c6d2:	68bb      	ldr	r3, [r7, #8]
 800c6d4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c6d8:	6879      	ldr	r1, [r7, #4]
 800c6da:	eb05 060a 	add.w	r6, r5, sl
 800c6de:	42b3      	cmp	r3, r6
 800c6e0:	bfb8      	it	lt
 800c6e2:	3101      	addlt	r1, #1
 800c6e4:	f7ff fedc 	bl	800c4a0 <_Balloc>
 800c6e8:	b930      	cbnz	r0, 800c6f8 <__multiply+0x40>
 800c6ea:	4602      	mov	r2, r0
 800c6ec:	4b42      	ldr	r3, [pc, #264]	@ (800c7f8 <__multiply+0x140>)
 800c6ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c6f2:	4842      	ldr	r0, [pc, #264]	@ (800c7fc <__multiply+0x144>)
 800c6f4:	f000 fb46 	bl	800cd84 <__assert_func>
 800c6f8:	f100 0414 	add.w	r4, r0, #20
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c702:	4623      	mov	r3, r4
 800c704:	4573      	cmp	r3, lr
 800c706:	d320      	bcc.n	800c74a <__multiply+0x92>
 800c708:	f107 0814 	add.w	r8, r7, #20
 800c70c:	f109 0114 	add.w	r1, r9, #20
 800c710:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c714:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c718:	9302      	str	r3, [sp, #8]
 800c71a:	1beb      	subs	r3, r5, r7
 800c71c:	3715      	adds	r7, #21
 800c71e:	3b15      	subs	r3, #21
 800c720:	f023 0303 	bic.w	r3, r3, #3
 800c724:	3304      	adds	r3, #4
 800c726:	42bd      	cmp	r5, r7
 800c728:	bf38      	it	cc
 800c72a:	2304      	movcc	r3, #4
 800c72c:	9301      	str	r3, [sp, #4]
 800c72e:	9b02      	ldr	r3, [sp, #8]
 800c730:	9103      	str	r1, [sp, #12]
 800c732:	428b      	cmp	r3, r1
 800c734:	d80c      	bhi.n	800c750 <__multiply+0x98>
 800c736:	2e00      	cmp	r6, #0
 800c738:	dd03      	ble.n	800c742 <__multiply+0x8a>
 800c73a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d057      	beq.n	800c7f2 <__multiply+0x13a>
 800c742:	6106      	str	r6, [r0, #16]
 800c744:	b005      	add	sp, #20
 800c746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c74a:	f843 2b04 	str.w	r2, [r3], #4
 800c74e:	e7d9      	b.n	800c704 <__multiply+0x4c>
 800c750:	f8b1 a000 	ldrh.w	sl, [r1]
 800c754:	f1ba 0f00 	cmp.w	sl, #0
 800c758:	d021      	beq.n	800c79e <__multiply+0xe6>
 800c75a:	46c4      	mov	ip, r8
 800c75c:	46a1      	mov	r9, r4
 800c75e:	2700      	movs	r7, #0
 800c760:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c764:	f8d9 3000 	ldr.w	r3, [r9]
 800c768:	fa1f fb82 	uxth.w	fp, r2
 800c76c:	4565      	cmp	r5, ip
 800c76e:	b29b      	uxth	r3, r3
 800c770:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800c774:	fb0a 330b 	mla	r3, sl, fp, r3
 800c778:	443b      	add	r3, r7
 800c77a:	f8d9 7000 	ldr.w	r7, [r9]
 800c77e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800c782:	fb0a 7202 	mla	r2, sl, r2, r7
 800c786:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c78a:	b29b      	uxth	r3, r3
 800c78c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c790:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c794:	f849 3b04 	str.w	r3, [r9], #4
 800c798:	d8e2      	bhi.n	800c760 <__multiply+0xa8>
 800c79a:	9b01      	ldr	r3, [sp, #4]
 800c79c:	50e7      	str	r7, [r4, r3]
 800c79e:	9b03      	ldr	r3, [sp, #12]
 800c7a0:	3104      	adds	r1, #4
 800c7a2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c7a6:	f1b9 0f00 	cmp.w	r9, #0
 800c7aa:	d020      	beq.n	800c7ee <__multiply+0x136>
 800c7ac:	6823      	ldr	r3, [r4, #0]
 800c7ae:	4647      	mov	r7, r8
 800c7b0:	46a4      	mov	ip, r4
 800c7b2:	f04f 0a00 	mov.w	sl, #0
 800c7b6:	f8b7 b000 	ldrh.w	fp, [r7]
 800c7ba:	b29b      	uxth	r3, r3
 800c7bc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c7c0:	fb09 220b 	mla	r2, r9, fp, r2
 800c7c4:	4452      	add	r2, sl
 800c7c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7ca:	f84c 3b04 	str.w	r3, [ip], #4
 800c7ce:	f857 3b04 	ldr.w	r3, [r7], #4
 800c7d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c7d6:	f8bc 3000 	ldrh.w	r3, [ip]
 800c7da:	42bd      	cmp	r5, r7
 800c7dc:	fb09 330a 	mla	r3, r9, sl, r3
 800c7e0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c7e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c7e8:	d8e5      	bhi.n	800c7b6 <__multiply+0xfe>
 800c7ea:	9a01      	ldr	r2, [sp, #4]
 800c7ec:	50a3      	str	r3, [r4, r2]
 800c7ee:	3404      	adds	r4, #4
 800c7f0:	e79d      	b.n	800c72e <__multiply+0x76>
 800c7f2:	3e01      	subs	r6, #1
 800c7f4:	e79f      	b.n	800c736 <__multiply+0x7e>
 800c7f6:	bf00      	nop
 800c7f8:	0800ffc4 	.word	0x0800ffc4
 800c7fc:	0800ffe6 	.word	0x0800ffe6

0800c800 <__pow5mult>:
 800c800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c804:	4615      	mov	r5, r2
 800c806:	f012 0203 	ands.w	r2, r2, #3
 800c80a:	4607      	mov	r7, r0
 800c80c:	460e      	mov	r6, r1
 800c80e:	d007      	beq.n	800c820 <__pow5mult+0x20>
 800c810:	3a01      	subs	r2, #1
 800c812:	4c25      	ldr	r4, [pc, #148]	@ (800c8a8 <__pow5mult+0xa8>)
 800c814:	2300      	movs	r3, #0
 800c816:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c81a:	f7ff fea3 	bl	800c564 <__multadd>
 800c81e:	4606      	mov	r6, r0
 800c820:	10ad      	asrs	r5, r5, #2
 800c822:	d03d      	beq.n	800c8a0 <__pow5mult+0xa0>
 800c824:	69fc      	ldr	r4, [r7, #28]
 800c826:	b97c      	cbnz	r4, 800c848 <__pow5mult+0x48>
 800c828:	2010      	movs	r0, #16
 800c82a:	f7ff fcd7 	bl	800c1dc <malloc>
 800c82e:	4602      	mov	r2, r0
 800c830:	61f8      	str	r0, [r7, #28]
 800c832:	b928      	cbnz	r0, 800c840 <__pow5mult+0x40>
 800c834:	4b1d      	ldr	r3, [pc, #116]	@ (800c8ac <__pow5mult+0xac>)
 800c836:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c83a:	481d      	ldr	r0, [pc, #116]	@ (800c8b0 <__pow5mult+0xb0>)
 800c83c:	f000 faa2 	bl	800cd84 <__assert_func>
 800c840:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c844:	6004      	str	r4, [r0, #0]
 800c846:	60c4      	str	r4, [r0, #12]
 800c848:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c84c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c850:	b94c      	cbnz	r4, 800c866 <__pow5mult+0x66>
 800c852:	f240 2171 	movw	r1, #625	@ 0x271
 800c856:	4638      	mov	r0, r7
 800c858:	f7ff ff18 	bl	800c68c <__i2b>
 800c85c:	2300      	movs	r3, #0
 800c85e:	4604      	mov	r4, r0
 800c860:	f8c8 0008 	str.w	r0, [r8, #8]
 800c864:	6003      	str	r3, [r0, #0]
 800c866:	f04f 0900 	mov.w	r9, #0
 800c86a:	07eb      	lsls	r3, r5, #31
 800c86c:	d50a      	bpl.n	800c884 <__pow5mult+0x84>
 800c86e:	4631      	mov	r1, r6
 800c870:	4622      	mov	r2, r4
 800c872:	4638      	mov	r0, r7
 800c874:	f7ff ff20 	bl	800c6b8 <__multiply>
 800c878:	4680      	mov	r8, r0
 800c87a:	4631      	mov	r1, r6
 800c87c:	4638      	mov	r0, r7
 800c87e:	4646      	mov	r6, r8
 800c880:	f7ff fe4e 	bl	800c520 <_Bfree>
 800c884:	106d      	asrs	r5, r5, #1
 800c886:	d00b      	beq.n	800c8a0 <__pow5mult+0xa0>
 800c888:	6820      	ldr	r0, [r4, #0]
 800c88a:	b938      	cbnz	r0, 800c89c <__pow5mult+0x9c>
 800c88c:	4622      	mov	r2, r4
 800c88e:	4621      	mov	r1, r4
 800c890:	4638      	mov	r0, r7
 800c892:	f7ff ff11 	bl	800c6b8 <__multiply>
 800c896:	6020      	str	r0, [r4, #0]
 800c898:	f8c0 9000 	str.w	r9, [r0]
 800c89c:	4604      	mov	r4, r0
 800c89e:	e7e4      	b.n	800c86a <__pow5mult+0x6a>
 800c8a0:	4630      	mov	r0, r6
 800c8a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8a6:	bf00      	nop
 800c8a8:	08010088 	.word	0x08010088
 800c8ac:	0800ff55 	.word	0x0800ff55
 800c8b0:	0800ffe6 	.word	0x0800ffe6

0800c8b4 <__lshift>:
 800c8b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8b8:	460c      	mov	r4, r1
 800c8ba:	4607      	mov	r7, r0
 800c8bc:	4691      	mov	r9, r2
 800c8be:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c8c2:	6923      	ldr	r3, [r4, #16]
 800c8c4:	6849      	ldr	r1, [r1, #4]
 800c8c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c8ca:	68a3      	ldr	r3, [r4, #8]
 800c8cc:	f108 0601 	add.w	r6, r8, #1
 800c8d0:	42b3      	cmp	r3, r6
 800c8d2:	db0b      	blt.n	800c8ec <__lshift+0x38>
 800c8d4:	4638      	mov	r0, r7
 800c8d6:	f7ff fde3 	bl	800c4a0 <_Balloc>
 800c8da:	4605      	mov	r5, r0
 800c8dc:	b948      	cbnz	r0, 800c8f2 <__lshift+0x3e>
 800c8de:	4602      	mov	r2, r0
 800c8e0:	4b28      	ldr	r3, [pc, #160]	@ (800c984 <__lshift+0xd0>)
 800c8e2:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c8e6:	4828      	ldr	r0, [pc, #160]	@ (800c988 <__lshift+0xd4>)
 800c8e8:	f000 fa4c 	bl	800cd84 <__assert_func>
 800c8ec:	3101      	adds	r1, #1
 800c8ee:	005b      	lsls	r3, r3, #1
 800c8f0:	e7ee      	b.n	800c8d0 <__lshift+0x1c>
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	f100 0114 	add.w	r1, r0, #20
 800c8f8:	f100 0210 	add.w	r2, r0, #16
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	4553      	cmp	r3, sl
 800c900:	db33      	blt.n	800c96a <__lshift+0xb6>
 800c902:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c906:	f104 0314 	add.w	r3, r4, #20
 800c90a:	6920      	ldr	r0, [r4, #16]
 800c90c:	f019 091f 	ands.w	r9, r9, #31
 800c910:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c914:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c918:	d02b      	beq.n	800c972 <__lshift+0xbe>
 800c91a:	f1c9 0e20 	rsb	lr, r9, #32
 800c91e:	468a      	mov	sl, r1
 800c920:	2200      	movs	r2, #0
 800c922:	6818      	ldr	r0, [r3, #0]
 800c924:	fa00 f009 	lsl.w	r0, r0, r9
 800c928:	4310      	orrs	r0, r2
 800c92a:	f84a 0b04 	str.w	r0, [sl], #4
 800c92e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c932:	459c      	cmp	ip, r3
 800c934:	fa22 f20e 	lsr.w	r2, r2, lr
 800c938:	d8f3      	bhi.n	800c922 <__lshift+0x6e>
 800c93a:	ebac 0304 	sub.w	r3, ip, r4
 800c93e:	f104 0015 	add.w	r0, r4, #21
 800c942:	3b15      	subs	r3, #21
 800c944:	f023 0303 	bic.w	r3, r3, #3
 800c948:	3304      	adds	r3, #4
 800c94a:	4560      	cmp	r0, ip
 800c94c:	bf88      	it	hi
 800c94e:	2304      	movhi	r3, #4
 800c950:	50ca      	str	r2, [r1, r3]
 800c952:	b10a      	cbz	r2, 800c958 <__lshift+0xa4>
 800c954:	f108 0602 	add.w	r6, r8, #2
 800c958:	3e01      	subs	r6, #1
 800c95a:	4638      	mov	r0, r7
 800c95c:	4621      	mov	r1, r4
 800c95e:	612e      	str	r6, [r5, #16]
 800c960:	f7ff fdde 	bl	800c520 <_Bfree>
 800c964:	4628      	mov	r0, r5
 800c966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c96a:	3301      	adds	r3, #1
 800c96c:	f842 0f04 	str.w	r0, [r2, #4]!
 800c970:	e7c5      	b.n	800c8fe <__lshift+0x4a>
 800c972:	3904      	subs	r1, #4
 800c974:	f853 2b04 	ldr.w	r2, [r3], #4
 800c978:	459c      	cmp	ip, r3
 800c97a:	f841 2f04 	str.w	r2, [r1, #4]!
 800c97e:	d8f9      	bhi.n	800c974 <__lshift+0xc0>
 800c980:	e7ea      	b.n	800c958 <__lshift+0xa4>
 800c982:	bf00      	nop
 800c984:	0800ffc4 	.word	0x0800ffc4
 800c988:	0800ffe6 	.word	0x0800ffe6

0800c98c <__mcmp>:
 800c98c:	4603      	mov	r3, r0
 800c98e:	690a      	ldr	r2, [r1, #16]
 800c990:	6900      	ldr	r0, [r0, #16]
 800c992:	1a80      	subs	r0, r0, r2
 800c994:	b530      	push	{r4, r5, lr}
 800c996:	d10e      	bne.n	800c9b6 <__mcmp+0x2a>
 800c998:	3314      	adds	r3, #20
 800c99a:	3114      	adds	r1, #20
 800c99c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c9a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c9a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c9a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c9ac:	4295      	cmp	r5, r2
 800c9ae:	d003      	beq.n	800c9b8 <__mcmp+0x2c>
 800c9b0:	d205      	bcs.n	800c9be <__mcmp+0x32>
 800c9b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c9b6:	bd30      	pop	{r4, r5, pc}
 800c9b8:	42a3      	cmp	r3, r4
 800c9ba:	d3f3      	bcc.n	800c9a4 <__mcmp+0x18>
 800c9bc:	e7fb      	b.n	800c9b6 <__mcmp+0x2a>
 800c9be:	2001      	movs	r0, #1
 800c9c0:	e7f9      	b.n	800c9b6 <__mcmp+0x2a>
	...

0800c9c4 <__mdiff>:
 800c9c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9c8:	4689      	mov	r9, r1
 800c9ca:	4606      	mov	r6, r0
 800c9cc:	4611      	mov	r1, r2
 800c9ce:	4614      	mov	r4, r2
 800c9d0:	4648      	mov	r0, r9
 800c9d2:	f7ff ffdb 	bl	800c98c <__mcmp>
 800c9d6:	1e05      	subs	r5, r0, #0
 800c9d8:	d112      	bne.n	800ca00 <__mdiff+0x3c>
 800c9da:	4629      	mov	r1, r5
 800c9dc:	4630      	mov	r0, r6
 800c9de:	f7ff fd5f 	bl	800c4a0 <_Balloc>
 800c9e2:	4602      	mov	r2, r0
 800c9e4:	b928      	cbnz	r0, 800c9f2 <__mdiff+0x2e>
 800c9e6:	4b41      	ldr	r3, [pc, #260]	@ (800caec <__mdiff+0x128>)
 800c9e8:	f240 2137 	movw	r1, #567	@ 0x237
 800c9ec:	4840      	ldr	r0, [pc, #256]	@ (800caf0 <__mdiff+0x12c>)
 800c9ee:	f000 f9c9 	bl	800cd84 <__assert_func>
 800c9f2:	2301      	movs	r3, #1
 800c9f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c9f8:	4610      	mov	r0, r2
 800c9fa:	b003      	add	sp, #12
 800c9fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca00:	bfbc      	itt	lt
 800ca02:	464b      	movlt	r3, r9
 800ca04:	46a1      	movlt	r9, r4
 800ca06:	4630      	mov	r0, r6
 800ca08:	bfb8      	it	lt
 800ca0a:	2501      	movlt	r5, #1
 800ca0c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ca10:	bfb4      	ite	lt
 800ca12:	461c      	movlt	r4, r3
 800ca14:	2500      	movge	r5, #0
 800ca16:	f7ff fd43 	bl	800c4a0 <_Balloc>
 800ca1a:	4602      	mov	r2, r0
 800ca1c:	b918      	cbnz	r0, 800ca26 <__mdiff+0x62>
 800ca1e:	4b33      	ldr	r3, [pc, #204]	@ (800caec <__mdiff+0x128>)
 800ca20:	f240 2145 	movw	r1, #581	@ 0x245
 800ca24:	e7e2      	b.n	800c9ec <__mdiff+0x28>
 800ca26:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ca2a:	f104 0e14 	add.w	lr, r4, #20
 800ca2e:	6926      	ldr	r6, [r4, #16]
 800ca30:	f100 0b14 	add.w	fp, r0, #20
 800ca34:	60c5      	str	r5, [r0, #12]
 800ca36:	f109 0514 	add.w	r5, r9, #20
 800ca3a:	f109 0310 	add.w	r3, r9, #16
 800ca3e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ca42:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ca46:	46d9      	mov	r9, fp
 800ca48:	f04f 0c00 	mov.w	ip, #0
 800ca4c:	9301      	str	r3, [sp, #4]
 800ca4e:	9b01      	ldr	r3, [sp, #4]
 800ca50:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ca54:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ca58:	4576      	cmp	r6, lr
 800ca5a:	9301      	str	r3, [sp, #4]
 800ca5c:	fa1f f38a 	uxth.w	r3, sl
 800ca60:	4619      	mov	r1, r3
 800ca62:	b283      	uxth	r3, r0
 800ca64:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800ca68:	eba1 0303 	sub.w	r3, r1, r3
 800ca6c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ca70:	4463      	add	r3, ip
 800ca72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ca76:	b29b      	uxth	r3, r3
 800ca78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ca7c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ca80:	f849 3b04 	str.w	r3, [r9], #4
 800ca84:	d8e3      	bhi.n	800ca4e <__mdiff+0x8a>
 800ca86:	1b33      	subs	r3, r6, r4
 800ca88:	3415      	adds	r4, #21
 800ca8a:	3b15      	subs	r3, #21
 800ca8c:	f023 0303 	bic.w	r3, r3, #3
 800ca90:	3304      	adds	r3, #4
 800ca92:	42a6      	cmp	r6, r4
 800ca94:	bf38      	it	cc
 800ca96:	2304      	movcc	r3, #4
 800ca98:	441d      	add	r5, r3
 800ca9a:	445b      	add	r3, fp
 800ca9c:	462c      	mov	r4, r5
 800ca9e:	461e      	mov	r6, r3
 800caa0:	4544      	cmp	r4, r8
 800caa2:	d30e      	bcc.n	800cac2 <__mdiff+0xfe>
 800caa4:	f108 0103 	add.w	r1, r8, #3
 800caa8:	1b49      	subs	r1, r1, r5
 800caaa:	3d03      	subs	r5, #3
 800caac:	f021 0103 	bic.w	r1, r1, #3
 800cab0:	45a8      	cmp	r8, r5
 800cab2:	bf38      	it	cc
 800cab4:	2100      	movcc	r1, #0
 800cab6:	440b      	add	r3, r1
 800cab8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cabc:	b199      	cbz	r1, 800cae6 <__mdiff+0x122>
 800cabe:	6117      	str	r7, [r2, #16]
 800cac0:	e79a      	b.n	800c9f8 <__mdiff+0x34>
 800cac2:	f854 1b04 	ldr.w	r1, [r4], #4
 800cac6:	46e6      	mov	lr, ip
 800cac8:	fa1f fc81 	uxth.w	ip, r1
 800cacc:	0c08      	lsrs	r0, r1, #16
 800cace:	4471      	add	r1, lr
 800cad0:	44f4      	add	ip, lr
 800cad2:	b289      	uxth	r1, r1
 800cad4:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cad8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cadc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cae0:	f846 1b04 	str.w	r1, [r6], #4
 800cae4:	e7dc      	b.n	800caa0 <__mdiff+0xdc>
 800cae6:	3f01      	subs	r7, #1
 800cae8:	e7e6      	b.n	800cab8 <__mdiff+0xf4>
 800caea:	bf00      	nop
 800caec:	0800ffc4 	.word	0x0800ffc4
 800caf0:	0800ffe6 	.word	0x0800ffe6

0800caf4 <__d2b>:
 800caf4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800caf8:	460f      	mov	r7, r1
 800cafa:	2101      	movs	r1, #1
 800cafc:	4616      	mov	r6, r2
 800cafe:	ec59 8b10 	vmov	r8, r9, d0
 800cb02:	f7ff fccd 	bl	800c4a0 <_Balloc>
 800cb06:	4604      	mov	r4, r0
 800cb08:	b930      	cbnz	r0, 800cb18 <__d2b+0x24>
 800cb0a:	4602      	mov	r2, r0
 800cb0c:	4b23      	ldr	r3, [pc, #140]	@ (800cb9c <__d2b+0xa8>)
 800cb0e:	f240 310f 	movw	r1, #783	@ 0x30f
 800cb12:	4823      	ldr	r0, [pc, #140]	@ (800cba0 <__d2b+0xac>)
 800cb14:	f000 f936 	bl	800cd84 <__assert_func>
 800cb18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cb1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cb20:	b10d      	cbz	r5, 800cb26 <__d2b+0x32>
 800cb22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cb26:	9301      	str	r3, [sp, #4]
 800cb28:	f1b8 0300 	subs.w	r3, r8, #0
 800cb2c:	d023      	beq.n	800cb76 <__d2b+0x82>
 800cb2e:	4668      	mov	r0, sp
 800cb30:	9300      	str	r3, [sp, #0]
 800cb32:	f7ff fd7e 	bl	800c632 <__lo0bits>
 800cb36:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cb3a:	b1d0      	cbz	r0, 800cb72 <__d2b+0x7e>
 800cb3c:	f1c0 0320 	rsb	r3, r0, #32
 800cb40:	fa02 f303 	lsl.w	r3, r2, r3
 800cb44:	40c2      	lsrs	r2, r0
 800cb46:	430b      	orrs	r3, r1
 800cb48:	9201      	str	r2, [sp, #4]
 800cb4a:	6163      	str	r3, [r4, #20]
 800cb4c:	9b01      	ldr	r3, [sp, #4]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	61a3      	str	r3, [r4, #24]
 800cb52:	bf0c      	ite	eq
 800cb54:	2201      	moveq	r2, #1
 800cb56:	2202      	movne	r2, #2
 800cb58:	6122      	str	r2, [r4, #16]
 800cb5a:	b1a5      	cbz	r5, 800cb86 <__d2b+0x92>
 800cb5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cb60:	4405      	add	r5, r0
 800cb62:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cb66:	603d      	str	r5, [r7, #0]
 800cb68:	6030      	str	r0, [r6, #0]
 800cb6a:	4620      	mov	r0, r4
 800cb6c:	b003      	add	sp, #12
 800cb6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb72:	6161      	str	r1, [r4, #20]
 800cb74:	e7ea      	b.n	800cb4c <__d2b+0x58>
 800cb76:	a801      	add	r0, sp, #4
 800cb78:	f7ff fd5b 	bl	800c632 <__lo0bits>
 800cb7c:	9b01      	ldr	r3, [sp, #4]
 800cb7e:	3020      	adds	r0, #32
 800cb80:	2201      	movs	r2, #1
 800cb82:	6163      	str	r3, [r4, #20]
 800cb84:	e7e8      	b.n	800cb58 <__d2b+0x64>
 800cb86:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cb8a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cb8e:	6038      	str	r0, [r7, #0]
 800cb90:	6918      	ldr	r0, [r3, #16]
 800cb92:	f7ff fd2f 	bl	800c5f4 <__hi0bits>
 800cb96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cb9a:	e7e5      	b.n	800cb68 <__d2b+0x74>
 800cb9c:	0800ffc4 	.word	0x0800ffc4
 800cba0:	0800ffe6 	.word	0x0800ffe6

0800cba4 <__sread>:
 800cba4:	b510      	push	{r4, lr}
 800cba6:	460c      	mov	r4, r1
 800cba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbac:	f000 f898 	bl	800cce0 <_read_r>
 800cbb0:	2800      	cmp	r0, #0
 800cbb2:	bfab      	itete	ge
 800cbb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cbb6:	89a3      	ldrhlt	r3, [r4, #12]
 800cbb8:	181b      	addge	r3, r3, r0
 800cbba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cbbe:	bfac      	ite	ge
 800cbc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cbc2:	81a3      	strhlt	r3, [r4, #12]
 800cbc4:	bd10      	pop	{r4, pc}

0800cbc6 <__swrite>:
 800cbc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbca:	461f      	mov	r7, r3
 800cbcc:	898b      	ldrh	r3, [r1, #12]
 800cbce:	4605      	mov	r5, r0
 800cbd0:	460c      	mov	r4, r1
 800cbd2:	05db      	lsls	r3, r3, #23
 800cbd4:	4616      	mov	r6, r2
 800cbd6:	d505      	bpl.n	800cbe4 <__swrite+0x1e>
 800cbd8:	2302      	movs	r3, #2
 800cbda:	2200      	movs	r2, #0
 800cbdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbe0:	f000 f86c 	bl	800ccbc <_lseek_r>
 800cbe4:	89a3      	ldrh	r3, [r4, #12]
 800cbe6:	4632      	mov	r2, r6
 800cbe8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cbec:	4628      	mov	r0, r5
 800cbee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cbf2:	81a3      	strh	r3, [r4, #12]
 800cbf4:	463b      	mov	r3, r7
 800cbf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbfa:	f000 b893 	b.w	800cd24 <_write_r>

0800cbfe <__sseek>:
 800cbfe:	b510      	push	{r4, lr}
 800cc00:	460c      	mov	r4, r1
 800cc02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc06:	f000 f859 	bl	800ccbc <_lseek_r>
 800cc0a:	1c43      	adds	r3, r0, #1
 800cc0c:	89a3      	ldrh	r3, [r4, #12]
 800cc0e:	bf15      	itete	ne
 800cc10:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cc12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cc16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cc1a:	81a3      	strheq	r3, [r4, #12]
 800cc1c:	bf18      	it	ne
 800cc1e:	81a3      	strhne	r3, [r4, #12]
 800cc20:	bd10      	pop	{r4, pc}

0800cc22 <__sclose>:
 800cc22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc26:	f000 b88f 	b.w	800cd48 <_close_r>

0800cc2a <_realloc_r>:
 800cc2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc2e:	4607      	mov	r7, r0
 800cc30:	4614      	mov	r4, r2
 800cc32:	460d      	mov	r5, r1
 800cc34:	b921      	cbnz	r1, 800cc40 <_realloc_r+0x16>
 800cc36:	4611      	mov	r1, r2
 800cc38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc3c:	f7ff baf8 	b.w	800c230 <_malloc_r>
 800cc40:	b92a      	cbnz	r2, 800cc4e <_realloc_r+0x24>
 800cc42:	4625      	mov	r5, r4
 800cc44:	f000 f8d0 	bl	800cde8 <_free_r>
 800cc48:	4628      	mov	r0, r5
 800cc4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc4e:	f000 f927 	bl	800cea0 <_malloc_usable_size_r>
 800cc52:	4284      	cmp	r4, r0
 800cc54:	4606      	mov	r6, r0
 800cc56:	d802      	bhi.n	800cc5e <_realloc_r+0x34>
 800cc58:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cc5c:	d8f4      	bhi.n	800cc48 <_realloc_r+0x1e>
 800cc5e:	4621      	mov	r1, r4
 800cc60:	4638      	mov	r0, r7
 800cc62:	f7ff fae5 	bl	800c230 <_malloc_r>
 800cc66:	4680      	mov	r8, r0
 800cc68:	b908      	cbnz	r0, 800cc6e <_realloc_r+0x44>
 800cc6a:	4645      	mov	r5, r8
 800cc6c:	e7ec      	b.n	800cc48 <_realloc_r+0x1e>
 800cc6e:	42b4      	cmp	r4, r6
 800cc70:	4622      	mov	r2, r4
 800cc72:	4629      	mov	r1, r5
 800cc74:	bf28      	it	cs
 800cc76:	4632      	movcs	r2, r6
 800cc78:	f000 f876 	bl	800cd68 <memcpy>
 800cc7c:	4629      	mov	r1, r5
 800cc7e:	4638      	mov	r0, r7
 800cc80:	f000 f8b2 	bl	800cde8 <_free_r>
 800cc84:	e7f1      	b.n	800cc6a <_realloc_r+0x40>

0800cc86 <memmove>:
 800cc86:	4288      	cmp	r0, r1
 800cc88:	b510      	push	{r4, lr}
 800cc8a:	eb01 0402 	add.w	r4, r1, r2
 800cc8e:	d902      	bls.n	800cc96 <memmove+0x10>
 800cc90:	4284      	cmp	r4, r0
 800cc92:	4623      	mov	r3, r4
 800cc94:	d807      	bhi.n	800cca6 <memmove+0x20>
 800cc96:	1e43      	subs	r3, r0, #1
 800cc98:	42a1      	cmp	r1, r4
 800cc9a:	d008      	beq.n	800ccae <memmove+0x28>
 800cc9c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cca0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cca4:	e7f8      	b.n	800cc98 <memmove+0x12>
 800cca6:	4402      	add	r2, r0
 800cca8:	4601      	mov	r1, r0
 800ccaa:	428a      	cmp	r2, r1
 800ccac:	d100      	bne.n	800ccb0 <memmove+0x2a>
 800ccae:	bd10      	pop	{r4, pc}
 800ccb0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ccb4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ccb8:	e7f7      	b.n	800ccaa <memmove+0x24>
	...

0800ccbc <_lseek_r>:
 800ccbc:	b538      	push	{r3, r4, r5, lr}
 800ccbe:	4604      	mov	r4, r0
 800ccc0:	4d06      	ldr	r5, [pc, #24]	@ (800ccdc <_lseek_r+0x20>)
 800ccc2:	4608      	mov	r0, r1
 800ccc4:	4611      	mov	r1, r2
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	602a      	str	r2, [r5, #0]
 800ccca:	461a      	mov	r2, r3
 800cccc:	f7f5 fb23 	bl	8002316 <_lseek>
 800ccd0:	1c43      	adds	r3, r0, #1
 800ccd2:	d102      	bne.n	800ccda <_lseek_r+0x1e>
 800ccd4:	682b      	ldr	r3, [r5, #0]
 800ccd6:	b103      	cbz	r3, 800ccda <_lseek_r+0x1e>
 800ccd8:	6023      	str	r3, [r4, #0]
 800ccda:	bd38      	pop	{r3, r4, r5, pc}
 800ccdc:	200005a0 	.word	0x200005a0

0800cce0 <_read_r>:
 800cce0:	b538      	push	{r3, r4, r5, lr}
 800cce2:	4604      	mov	r4, r0
 800cce4:	4d06      	ldr	r5, [pc, #24]	@ (800cd00 <_read_r+0x20>)
 800cce6:	4608      	mov	r0, r1
 800cce8:	4611      	mov	r1, r2
 800ccea:	2200      	movs	r2, #0
 800ccec:	602a      	str	r2, [r5, #0]
 800ccee:	461a      	mov	r2, r3
 800ccf0:	f7f5 fab1 	bl	8002256 <_read>
 800ccf4:	1c43      	adds	r3, r0, #1
 800ccf6:	d102      	bne.n	800ccfe <_read_r+0x1e>
 800ccf8:	682b      	ldr	r3, [r5, #0]
 800ccfa:	b103      	cbz	r3, 800ccfe <_read_r+0x1e>
 800ccfc:	6023      	str	r3, [r4, #0]
 800ccfe:	bd38      	pop	{r3, r4, r5, pc}
 800cd00:	200005a0 	.word	0x200005a0

0800cd04 <_sbrk_r>:
 800cd04:	b538      	push	{r3, r4, r5, lr}
 800cd06:	2300      	movs	r3, #0
 800cd08:	4d05      	ldr	r5, [pc, #20]	@ (800cd20 <_sbrk_r+0x1c>)
 800cd0a:	4604      	mov	r4, r0
 800cd0c:	4608      	mov	r0, r1
 800cd0e:	602b      	str	r3, [r5, #0]
 800cd10:	f7f5 fb0e 	bl	8002330 <_sbrk>
 800cd14:	1c43      	adds	r3, r0, #1
 800cd16:	d102      	bne.n	800cd1e <_sbrk_r+0x1a>
 800cd18:	682b      	ldr	r3, [r5, #0]
 800cd1a:	b103      	cbz	r3, 800cd1e <_sbrk_r+0x1a>
 800cd1c:	6023      	str	r3, [r4, #0]
 800cd1e:	bd38      	pop	{r3, r4, r5, pc}
 800cd20:	200005a0 	.word	0x200005a0

0800cd24 <_write_r>:
 800cd24:	b538      	push	{r3, r4, r5, lr}
 800cd26:	4604      	mov	r4, r0
 800cd28:	4d06      	ldr	r5, [pc, #24]	@ (800cd44 <_write_r+0x20>)
 800cd2a:	4608      	mov	r0, r1
 800cd2c:	4611      	mov	r1, r2
 800cd2e:	2200      	movs	r2, #0
 800cd30:	602a      	str	r2, [r5, #0]
 800cd32:	461a      	mov	r2, r3
 800cd34:	f7f5 faac 	bl	8002290 <_write>
 800cd38:	1c43      	adds	r3, r0, #1
 800cd3a:	d102      	bne.n	800cd42 <_write_r+0x1e>
 800cd3c:	682b      	ldr	r3, [r5, #0]
 800cd3e:	b103      	cbz	r3, 800cd42 <_write_r+0x1e>
 800cd40:	6023      	str	r3, [r4, #0]
 800cd42:	bd38      	pop	{r3, r4, r5, pc}
 800cd44:	200005a0 	.word	0x200005a0

0800cd48 <_close_r>:
 800cd48:	b538      	push	{r3, r4, r5, lr}
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	4d05      	ldr	r5, [pc, #20]	@ (800cd64 <_close_r+0x1c>)
 800cd4e:	4604      	mov	r4, r0
 800cd50:	4608      	mov	r0, r1
 800cd52:	602b      	str	r3, [r5, #0]
 800cd54:	f7f5 fab8 	bl	80022c8 <_close>
 800cd58:	1c43      	adds	r3, r0, #1
 800cd5a:	d102      	bne.n	800cd62 <_close_r+0x1a>
 800cd5c:	682b      	ldr	r3, [r5, #0]
 800cd5e:	b103      	cbz	r3, 800cd62 <_close_r+0x1a>
 800cd60:	6023      	str	r3, [r4, #0]
 800cd62:	bd38      	pop	{r3, r4, r5, pc}
 800cd64:	200005a0 	.word	0x200005a0

0800cd68 <memcpy>:
 800cd68:	440a      	add	r2, r1
 800cd6a:	1e43      	subs	r3, r0, #1
 800cd6c:	4291      	cmp	r1, r2
 800cd6e:	d100      	bne.n	800cd72 <memcpy+0xa>
 800cd70:	4770      	bx	lr
 800cd72:	b510      	push	{r4, lr}
 800cd74:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd78:	4291      	cmp	r1, r2
 800cd7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd7e:	d1f9      	bne.n	800cd74 <memcpy+0xc>
 800cd80:	bd10      	pop	{r4, pc}
	...

0800cd84 <__assert_func>:
 800cd84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd86:	4614      	mov	r4, r2
 800cd88:	461a      	mov	r2, r3
 800cd8a:	4b09      	ldr	r3, [pc, #36]	@ (800cdb0 <__assert_func+0x2c>)
 800cd8c:	4605      	mov	r5, r0
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	68d8      	ldr	r0, [r3, #12]
 800cd92:	b14c      	cbz	r4, 800cda8 <__assert_func+0x24>
 800cd94:	4b07      	ldr	r3, [pc, #28]	@ (800cdb4 <__assert_func+0x30>)
 800cd96:	9100      	str	r1, [sp, #0]
 800cd98:	4907      	ldr	r1, [pc, #28]	@ (800cdb8 <__assert_func+0x34>)
 800cd9a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cd9e:	462b      	mov	r3, r5
 800cda0:	f000 f886 	bl	800ceb0 <fiprintf>
 800cda4:	f000 f8a3 	bl	800ceee <abort>
 800cda8:	4b04      	ldr	r3, [pc, #16]	@ (800cdbc <__assert_func+0x38>)
 800cdaa:	461c      	mov	r4, r3
 800cdac:	e7f3      	b.n	800cd96 <__assert_func+0x12>
 800cdae:	bf00      	nop
 800cdb0:	20000044 	.word	0x20000044
 800cdb4:	08010049 	.word	0x08010049
 800cdb8:	08010056 	.word	0x08010056
 800cdbc:	08010084 	.word	0x08010084

0800cdc0 <_calloc_r>:
 800cdc0:	b570      	push	{r4, r5, r6, lr}
 800cdc2:	fba1 5402 	umull	r5, r4, r1, r2
 800cdc6:	b934      	cbnz	r4, 800cdd6 <_calloc_r+0x16>
 800cdc8:	4629      	mov	r1, r5
 800cdca:	f7ff fa31 	bl	800c230 <_malloc_r>
 800cdce:	4606      	mov	r6, r0
 800cdd0:	b928      	cbnz	r0, 800cdde <_calloc_r+0x1e>
 800cdd2:	4630      	mov	r0, r6
 800cdd4:	bd70      	pop	{r4, r5, r6, pc}
 800cdd6:	220c      	movs	r2, #12
 800cdd8:	2600      	movs	r6, #0
 800cdda:	6002      	str	r2, [r0, #0]
 800cddc:	e7f9      	b.n	800cdd2 <_calloc_r+0x12>
 800cdde:	462a      	mov	r2, r5
 800cde0:	4621      	mov	r1, r4
 800cde2:	f7fe f9f9 	bl	800b1d8 <memset>
 800cde6:	e7f4      	b.n	800cdd2 <_calloc_r+0x12>

0800cde8 <_free_r>:
 800cde8:	b538      	push	{r3, r4, r5, lr}
 800cdea:	4605      	mov	r5, r0
 800cdec:	2900      	cmp	r1, #0
 800cdee:	d041      	beq.n	800ce74 <_free_r+0x8c>
 800cdf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cdf4:	1f0c      	subs	r4, r1, #4
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	bfb8      	it	lt
 800cdfa:	18e4      	addlt	r4, r4, r3
 800cdfc:	f7ff fb44 	bl	800c488 <__malloc_lock>
 800ce00:	4a1d      	ldr	r2, [pc, #116]	@ (800ce78 <_free_r+0x90>)
 800ce02:	6813      	ldr	r3, [r2, #0]
 800ce04:	b933      	cbnz	r3, 800ce14 <_free_r+0x2c>
 800ce06:	6063      	str	r3, [r4, #4]
 800ce08:	6014      	str	r4, [r2, #0]
 800ce0a:	4628      	mov	r0, r5
 800ce0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce10:	f7ff bb40 	b.w	800c494 <__malloc_unlock>
 800ce14:	42a3      	cmp	r3, r4
 800ce16:	d908      	bls.n	800ce2a <_free_r+0x42>
 800ce18:	6820      	ldr	r0, [r4, #0]
 800ce1a:	1821      	adds	r1, r4, r0
 800ce1c:	428b      	cmp	r3, r1
 800ce1e:	bf01      	itttt	eq
 800ce20:	6819      	ldreq	r1, [r3, #0]
 800ce22:	685b      	ldreq	r3, [r3, #4]
 800ce24:	1809      	addeq	r1, r1, r0
 800ce26:	6021      	streq	r1, [r4, #0]
 800ce28:	e7ed      	b.n	800ce06 <_free_r+0x1e>
 800ce2a:	461a      	mov	r2, r3
 800ce2c:	685b      	ldr	r3, [r3, #4]
 800ce2e:	b10b      	cbz	r3, 800ce34 <_free_r+0x4c>
 800ce30:	42a3      	cmp	r3, r4
 800ce32:	d9fa      	bls.n	800ce2a <_free_r+0x42>
 800ce34:	6811      	ldr	r1, [r2, #0]
 800ce36:	1850      	adds	r0, r2, r1
 800ce38:	42a0      	cmp	r0, r4
 800ce3a:	d10b      	bne.n	800ce54 <_free_r+0x6c>
 800ce3c:	6820      	ldr	r0, [r4, #0]
 800ce3e:	4401      	add	r1, r0
 800ce40:	1850      	adds	r0, r2, r1
 800ce42:	6011      	str	r1, [r2, #0]
 800ce44:	4283      	cmp	r3, r0
 800ce46:	d1e0      	bne.n	800ce0a <_free_r+0x22>
 800ce48:	6818      	ldr	r0, [r3, #0]
 800ce4a:	685b      	ldr	r3, [r3, #4]
 800ce4c:	4408      	add	r0, r1
 800ce4e:	6053      	str	r3, [r2, #4]
 800ce50:	6010      	str	r0, [r2, #0]
 800ce52:	e7da      	b.n	800ce0a <_free_r+0x22>
 800ce54:	d902      	bls.n	800ce5c <_free_r+0x74>
 800ce56:	230c      	movs	r3, #12
 800ce58:	602b      	str	r3, [r5, #0]
 800ce5a:	e7d6      	b.n	800ce0a <_free_r+0x22>
 800ce5c:	6820      	ldr	r0, [r4, #0]
 800ce5e:	1821      	adds	r1, r4, r0
 800ce60:	428b      	cmp	r3, r1
 800ce62:	bf02      	ittt	eq
 800ce64:	6819      	ldreq	r1, [r3, #0]
 800ce66:	685b      	ldreq	r3, [r3, #4]
 800ce68:	1809      	addeq	r1, r1, r0
 800ce6a:	6063      	str	r3, [r4, #4]
 800ce6c:	bf08      	it	eq
 800ce6e:	6021      	streq	r1, [r4, #0]
 800ce70:	6054      	str	r4, [r2, #4]
 800ce72:	e7ca      	b.n	800ce0a <_free_r+0x22>
 800ce74:	bd38      	pop	{r3, r4, r5, pc}
 800ce76:	bf00      	nop
 800ce78:	2000059c 	.word	0x2000059c

0800ce7c <__ascii_mbtowc>:
 800ce7c:	b082      	sub	sp, #8
 800ce7e:	b901      	cbnz	r1, 800ce82 <__ascii_mbtowc+0x6>
 800ce80:	a901      	add	r1, sp, #4
 800ce82:	b142      	cbz	r2, 800ce96 <__ascii_mbtowc+0x1a>
 800ce84:	b14b      	cbz	r3, 800ce9a <__ascii_mbtowc+0x1e>
 800ce86:	7813      	ldrb	r3, [r2, #0]
 800ce88:	600b      	str	r3, [r1, #0]
 800ce8a:	7812      	ldrb	r2, [r2, #0]
 800ce8c:	1e10      	subs	r0, r2, #0
 800ce8e:	bf18      	it	ne
 800ce90:	2001      	movne	r0, #1
 800ce92:	b002      	add	sp, #8
 800ce94:	4770      	bx	lr
 800ce96:	4610      	mov	r0, r2
 800ce98:	e7fb      	b.n	800ce92 <__ascii_mbtowc+0x16>
 800ce9a:	f06f 0001 	mvn.w	r0, #1
 800ce9e:	e7f8      	b.n	800ce92 <__ascii_mbtowc+0x16>

0800cea0 <_malloc_usable_size_r>:
 800cea0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cea4:	1f18      	subs	r0, r3, #4
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	bfbc      	itt	lt
 800ceaa:	580b      	ldrlt	r3, [r1, r0]
 800ceac:	18c0      	addlt	r0, r0, r3
 800ceae:	4770      	bx	lr

0800ceb0 <fiprintf>:
 800ceb0:	b40e      	push	{r1, r2, r3}
 800ceb2:	b503      	push	{r0, r1, lr}
 800ceb4:	ab03      	add	r3, sp, #12
 800ceb6:	4601      	mov	r1, r0
 800ceb8:	4805      	ldr	r0, [pc, #20]	@ (800ced0 <fiprintf+0x20>)
 800ceba:	f853 2b04 	ldr.w	r2, [r3], #4
 800cebe:	6800      	ldr	r0, [r0, #0]
 800cec0:	9301      	str	r3, [sp, #4]
 800cec2:	f000 f845 	bl	800cf50 <_vfiprintf_r>
 800cec6:	b002      	add	sp, #8
 800cec8:	f85d eb04 	ldr.w	lr, [sp], #4
 800cecc:	b003      	add	sp, #12
 800cece:	4770      	bx	lr
 800ced0:	20000044 	.word	0x20000044

0800ced4 <__ascii_wctomb>:
 800ced4:	4603      	mov	r3, r0
 800ced6:	4608      	mov	r0, r1
 800ced8:	b141      	cbz	r1, 800ceec <__ascii_wctomb+0x18>
 800ceda:	2aff      	cmp	r2, #255	@ 0xff
 800cedc:	d904      	bls.n	800cee8 <__ascii_wctomb+0x14>
 800cede:	228a      	movs	r2, #138	@ 0x8a
 800cee0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cee4:	601a      	str	r2, [r3, #0]
 800cee6:	4770      	bx	lr
 800cee8:	2001      	movs	r0, #1
 800ceea:	700a      	strb	r2, [r1, #0]
 800ceec:	4770      	bx	lr

0800ceee <abort>:
 800ceee:	2006      	movs	r0, #6
 800cef0:	b508      	push	{r3, lr}
 800cef2:	f000 fa63 	bl	800d3bc <raise>
 800cef6:	2001      	movs	r0, #1
 800cef8:	f7f5 f9a2 	bl	8002240 <_exit>

0800cefc <__sfputc_r>:
 800cefc:	6893      	ldr	r3, [r2, #8]
 800cefe:	3b01      	subs	r3, #1
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	b410      	push	{r4}
 800cf04:	6093      	str	r3, [r2, #8]
 800cf06:	da08      	bge.n	800cf1a <__sfputc_r+0x1e>
 800cf08:	6994      	ldr	r4, [r2, #24]
 800cf0a:	42a3      	cmp	r3, r4
 800cf0c:	db01      	blt.n	800cf12 <__sfputc_r+0x16>
 800cf0e:	290a      	cmp	r1, #10
 800cf10:	d103      	bne.n	800cf1a <__sfputc_r+0x1e>
 800cf12:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf16:	f000 b933 	b.w	800d180 <__swbuf_r>
 800cf1a:	6813      	ldr	r3, [r2, #0]
 800cf1c:	1c58      	adds	r0, r3, #1
 800cf1e:	6010      	str	r0, [r2, #0]
 800cf20:	4608      	mov	r0, r1
 800cf22:	7019      	strb	r1, [r3, #0]
 800cf24:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf28:	4770      	bx	lr

0800cf2a <__sfputs_r>:
 800cf2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf2c:	4606      	mov	r6, r0
 800cf2e:	460f      	mov	r7, r1
 800cf30:	4614      	mov	r4, r2
 800cf32:	18d5      	adds	r5, r2, r3
 800cf34:	42ac      	cmp	r4, r5
 800cf36:	d101      	bne.n	800cf3c <__sfputs_r+0x12>
 800cf38:	2000      	movs	r0, #0
 800cf3a:	e007      	b.n	800cf4c <__sfputs_r+0x22>
 800cf3c:	463a      	mov	r2, r7
 800cf3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf42:	4630      	mov	r0, r6
 800cf44:	f7ff ffda 	bl	800cefc <__sfputc_r>
 800cf48:	1c43      	adds	r3, r0, #1
 800cf4a:	d1f3      	bne.n	800cf34 <__sfputs_r+0xa>
 800cf4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cf50 <_vfiprintf_r>:
 800cf50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf54:	460d      	mov	r5, r1
 800cf56:	b09d      	sub	sp, #116	@ 0x74
 800cf58:	4614      	mov	r4, r2
 800cf5a:	4698      	mov	r8, r3
 800cf5c:	4606      	mov	r6, r0
 800cf5e:	b118      	cbz	r0, 800cf68 <_vfiprintf_r+0x18>
 800cf60:	6a03      	ldr	r3, [r0, #32]
 800cf62:	b90b      	cbnz	r3, 800cf68 <_vfiprintf_r+0x18>
 800cf64:	f7fe f902 	bl	800b16c <__sinit>
 800cf68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf6a:	07d9      	lsls	r1, r3, #31
 800cf6c:	d405      	bmi.n	800cf7a <_vfiprintf_r+0x2a>
 800cf6e:	89ab      	ldrh	r3, [r5, #12]
 800cf70:	059a      	lsls	r2, r3, #22
 800cf72:	d402      	bmi.n	800cf7a <_vfiprintf_r+0x2a>
 800cf74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf76:	f7fe f962 	bl	800b23e <__retarget_lock_acquire_recursive>
 800cf7a:	89ab      	ldrh	r3, [r5, #12]
 800cf7c:	071b      	lsls	r3, r3, #28
 800cf7e:	d501      	bpl.n	800cf84 <_vfiprintf_r+0x34>
 800cf80:	692b      	ldr	r3, [r5, #16]
 800cf82:	b99b      	cbnz	r3, 800cfac <_vfiprintf_r+0x5c>
 800cf84:	4629      	mov	r1, r5
 800cf86:	4630      	mov	r0, r6
 800cf88:	f000 f938 	bl	800d1fc <__swsetup_r>
 800cf8c:	b170      	cbz	r0, 800cfac <_vfiprintf_r+0x5c>
 800cf8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf90:	07dc      	lsls	r4, r3, #31
 800cf92:	d504      	bpl.n	800cf9e <_vfiprintf_r+0x4e>
 800cf94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf98:	b01d      	add	sp, #116	@ 0x74
 800cf9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf9e:	89ab      	ldrh	r3, [r5, #12]
 800cfa0:	0598      	lsls	r0, r3, #22
 800cfa2:	d4f7      	bmi.n	800cf94 <_vfiprintf_r+0x44>
 800cfa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cfa6:	f7fe f94b 	bl	800b240 <__retarget_lock_release_recursive>
 800cfaa:	e7f3      	b.n	800cf94 <_vfiprintf_r+0x44>
 800cfac:	2300      	movs	r3, #0
 800cfae:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfb2:	f04f 0901 	mov.w	r9, #1
 800cfb6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800d16c <_vfiprintf_r+0x21c>
 800cfba:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfbc:	2320      	movs	r3, #32
 800cfbe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cfc2:	2330      	movs	r3, #48	@ 0x30
 800cfc4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cfc8:	4623      	mov	r3, r4
 800cfca:	469a      	mov	sl, r3
 800cfcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfd0:	b10a      	cbz	r2, 800cfd6 <_vfiprintf_r+0x86>
 800cfd2:	2a25      	cmp	r2, #37	@ 0x25
 800cfd4:	d1f9      	bne.n	800cfca <_vfiprintf_r+0x7a>
 800cfd6:	ebba 0b04 	subs.w	fp, sl, r4
 800cfda:	d00b      	beq.n	800cff4 <_vfiprintf_r+0xa4>
 800cfdc:	465b      	mov	r3, fp
 800cfde:	4622      	mov	r2, r4
 800cfe0:	4629      	mov	r1, r5
 800cfe2:	4630      	mov	r0, r6
 800cfe4:	f7ff ffa1 	bl	800cf2a <__sfputs_r>
 800cfe8:	3001      	adds	r0, #1
 800cfea:	f000 80a7 	beq.w	800d13c <_vfiprintf_r+0x1ec>
 800cfee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cff0:	445a      	add	r2, fp
 800cff2:	9209      	str	r2, [sp, #36]	@ 0x24
 800cff4:	f89a 3000 	ldrb.w	r3, [sl]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	f000 809f 	beq.w	800d13c <_vfiprintf_r+0x1ec>
 800cffe:	2300      	movs	r3, #0
 800d000:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d004:	f10a 0a01 	add.w	sl, sl, #1
 800d008:	9304      	str	r3, [sp, #16]
 800d00a:	9307      	str	r3, [sp, #28]
 800d00c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d010:	931a      	str	r3, [sp, #104]	@ 0x68
 800d012:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d016:	4654      	mov	r4, sl
 800d018:	2205      	movs	r2, #5
 800d01a:	4854      	ldr	r0, [pc, #336]	@ (800d16c <_vfiprintf_r+0x21c>)
 800d01c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d020:	f7fe f914 	bl	800b24c <memchr>
 800d024:	9a04      	ldr	r2, [sp, #16]
 800d026:	b9d8      	cbnz	r0, 800d060 <_vfiprintf_r+0x110>
 800d028:	06d1      	lsls	r1, r2, #27
 800d02a:	bf44      	itt	mi
 800d02c:	2320      	movmi	r3, #32
 800d02e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d032:	0713      	lsls	r3, r2, #28
 800d034:	bf44      	itt	mi
 800d036:	232b      	movmi	r3, #43	@ 0x2b
 800d038:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d03c:	f89a 3000 	ldrb.w	r3, [sl]
 800d040:	2b2a      	cmp	r3, #42	@ 0x2a
 800d042:	d015      	beq.n	800d070 <_vfiprintf_r+0x120>
 800d044:	9a07      	ldr	r2, [sp, #28]
 800d046:	4654      	mov	r4, sl
 800d048:	2000      	movs	r0, #0
 800d04a:	f04f 0c0a 	mov.w	ip, #10
 800d04e:	4621      	mov	r1, r4
 800d050:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d054:	3b30      	subs	r3, #48	@ 0x30
 800d056:	2b09      	cmp	r3, #9
 800d058:	d94b      	bls.n	800d0f2 <_vfiprintf_r+0x1a2>
 800d05a:	b1b0      	cbz	r0, 800d08a <_vfiprintf_r+0x13a>
 800d05c:	9207      	str	r2, [sp, #28]
 800d05e:	e014      	b.n	800d08a <_vfiprintf_r+0x13a>
 800d060:	eba0 0308 	sub.w	r3, r0, r8
 800d064:	46a2      	mov	sl, r4
 800d066:	fa09 f303 	lsl.w	r3, r9, r3
 800d06a:	4313      	orrs	r3, r2
 800d06c:	9304      	str	r3, [sp, #16]
 800d06e:	e7d2      	b.n	800d016 <_vfiprintf_r+0xc6>
 800d070:	9b03      	ldr	r3, [sp, #12]
 800d072:	1d19      	adds	r1, r3, #4
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	2b00      	cmp	r3, #0
 800d078:	9103      	str	r1, [sp, #12]
 800d07a:	bfbb      	ittet	lt
 800d07c:	425b      	neglt	r3, r3
 800d07e:	f042 0202 	orrlt.w	r2, r2, #2
 800d082:	9307      	strge	r3, [sp, #28]
 800d084:	9307      	strlt	r3, [sp, #28]
 800d086:	bfb8      	it	lt
 800d088:	9204      	strlt	r2, [sp, #16]
 800d08a:	7823      	ldrb	r3, [r4, #0]
 800d08c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d08e:	d10a      	bne.n	800d0a6 <_vfiprintf_r+0x156>
 800d090:	7863      	ldrb	r3, [r4, #1]
 800d092:	2b2a      	cmp	r3, #42	@ 0x2a
 800d094:	d132      	bne.n	800d0fc <_vfiprintf_r+0x1ac>
 800d096:	9b03      	ldr	r3, [sp, #12]
 800d098:	3402      	adds	r4, #2
 800d09a:	1d1a      	adds	r2, r3, #4
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d0a2:	9203      	str	r2, [sp, #12]
 800d0a4:	9305      	str	r3, [sp, #20]
 800d0a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d17c <_vfiprintf_r+0x22c>
 800d0aa:	2203      	movs	r2, #3
 800d0ac:	7821      	ldrb	r1, [r4, #0]
 800d0ae:	4650      	mov	r0, sl
 800d0b0:	f7fe f8cc 	bl	800b24c <memchr>
 800d0b4:	b138      	cbz	r0, 800d0c6 <_vfiprintf_r+0x176>
 800d0b6:	eba0 000a 	sub.w	r0, r0, sl
 800d0ba:	2240      	movs	r2, #64	@ 0x40
 800d0bc:	9b04      	ldr	r3, [sp, #16]
 800d0be:	3401      	adds	r4, #1
 800d0c0:	4082      	lsls	r2, r0
 800d0c2:	4313      	orrs	r3, r2
 800d0c4:	9304      	str	r3, [sp, #16]
 800d0c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0ca:	2206      	movs	r2, #6
 800d0cc:	4828      	ldr	r0, [pc, #160]	@ (800d170 <_vfiprintf_r+0x220>)
 800d0ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d0d2:	f7fe f8bb 	bl	800b24c <memchr>
 800d0d6:	2800      	cmp	r0, #0
 800d0d8:	d03f      	beq.n	800d15a <_vfiprintf_r+0x20a>
 800d0da:	4b26      	ldr	r3, [pc, #152]	@ (800d174 <_vfiprintf_r+0x224>)
 800d0dc:	bb1b      	cbnz	r3, 800d126 <_vfiprintf_r+0x1d6>
 800d0de:	9b03      	ldr	r3, [sp, #12]
 800d0e0:	3307      	adds	r3, #7
 800d0e2:	f023 0307 	bic.w	r3, r3, #7
 800d0e6:	3308      	adds	r3, #8
 800d0e8:	9303      	str	r3, [sp, #12]
 800d0ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0ec:	443b      	add	r3, r7
 800d0ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0f0:	e76a      	b.n	800cfc8 <_vfiprintf_r+0x78>
 800d0f2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0f6:	460c      	mov	r4, r1
 800d0f8:	2001      	movs	r0, #1
 800d0fa:	e7a8      	b.n	800d04e <_vfiprintf_r+0xfe>
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	3401      	adds	r4, #1
 800d100:	f04f 0c0a 	mov.w	ip, #10
 800d104:	4619      	mov	r1, r3
 800d106:	9305      	str	r3, [sp, #20]
 800d108:	4620      	mov	r0, r4
 800d10a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d10e:	3a30      	subs	r2, #48	@ 0x30
 800d110:	2a09      	cmp	r2, #9
 800d112:	d903      	bls.n	800d11c <_vfiprintf_r+0x1cc>
 800d114:	2b00      	cmp	r3, #0
 800d116:	d0c6      	beq.n	800d0a6 <_vfiprintf_r+0x156>
 800d118:	9105      	str	r1, [sp, #20]
 800d11a:	e7c4      	b.n	800d0a6 <_vfiprintf_r+0x156>
 800d11c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d120:	4604      	mov	r4, r0
 800d122:	2301      	movs	r3, #1
 800d124:	e7f0      	b.n	800d108 <_vfiprintf_r+0x1b8>
 800d126:	ab03      	add	r3, sp, #12
 800d128:	462a      	mov	r2, r5
 800d12a:	a904      	add	r1, sp, #16
 800d12c:	4630      	mov	r0, r6
 800d12e:	9300      	str	r3, [sp, #0]
 800d130:	4b11      	ldr	r3, [pc, #68]	@ (800d178 <_vfiprintf_r+0x228>)
 800d132:	f7fd fbb3 	bl	800a89c <_printf_float>
 800d136:	4607      	mov	r7, r0
 800d138:	1c78      	adds	r0, r7, #1
 800d13a:	d1d6      	bne.n	800d0ea <_vfiprintf_r+0x19a>
 800d13c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d13e:	07d9      	lsls	r1, r3, #31
 800d140:	d405      	bmi.n	800d14e <_vfiprintf_r+0x1fe>
 800d142:	89ab      	ldrh	r3, [r5, #12]
 800d144:	059a      	lsls	r2, r3, #22
 800d146:	d402      	bmi.n	800d14e <_vfiprintf_r+0x1fe>
 800d148:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d14a:	f7fe f879 	bl	800b240 <__retarget_lock_release_recursive>
 800d14e:	89ab      	ldrh	r3, [r5, #12]
 800d150:	065b      	lsls	r3, r3, #25
 800d152:	f53f af1f 	bmi.w	800cf94 <_vfiprintf_r+0x44>
 800d156:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d158:	e71e      	b.n	800cf98 <_vfiprintf_r+0x48>
 800d15a:	ab03      	add	r3, sp, #12
 800d15c:	462a      	mov	r2, r5
 800d15e:	a904      	add	r1, sp, #16
 800d160:	4630      	mov	r0, r6
 800d162:	9300      	str	r3, [sp, #0]
 800d164:	4b04      	ldr	r3, [pc, #16]	@ (800d178 <_vfiprintf_r+0x228>)
 800d166:	f7fd fe35 	bl	800add4 <_printf_i>
 800d16a:	e7e4      	b.n	800d136 <_vfiprintf_r+0x1e6>
 800d16c:	0800ffd5 	.word	0x0800ffd5
 800d170:	0800ffdf 	.word	0x0800ffdf
 800d174:	0800a89d 	.word	0x0800a89d
 800d178:	0800cf2b 	.word	0x0800cf2b
 800d17c:	0800ffdb 	.word	0x0800ffdb

0800d180 <__swbuf_r>:
 800d180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d182:	460e      	mov	r6, r1
 800d184:	4614      	mov	r4, r2
 800d186:	4605      	mov	r5, r0
 800d188:	b118      	cbz	r0, 800d192 <__swbuf_r+0x12>
 800d18a:	6a03      	ldr	r3, [r0, #32]
 800d18c:	b90b      	cbnz	r3, 800d192 <__swbuf_r+0x12>
 800d18e:	f7fd ffed 	bl	800b16c <__sinit>
 800d192:	69a3      	ldr	r3, [r4, #24]
 800d194:	60a3      	str	r3, [r4, #8]
 800d196:	89a3      	ldrh	r3, [r4, #12]
 800d198:	071a      	lsls	r2, r3, #28
 800d19a:	d501      	bpl.n	800d1a0 <__swbuf_r+0x20>
 800d19c:	6923      	ldr	r3, [r4, #16]
 800d19e:	b943      	cbnz	r3, 800d1b2 <__swbuf_r+0x32>
 800d1a0:	4621      	mov	r1, r4
 800d1a2:	4628      	mov	r0, r5
 800d1a4:	f000 f82a 	bl	800d1fc <__swsetup_r>
 800d1a8:	b118      	cbz	r0, 800d1b2 <__swbuf_r+0x32>
 800d1aa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d1ae:	4638      	mov	r0, r7
 800d1b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1b2:	6823      	ldr	r3, [r4, #0]
 800d1b4:	b2f6      	uxtb	r6, r6
 800d1b6:	6922      	ldr	r2, [r4, #16]
 800d1b8:	4637      	mov	r7, r6
 800d1ba:	1a98      	subs	r0, r3, r2
 800d1bc:	6963      	ldr	r3, [r4, #20]
 800d1be:	4283      	cmp	r3, r0
 800d1c0:	dc05      	bgt.n	800d1ce <__swbuf_r+0x4e>
 800d1c2:	4621      	mov	r1, r4
 800d1c4:	4628      	mov	r0, r5
 800d1c6:	f7ff f937 	bl	800c438 <_fflush_r>
 800d1ca:	2800      	cmp	r0, #0
 800d1cc:	d1ed      	bne.n	800d1aa <__swbuf_r+0x2a>
 800d1ce:	68a3      	ldr	r3, [r4, #8]
 800d1d0:	3b01      	subs	r3, #1
 800d1d2:	60a3      	str	r3, [r4, #8]
 800d1d4:	6823      	ldr	r3, [r4, #0]
 800d1d6:	1c5a      	adds	r2, r3, #1
 800d1d8:	6022      	str	r2, [r4, #0]
 800d1da:	701e      	strb	r6, [r3, #0]
 800d1dc:	1c43      	adds	r3, r0, #1
 800d1de:	6962      	ldr	r2, [r4, #20]
 800d1e0:	429a      	cmp	r2, r3
 800d1e2:	d004      	beq.n	800d1ee <__swbuf_r+0x6e>
 800d1e4:	89a3      	ldrh	r3, [r4, #12]
 800d1e6:	07db      	lsls	r3, r3, #31
 800d1e8:	d5e1      	bpl.n	800d1ae <__swbuf_r+0x2e>
 800d1ea:	2e0a      	cmp	r6, #10
 800d1ec:	d1df      	bne.n	800d1ae <__swbuf_r+0x2e>
 800d1ee:	4621      	mov	r1, r4
 800d1f0:	4628      	mov	r0, r5
 800d1f2:	f7ff f921 	bl	800c438 <_fflush_r>
 800d1f6:	2800      	cmp	r0, #0
 800d1f8:	d0d9      	beq.n	800d1ae <__swbuf_r+0x2e>
 800d1fa:	e7d6      	b.n	800d1aa <__swbuf_r+0x2a>

0800d1fc <__swsetup_r>:
 800d1fc:	b538      	push	{r3, r4, r5, lr}
 800d1fe:	4b29      	ldr	r3, [pc, #164]	@ (800d2a4 <__swsetup_r+0xa8>)
 800d200:	4605      	mov	r5, r0
 800d202:	460c      	mov	r4, r1
 800d204:	6818      	ldr	r0, [r3, #0]
 800d206:	b118      	cbz	r0, 800d210 <__swsetup_r+0x14>
 800d208:	6a03      	ldr	r3, [r0, #32]
 800d20a:	b90b      	cbnz	r3, 800d210 <__swsetup_r+0x14>
 800d20c:	f7fd ffae 	bl	800b16c <__sinit>
 800d210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d214:	0719      	lsls	r1, r3, #28
 800d216:	d422      	bmi.n	800d25e <__swsetup_r+0x62>
 800d218:	06da      	lsls	r2, r3, #27
 800d21a:	d407      	bmi.n	800d22c <__swsetup_r+0x30>
 800d21c:	2209      	movs	r2, #9
 800d21e:	602a      	str	r2, [r5, #0]
 800d220:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d224:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d228:	81a3      	strh	r3, [r4, #12]
 800d22a:	e033      	b.n	800d294 <__swsetup_r+0x98>
 800d22c:	0758      	lsls	r0, r3, #29
 800d22e:	d512      	bpl.n	800d256 <__swsetup_r+0x5a>
 800d230:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d232:	b141      	cbz	r1, 800d246 <__swsetup_r+0x4a>
 800d234:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d238:	4299      	cmp	r1, r3
 800d23a:	d002      	beq.n	800d242 <__swsetup_r+0x46>
 800d23c:	4628      	mov	r0, r5
 800d23e:	f7ff fdd3 	bl	800cde8 <_free_r>
 800d242:	2300      	movs	r3, #0
 800d244:	6363      	str	r3, [r4, #52]	@ 0x34
 800d246:	89a3      	ldrh	r3, [r4, #12]
 800d248:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d24c:	81a3      	strh	r3, [r4, #12]
 800d24e:	2300      	movs	r3, #0
 800d250:	6063      	str	r3, [r4, #4]
 800d252:	6923      	ldr	r3, [r4, #16]
 800d254:	6023      	str	r3, [r4, #0]
 800d256:	89a3      	ldrh	r3, [r4, #12]
 800d258:	f043 0308 	orr.w	r3, r3, #8
 800d25c:	81a3      	strh	r3, [r4, #12]
 800d25e:	6923      	ldr	r3, [r4, #16]
 800d260:	b94b      	cbnz	r3, 800d276 <__swsetup_r+0x7a>
 800d262:	89a3      	ldrh	r3, [r4, #12]
 800d264:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d26c:	d003      	beq.n	800d276 <__swsetup_r+0x7a>
 800d26e:	4621      	mov	r1, r4
 800d270:	4628      	mov	r0, r5
 800d272:	f000 f83e 	bl	800d2f2 <__smakebuf_r>
 800d276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d27a:	f013 0201 	ands.w	r2, r3, #1
 800d27e:	d00a      	beq.n	800d296 <__swsetup_r+0x9a>
 800d280:	2200      	movs	r2, #0
 800d282:	60a2      	str	r2, [r4, #8]
 800d284:	6962      	ldr	r2, [r4, #20]
 800d286:	4252      	negs	r2, r2
 800d288:	61a2      	str	r2, [r4, #24]
 800d28a:	6922      	ldr	r2, [r4, #16]
 800d28c:	b942      	cbnz	r2, 800d2a0 <__swsetup_r+0xa4>
 800d28e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d292:	d1c5      	bne.n	800d220 <__swsetup_r+0x24>
 800d294:	bd38      	pop	{r3, r4, r5, pc}
 800d296:	0799      	lsls	r1, r3, #30
 800d298:	bf58      	it	pl
 800d29a:	6962      	ldrpl	r2, [r4, #20]
 800d29c:	60a2      	str	r2, [r4, #8]
 800d29e:	e7f4      	b.n	800d28a <__swsetup_r+0x8e>
 800d2a0:	2000      	movs	r0, #0
 800d2a2:	e7f7      	b.n	800d294 <__swsetup_r+0x98>
 800d2a4:	20000044 	.word	0x20000044

0800d2a8 <__swhatbuf_r>:
 800d2a8:	b570      	push	{r4, r5, r6, lr}
 800d2aa:	460c      	mov	r4, r1
 800d2ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2b0:	b096      	sub	sp, #88	@ 0x58
 800d2b2:	4615      	mov	r5, r2
 800d2b4:	2900      	cmp	r1, #0
 800d2b6:	461e      	mov	r6, r3
 800d2b8:	da0c      	bge.n	800d2d4 <__swhatbuf_r+0x2c>
 800d2ba:	89a3      	ldrh	r3, [r4, #12]
 800d2bc:	2100      	movs	r1, #0
 800d2be:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d2c2:	bf14      	ite	ne
 800d2c4:	2340      	movne	r3, #64	@ 0x40
 800d2c6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d2ca:	2000      	movs	r0, #0
 800d2cc:	6031      	str	r1, [r6, #0]
 800d2ce:	602b      	str	r3, [r5, #0]
 800d2d0:	b016      	add	sp, #88	@ 0x58
 800d2d2:	bd70      	pop	{r4, r5, r6, pc}
 800d2d4:	466a      	mov	r2, sp
 800d2d6:	f000 f89d 	bl	800d414 <_fstat_r>
 800d2da:	2800      	cmp	r0, #0
 800d2dc:	dbed      	blt.n	800d2ba <__swhatbuf_r+0x12>
 800d2de:	9901      	ldr	r1, [sp, #4]
 800d2e0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d2e4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d2e8:	4259      	negs	r1, r3
 800d2ea:	4159      	adcs	r1, r3
 800d2ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d2f0:	e7eb      	b.n	800d2ca <__swhatbuf_r+0x22>

0800d2f2 <__smakebuf_r>:
 800d2f2:	898b      	ldrh	r3, [r1, #12]
 800d2f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d2f6:	079d      	lsls	r5, r3, #30
 800d2f8:	4606      	mov	r6, r0
 800d2fa:	460c      	mov	r4, r1
 800d2fc:	d507      	bpl.n	800d30e <__smakebuf_r+0x1c>
 800d2fe:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d302:	6023      	str	r3, [r4, #0]
 800d304:	6123      	str	r3, [r4, #16]
 800d306:	2301      	movs	r3, #1
 800d308:	6163      	str	r3, [r4, #20]
 800d30a:	b003      	add	sp, #12
 800d30c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d30e:	ab01      	add	r3, sp, #4
 800d310:	466a      	mov	r2, sp
 800d312:	f7ff ffc9 	bl	800d2a8 <__swhatbuf_r>
 800d316:	9f00      	ldr	r7, [sp, #0]
 800d318:	4605      	mov	r5, r0
 800d31a:	4630      	mov	r0, r6
 800d31c:	4639      	mov	r1, r7
 800d31e:	f7fe ff87 	bl	800c230 <_malloc_r>
 800d322:	b948      	cbnz	r0, 800d338 <__smakebuf_r+0x46>
 800d324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d328:	059a      	lsls	r2, r3, #22
 800d32a:	d4ee      	bmi.n	800d30a <__smakebuf_r+0x18>
 800d32c:	f023 0303 	bic.w	r3, r3, #3
 800d330:	f043 0302 	orr.w	r3, r3, #2
 800d334:	81a3      	strh	r3, [r4, #12]
 800d336:	e7e2      	b.n	800d2fe <__smakebuf_r+0xc>
 800d338:	89a3      	ldrh	r3, [r4, #12]
 800d33a:	6020      	str	r0, [r4, #0]
 800d33c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d340:	81a3      	strh	r3, [r4, #12]
 800d342:	9b01      	ldr	r3, [sp, #4]
 800d344:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d348:	b15b      	cbz	r3, 800d362 <__smakebuf_r+0x70>
 800d34a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d34e:	4630      	mov	r0, r6
 800d350:	f000 f83c 	bl	800d3cc <_isatty_r>
 800d354:	b128      	cbz	r0, 800d362 <__smakebuf_r+0x70>
 800d356:	89a3      	ldrh	r3, [r4, #12]
 800d358:	f023 0303 	bic.w	r3, r3, #3
 800d35c:	f043 0301 	orr.w	r3, r3, #1
 800d360:	81a3      	strh	r3, [r4, #12]
 800d362:	89a3      	ldrh	r3, [r4, #12]
 800d364:	431d      	orrs	r5, r3
 800d366:	81a5      	strh	r5, [r4, #12]
 800d368:	e7cf      	b.n	800d30a <__smakebuf_r+0x18>

0800d36a <_raise_r>:
 800d36a:	291f      	cmp	r1, #31
 800d36c:	b538      	push	{r3, r4, r5, lr}
 800d36e:	4605      	mov	r5, r0
 800d370:	460c      	mov	r4, r1
 800d372:	d904      	bls.n	800d37e <_raise_r+0x14>
 800d374:	2316      	movs	r3, #22
 800d376:	6003      	str	r3, [r0, #0]
 800d378:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d37c:	bd38      	pop	{r3, r4, r5, pc}
 800d37e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d380:	b112      	cbz	r2, 800d388 <_raise_r+0x1e>
 800d382:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d386:	b94b      	cbnz	r3, 800d39c <_raise_r+0x32>
 800d388:	4628      	mov	r0, r5
 800d38a:	f000 f841 	bl	800d410 <_getpid_r>
 800d38e:	4622      	mov	r2, r4
 800d390:	4601      	mov	r1, r0
 800d392:	4628      	mov	r0, r5
 800d394:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d398:	f000 b828 	b.w	800d3ec <_kill_r>
 800d39c:	2b01      	cmp	r3, #1
 800d39e:	d00a      	beq.n	800d3b6 <_raise_r+0x4c>
 800d3a0:	1c59      	adds	r1, r3, #1
 800d3a2:	d103      	bne.n	800d3ac <_raise_r+0x42>
 800d3a4:	2316      	movs	r3, #22
 800d3a6:	6003      	str	r3, [r0, #0]
 800d3a8:	2001      	movs	r0, #1
 800d3aa:	e7e7      	b.n	800d37c <_raise_r+0x12>
 800d3ac:	2100      	movs	r1, #0
 800d3ae:	4620      	mov	r0, r4
 800d3b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d3b4:	4798      	blx	r3
 800d3b6:	2000      	movs	r0, #0
 800d3b8:	e7e0      	b.n	800d37c <_raise_r+0x12>
	...

0800d3bc <raise>:
 800d3bc:	4b02      	ldr	r3, [pc, #8]	@ (800d3c8 <raise+0xc>)
 800d3be:	4601      	mov	r1, r0
 800d3c0:	6818      	ldr	r0, [r3, #0]
 800d3c2:	f7ff bfd2 	b.w	800d36a <_raise_r>
 800d3c6:	bf00      	nop
 800d3c8:	20000044 	.word	0x20000044

0800d3cc <_isatty_r>:
 800d3cc:	b538      	push	{r3, r4, r5, lr}
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	4d05      	ldr	r5, [pc, #20]	@ (800d3e8 <_isatty_r+0x1c>)
 800d3d2:	4604      	mov	r4, r0
 800d3d4:	4608      	mov	r0, r1
 800d3d6:	602b      	str	r3, [r5, #0]
 800d3d8:	f7f4 ff92 	bl	8002300 <_isatty>
 800d3dc:	1c43      	adds	r3, r0, #1
 800d3de:	d102      	bne.n	800d3e6 <_isatty_r+0x1a>
 800d3e0:	682b      	ldr	r3, [r5, #0]
 800d3e2:	b103      	cbz	r3, 800d3e6 <_isatty_r+0x1a>
 800d3e4:	6023      	str	r3, [r4, #0]
 800d3e6:	bd38      	pop	{r3, r4, r5, pc}
 800d3e8:	200005a0 	.word	0x200005a0

0800d3ec <_kill_r>:
 800d3ec:	b538      	push	{r3, r4, r5, lr}
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	4d06      	ldr	r5, [pc, #24]	@ (800d40c <_kill_r+0x20>)
 800d3f2:	4604      	mov	r4, r0
 800d3f4:	4608      	mov	r0, r1
 800d3f6:	4611      	mov	r1, r2
 800d3f8:	602b      	str	r3, [r5, #0]
 800d3fa:	f7f4 ff11 	bl	8002220 <_kill>
 800d3fe:	1c43      	adds	r3, r0, #1
 800d400:	d102      	bne.n	800d408 <_kill_r+0x1c>
 800d402:	682b      	ldr	r3, [r5, #0]
 800d404:	b103      	cbz	r3, 800d408 <_kill_r+0x1c>
 800d406:	6023      	str	r3, [r4, #0]
 800d408:	bd38      	pop	{r3, r4, r5, pc}
 800d40a:	bf00      	nop
 800d40c:	200005a0 	.word	0x200005a0

0800d410 <_getpid_r>:
 800d410:	f7f4 befe 	b.w	8002210 <_getpid>

0800d414 <_fstat_r>:
 800d414:	b538      	push	{r3, r4, r5, lr}
 800d416:	2300      	movs	r3, #0
 800d418:	4d06      	ldr	r5, [pc, #24]	@ (800d434 <_fstat_r+0x20>)
 800d41a:	4604      	mov	r4, r0
 800d41c:	4608      	mov	r0, r1
 800d41e:	4611      	mov	r1, r2
 800d420:	602b      	str	r3, [r5, #0]
 800d422:	f7f4 ff5d 	bl	80022e0 <_fstat>
 800d426:	1c43      	adds	r3, r0, #1
 800d428:	d102      	bne.n	800d430 <_fstat_r+0x1c>
 800d42a:	682b      	ldr	r3, [r5, #0]
 800d42c:	b103      	cbz	r3, 800d430 <_fstat_r+0x1c>
 800d42e:	6023      	str	r3, [r4, #0]
 800d430:	bd38      	pop	{r3, r4, r5, pc}
 800d432:	bf00      	nop
 800d434:	200005a0 	.word	0x200005a0

0800d438 <_init>:
 800d438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d43a:	bf00      	nop
 800d43c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d43e:	bc08      	pop	{r3}
 800d440:	469e      	mov	lr, r3
 800d442:	4770      	bx	lr

0800d444 <_fini>:
 800d444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d446:	bf00      	nop
 800d448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d44a:	bc08      	pop	{r3}
 800d44c:	469e      	mov	lr, r3
 800d44e:	4770      	bx	lr
