#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May  6 11:27:00 2024
# Process ID: 15404
# Current directory: C:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16416 C:\Vulcan\Design_Tool\Board_Demo\VC707\vc707_pcie\vc707_pcie.xpr
# Log file: C:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie/vivado.log
# Journal file: C:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie\vivado.jou
# Running On: Vulcan, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 16, Host memory: 16907 MB
#-----------------------------------------------------------
start_gui
open_project C:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie/vc707_pcie.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/vc707_pcie' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'vc707_pcie_x8_gen2' is locked:
* IP definition '7 Series Integrated Block for PCI Express (3.1)' for IP 'vc707_pcie_x8_gen2' (customized with software release 2015.1) has a newer minor version in the IP Catalog.
INFO: [Project 1-230] Project 'vc707_pcie.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.223 ; gain = 258.004
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'vc707_pcie_x8_gen2' is locked:
* IP definition '7 Series Integrated Block for PCI Express (3.1)' for IP 'vc707_pcie_x8_gen2' (customized with software release 2015.1) has a newer minor version in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'vc707_pcie_x8_gen2.xci'
  Source files are located in 'c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie/vc707_pcie.srcs/sources_1/ip/vc707_pcie_x8_gen2'
  Output files are located in 'c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie/vc707_pcie.gen/sources_1/ip/vc707_pcie_x8_gen2'.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset vc707_pcie_x8_gen2 -vlnv xilinx.com:ip:pcie_7x:3.3 [get_ips  vc707_pcie_x8_gen2] -log ip_upgrade.log
Upgrading 'vc707_pcie_x8_gen2'
INFO: [Project 1-386] Moving file 'c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie/vc707_pcie.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2.xci' from fileset 'vc707_pcie_x8_gen2' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded vc707_pcie_x8_gen2 from 7 Series Integrated Block for PCI Express 3.1 to 7 Series Integrated Block for PCI Express 3.3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707_pcie_x8_gen2'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vc707_pcie_x8_gen2] -no_script -sync -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-11772] Failed to register IP shared directory path 'c:/Vulcan/Design_Tool/Board_Demo/VC707/vc707_pcie/vc707_pcie.gen/sources_1/ip/vc707_pcie_x8_gen2/' for IP 'vc707_pcie_x8_gen2'.
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
open_example_project -force -dir C:/Vulcan/Design_Tool/Board_Demo/VC707 [get_ips  vc707_pcie_x8_gen2]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'vc707_pcie_x8_gen2'...
open_example_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1678.113 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  6 11:30:58 2024...
