
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000151                       # Number of seconds simulated
sim_ticks                                   151241000                       # Number of ticks simulated
final_tick                                  151241000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 214693                       # Simulator instruction rate (inst/s)
host_op_rate                                   216257                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5584826                       # Simulator tick rate (ticks/s)
host_mem_usage                                 892964                       # Number of bytes of host memory used
host_seconds                                    27.08                       # Real time elapsed on the host
sim_insts                                     5814039                       # Number of instructions simulated
sim_ops                                       5856377                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         35264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        121408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu16.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu17.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu18.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu20.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu21.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu22.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu24.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu25.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu28.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu30.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             167168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        35264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu23.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu31.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           1897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu16.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu17.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu18.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu20.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu21.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu22.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu24.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu25.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu28.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu30.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        233164287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        802745287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          5924319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          4231657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          2115828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          2115828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           423166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          1269497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          2115828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          2538994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu16.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu17.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu18.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu20.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu21.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu22.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.inst           423166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu24.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu25.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu28.data          2115828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu30.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.inst           423166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.data          1692663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1105308746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    233164287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      5924319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      4231657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      2115828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       423166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      1269497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu23.inst       423166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu31.inst       423166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        247975086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6770651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6770651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6770651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       233164287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       802745287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         5924319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         4231657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         2115828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         2115828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          423166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         1269497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         2115828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         2538994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu16.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu17.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu18.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu20.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu21.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu22.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.inst          423166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu24.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu25.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu28.data         2115828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu30.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.inst          423166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.data         1692663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1112079396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2612                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2612                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 167104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  167168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     151195500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2612                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   16                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    349.029536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.910207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.459498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          242     51.05%     51.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     11.18%     62.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      6.54%     68.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      2.74%     71.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      1.90%     73.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.69%     75.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.69%     76.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.69%     78.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          102     21.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          474                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     41407251                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                90363501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13055000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15858.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34608.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1104.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1105.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2127                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      57532.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2812320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1534500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11473800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              9662640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             69287490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             28140750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              122911500                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            829.369344                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     46325000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      96979000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   725760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   396000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8509800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              9662640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             63499995                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             33209250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              116003445                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            782.828525                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     55614500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       4940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      88601000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 39783                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           36788                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1343                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              32320                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 28500                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           88.180693                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1163                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                279                       # Number of system calls
system.cpu00.numCycles                         302483                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            47115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       332321                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     39783                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            29663                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      208970                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2929                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                   32455                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 790                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           257554                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.422498                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.823992                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 197852     76.82%     76.82% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   3170      1.23%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   5749      2.23%     80.28% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                   1436      0.56%     80.84% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   5904      2.29%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                   1124      0.44%     83.57% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   5484      2.13%     85.70% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   9426      3.66%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  27409     10.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             257554                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.131521                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.098644                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  44175                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              160984                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   40855                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               10425                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1115                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1343                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 361                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               354145                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1346                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1115                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  47997                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  5349                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        21221                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   47350                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              134522                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               350840                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                 5073                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 3451                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               123804                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            430652                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1747967                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         551723                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              400347                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  30305                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              185                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                   45901                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              46727                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             48715                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             809                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            554                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   345678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               323                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  334138                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             706                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         21739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        64945                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       257554                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.297351                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.746928                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            155810     60.50%     60.50% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             14048      5.45%     65.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2              8579      3.33%     69.28% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             13536      5.26%     74.54% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             65581     25.46%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        257554                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                  716    100.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              208194     62.31%     62.31% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              33054      9.89%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.20% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              45496     13.62%     85.82% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             47391     14.18%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               334138                       # Type of FU issued
system.cpu00.iq.rate                         1.104651                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                       716                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.002143                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           927196                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          367778                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       331417                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               334826                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            162                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         4277                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1983                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          175                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked          163                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1115                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  4356                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 535                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            346008                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             229                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               46727                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              48715                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              175                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   83                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 434                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          405                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          653                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1058                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              332948                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               45011                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1190                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                      92245                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  34487                       # Number of branches executed
system.cpu00.iew.exec_stores                    47234                       # Number of stores executed
system.cpu00.iew.exec_rate                   1.100716                       # Inst execution rate
system.cpu00.iew.wb_sent                       331835                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      331445                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  232895                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  499228                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     1.095748                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.466510                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         21752                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           252                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             994                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       254210                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.275567                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.283465                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       166469     65.48%     65.48% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        24747      9.73%     75.22% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        13574      5.34%     80.56% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         5985      2.35%     82.91% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        13588      5.35%     88.26% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         7567      2.98%     91.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         6966      2.74%     93.98% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         2083      0.82%     94.80% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        13231      5.20%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       254210                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             294487                       # Number of instructions committed
system.cpu00.commit.committedOps               324262                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        89182                       # Number of memory references committed
system.cpu00.commit.loads                       42450                       # Number of loads committed
system.cpu00.commit.membars                       117                       # Number of memory barriers committed
system.cpu00.commit.branches                    33303                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  291784                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                449                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         202228     62.37%     62.37% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         32849     10.13%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.50% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         42450     13.09%     85.59% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        46732     14.41%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          324262                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               13231                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     585965                       # The number of ROB reads
system.cpu00.rob.rob_writes                    695387                       # The number of ROB writes
system.cpu00.timesIdled                           446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         44929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    294487                       # Number of Instructions Simulated
system.cpu00.committedOps                      324262                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.027152                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.027152                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.973565                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.973565                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 505747                       # number of integer regfile reads
system.cpu00.int_regfile_writes                224943                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    4982                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 1130643                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 183869                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 98220                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements            2301                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         739.447896                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             47932                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            3322                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           14.428657                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        70801250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   739.447896                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.722117                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.722117                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          973                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          185485                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         185485                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        41976                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         41976                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         5824                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         5824                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        47800                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          47800                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        47805                       # number of overall hits
system.cpu00.dcache.overall_hits::total         47805                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         2394                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         2394                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        40755                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        40755                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        43149                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        43149                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        43149                       # number of overall misses
system.cpu00.dcache.overall_misses::total        43149                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     54864698                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     54864698                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   2107919001                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   2107919001                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       189000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        17500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        17500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   2162783699                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   2162783699                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   2162783699                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   2162783699                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        44370                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        44370                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        46579                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        46579                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        90949                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        90949                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        90954                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        90954                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.053955                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.053955                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.874965                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.874965                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.474431                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.474431                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.474405                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.474405                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 22917.584795                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 22917.584795                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 51721.727420                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 51721.727420                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        47250                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        47250                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         8750                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         8750                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 50123.611185                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 50123.611185                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 50123.611185                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 50123.611185                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs         1013                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              26                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    38.961538                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         2116                       # number of writebacks
system.cpu00.dcache.writebacks::total            2116                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         1900                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         1900                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37884                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37884                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        39784                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        39784                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        39784                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        39784                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          494                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         2871                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         2871                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         3365                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         3365                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         3365                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         3365                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     18793521                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     18793521                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    148219741                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    148219741                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        14500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        14500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data    167013262                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total    167013262                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data    167013262                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total    167013262                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.011134                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.011134                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.061637                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.061637                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.036999                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.036999                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.036997                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.036997                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 38043.564777                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 38043.564777                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 51626.520724                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 51626.520724                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         7250                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         7250                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 49632.470134                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 49632.470134                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 49632.470134                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 49632.470134                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             269                       # number of replacements
system.cpu00.icache.tags.tagsinuse         310.356328                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             31562                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             663                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           47.604827                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   310.356328                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.606165                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.606165                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           65573                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          65573                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        31562                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         31562                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        31562                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          31562                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        31562                       # number of overall hits
system.cpu00.icache.overall_hits::total         31562                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          893                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          893                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          893                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          893                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          893                       # number of overall misses
system.cpu00.icache.overall_misses::total          893                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     58378249                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     58378249                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     58378249                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     58378249                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     58378249                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     58378249                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        32455                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        32455                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        32455                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        32455                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        32455                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        32455                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.027515                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.027515                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.027515                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.027515                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.027515                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.027515                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 65373.179171                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 65373.179171                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 65373.179171                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 65373.179171                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 65373.179171                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 65373.179171                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          244                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    81.333333                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          228                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          228                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          228                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          228                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          228                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          228                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          665                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          665                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          665                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          665                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          665                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          665                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     45194002                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     45194002                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     45194002                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     45194002                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     45194002                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     45194002                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.020490                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.020490                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.020490                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.020490                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.020490                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.020490                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 67960.905263                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 67960.905263                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 67960.905263                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 67960.905263                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 67960.905263                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 67960.905263                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 30443                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           30066                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             248                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              26352                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 19446                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           73.793260                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   109                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          73915                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            19262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       217801                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     30443                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            19555                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       50671                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   535                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                   17925                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 147                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            70207                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.122993                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.740273                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  40397     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    637      0.91%     58.45% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    198      0.28%     58.73% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    357      0.51%     59.24% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    455      0.65%     59.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    268      0.38%     60.27% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    255      0.36%     60.63% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   8658     12.33%     72.96% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  18982     27.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              70207                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.411865                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      2.946641                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  20670                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               20934                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   18225                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles               10139                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  239                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                179                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               216871                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 116                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  239                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  21934                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  7637                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1403                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   26931                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles               12063                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               216044                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 9414                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1693                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            331305                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             1060150                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         333307                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              322507                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   8794                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               47                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   24995                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              45343                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1070                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             370                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            182                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   214575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                65                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  217807                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             412                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          5581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        19722                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        70207                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.102354                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.510272                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             10091     14.37%     14.37% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              4782      6.81%     21.18% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              1950      2.78%     23.96% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              4411      6.28%     30.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             48973     69.76%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         70207                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                  638    100.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              141085     64.78%     64.78% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              24580     11.29%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.06% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              51342     23.57%     99.63% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               800      0.37%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               217807                       # Type of FU issued
system.cpu01.iq.rate                         2.946723                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                       638                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.002929                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           506867                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          220235                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       210545                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               218445                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         1342                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          407                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         6574                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  239                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4493                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 530                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            214643                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              91                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               45343                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1070                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   82                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 152                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          148                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                226                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              217494                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               51149                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             309                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      51913                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  29496                       # Number of branches executed
system.cpu01.iew.exec_stores                      764                       # Number of stores executed
system.cpu01.iew.exec_rate                   2.942488                       # Inst execution rate
system.cpu01.iew.wb_sent                       210619                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      210545                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  173124                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  298296                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     2.848475                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.580377                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          5522                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             220                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        69434                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     3.010902                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.967636                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        16976     24.45%     24.45% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        18929     27.26%     51.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         2621      3.77%     55.49% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         4652      6.70%     62.19% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          944      1.36%     63.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        10173     14.65%     78.20% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         1826      2.63%     80.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         1169      1.68%     82.51% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        12144     17.49%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        69434                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             208548                       # Number of instructions committed
system.cpu01.commit.committedOps               209059                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        44664                       # Number of memory references committed
system.cpu01.commit.loads                       44001                       # Number of loads committed
system.cpu01.commit.membars                        20                       # Number of memory barriers committed
system.cpu01.commit.branches                    29295                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  179832                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 44                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         139816     66.88%     66.88% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         24579     11.76%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         44001     21.05%     99.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          663      0.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          209059                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               12144                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     271741                       # The number of ROB reads
system.cpu01.rob.rob_writes                    430008                       # The number of ROB writes
system.cpu01.timesIdled                            33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     228567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    208548                       # Number of Instructions Simulated
system.cpu01.committedOps                      209059                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.354427                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.354427                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             2.821457                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       2.821457                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 333221                       # number of integer regfile reads
system.cpu01.int_regfile_writes                149060                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  785343                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 175435                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 52344                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   70                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             258                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          81.496167                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             42254                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             814                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           51.909091                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    81.496167                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.079586                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.079586                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           91235                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          91235                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        41764                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         41764                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          485                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          485                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data        42249                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          42249                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        42251                       # number of overall hits
system.cpu01.dcache.overall_hits::total         42251                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2756                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2756                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          159                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            3                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           17                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            9                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2915                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2915                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2918                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2918                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     67449217                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     67449217                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      5181000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      5181000                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       168894                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       168894                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        13000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        65500                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        65500                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     72630217                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     72630217                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     72630217                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     72630217                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        44520                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        44520                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          644                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          644                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        45164                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        45164                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        45169                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        45169                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.061905                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.061905                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.246894                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.246894                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.064543                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.064543                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.064602                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.064602                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 24473.591074                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 24473.591074                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 32584.905660                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 32584.905660                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  9934.941176                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  9934.941176                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  1444.444444                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  1444.444444                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 24916.026415                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 24916.026415                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 24890.410212                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 24890.410212                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs        10226                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          302                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             480                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    21.304167                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          302                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          168                       # number of writebacks
system.cpu01.dcache.writebacks::total             168                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         2012                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         2012                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           82                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           82                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2094                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2094                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2094                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2094                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          744                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          744                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           77                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           17                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            9                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          821                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          821                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          823                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          823                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     26022261                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     26022261                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      1936750                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      1936750                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       134606                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       134606                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        56500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        56500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     27959011                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     27959011                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     27973011                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     27973011                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.016712                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.016712                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.119565                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.119565                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.018178                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.018178                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.018220                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.018220                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 34976.157258                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 34976.157258                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 25152.597403                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 25152.597403                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         7000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         7918                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7918                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data   944.444444                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total   944.444444                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 34054.824604                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 34054.824604                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 33989.077764                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 33989.077764                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          10.995081                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             17842                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          324.400000                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    10.995081                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.021475                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.021475                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           35905                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          35905                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        17842                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         17842                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        17842                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          17842                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        17842                       # number of overall hits
system.cpu01.icache.overall_hits::total         17842                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           83                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           83                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           83                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           83                       # number of overall misses
system.cpu01.icache.overall_misses::total           83                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      5407182                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      5407182                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      5407182                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      5407182                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      5407182                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      5407182                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        17925                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        17925                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        17925                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        17925                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        17925                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        17925                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.004630                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.004630                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.004630                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.004630                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.004630                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.004630                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 65146.771084                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 65146.771084                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 65146.771084                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 65146.771084                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 65146.771084                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 65146.771084                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           28                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           28                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           28                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           55                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           55                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           55                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3329044                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3329044                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3329044                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3329044                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3329044                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3329044                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.003068                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.003068                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.003068                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.003068                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.003068                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.003068                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 60528.072727                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 60528.072727                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 60528.072727                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 60528.072727                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 60528.072727                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 60528.072727                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 30616                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           30229                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             253                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              26536                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 19521                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           73.564215                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   108                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          73365                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            19175                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       218612                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     30616                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            19629                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       50646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   545                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                   17940                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 143                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            70100                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.139886                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.722784                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  39803     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    668      0.95%     57.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    198      0.28%     58.02% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    700      1.00%     59.01% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    446      0.64%     59.65% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    632      0.90%     60.55% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    260      0.37%     60.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   8706     12.42%     73.34% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  18687     26.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              70100                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.417311                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.979786                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  20450                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               20948                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   18545                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                9914                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  243                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                178                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               217598                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 116                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  243                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  21871                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  7544                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         1385                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   26829                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles               12228                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               216691                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 9467                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1547                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            332441                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             1063322                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         334200                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              323740                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   8697                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               46                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   26858                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              45425                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1081                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             368                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            196                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   215206                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                66                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  218480                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             412                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          5559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        20013                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        70100                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.116690                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.501372                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              9809     13.99%     13.99% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              4869      6.95%     20.94% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              1932      2.76%     23.69% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              4213      6.01%     29.70% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             49277     70.30%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         70100                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                  623    100.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              141591     64.81%     64.81% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              24580     11.25%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.06% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              51502     23.57%     99.63% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               807      0.37%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               218480                       # Type of FU issued
system.cpu02.iq.rate                         2.977987                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                       623                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.002852                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           508091                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          220845                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       211113                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               219103                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1343                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          420                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         6664                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  243                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  4408                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 592                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            215275                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              98                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               45425                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1081                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   72                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 232                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          149                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                231                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              218166                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               51317                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             310                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      52085                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  29647                       # Number of branches executed
system.cpu02.iew.exec_stores                      768                       # Number of stores executed
system.cpu02.iew.exec_rate                   2.973707                       # Inst execution rate
system.cpu02.iew.wb_sent                       211194                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      211113                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  173701                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  299531                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     2.877571                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.579910                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          5494                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             224                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        69328                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     3.024939                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.968585                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        16807     24.24%     24.24% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        19152     27.63%     51.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         2303      3.32%     55.19% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         4724      6.81%     62.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          624      0.90%     62.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        10153     14.64%     77.55% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         2217      3.20%     80.75% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         1564      2.26%     83.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        11784     17.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        69328                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             209202                       # Number of instructions committed
system.cpu02.commit.committedOps               209713                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        44743                       # Number of memory references committed
system.cpu02.commit.loads                       44082                       # Number of loads committed
system.cpu02.commit.membars                        20                       # Number of memory barriers committed
system.cpu02.commit.branches                    29459                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  180322                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 44                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         140391     66.94%     66.94% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         24579     11.72%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.66% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         44082     21.02%     99.68% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          661      0.32%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          209713                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               11784                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     272621                       # The number of ROB reads
system.cpu02.rob.rob_writes                    431259                       # The number of ROB writes
system.cpu02.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          3265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     229117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    209202                       # Number of Instructions Simulated
system.cpu02.committedOps                      209713                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.350690                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.350690                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             2.851523                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       2.851523                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 334125                       # number of integer regfile reads
system.cpu02.int_regfile_writes                149264                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  787566                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 176290                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 52415                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             258                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          81.619623                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             42328                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             815                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           51.936196                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    81.619623                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.079707                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.079707                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           91388                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          91388                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        41845                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         41845                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          478                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          478                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            2                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data        42323                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          42323                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        42325                       # number of overall hits
system.cpu02.dcache.overall_hits::total         42325                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2754                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2754                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          166                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            3                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           14                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            9                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2920                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2920                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2923                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2923                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     65338709                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     65338709                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      4168750                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      4168750                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        99937                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        99937                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        42501                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        42501                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        88500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        88500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     69507459                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     69507459                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     69507459                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     69507459                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        44599                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        44599                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          644                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          644                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        45243                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        45243                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        45248                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        45248                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.061750                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.061750                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.257764                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.257764                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.064540                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.064540                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.064600                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.064600                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 23725.021423                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 23725.021423                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 25112.951807                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 25112.951807                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  7138.357143                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  7138.357143                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  4722.333333                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  4722.333333                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 23803.924315                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 23803.924315                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 23779.493329                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 23779.493329                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs        10187                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             487                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    20.917864                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          172                       # number of writebacks
system.cpu02.dcache.writebacks::total             172                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         2012                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         2012                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           87                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         2099                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         2099                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         2099                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         2099                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          742                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          742                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           79                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           14                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            9                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          821                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          821                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          823                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          823                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     25846775                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     25846775                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1630250                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1630250                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        74063                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        74063                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        79500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        79500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     27477025                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     27477025                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     27482025                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     27482025                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.016637                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.016637                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.122671                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.122671                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.018146                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.018146                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.018189                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.018189                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 34833.928571                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 34833.928571                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 20636.075949                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 20636.075949                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  5290.214286                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5290.214286                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  4222.111111                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  4222.111111                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 33467.752741                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 33467.752741                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 33392.496962                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 33392.496962                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          11.027666                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             17856                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          313.263158                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    11.027666                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.021538                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.021538                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           35937                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          35937                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        17856                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         17856                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        17856                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          17856                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        17856                       # number of overall hits
system.cpu02.icache.overall_hits::total         17856                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           84                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           84                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           84                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           84                       # number of overall misses
system.cpu02.icache.overall_misses::total           84                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      5474957                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      5474957                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      5474957                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      5474957                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      5474957                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      5474957                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        17940                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        17940                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        17940                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        17940                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        17940                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        17940                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.004682                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.004682                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.004682                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.004682                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.004682                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.004682                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 65178.059524                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 65178.059524                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 65178.059524                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 65178.059524                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 65178.059524                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 65178.059524                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           27                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           27                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           27                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           57                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           57                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           57                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      3017269                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      3017269                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      3017269                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      3017269                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      3017269                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      3017269                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.003177                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.003177                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.003177                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.003177                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 52934.543860                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 52934.543860                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 52934.543860                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 52934.543860                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 52934.543860                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 52934.543860                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 29969                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           29587                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             251                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              26148                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 19178                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           73.344042                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   109                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          73025                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            19048                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       215566                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     29969                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            19287                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       50881                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   539                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                   17854                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 115                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            70205                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.091475                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.732709                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  40666     57.92%     57.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    662      0.94%     58.87% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    199      0.28%     59.15% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    331      0.47%     59.62% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    418      0.60%     60.22% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    303      0.43%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    263      0.37%     61.02% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   8685     12.37%     73.40% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  18678     26.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              70205                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.410394                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.951948                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  20788                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               21053                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   18772                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                9353                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  239                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                174                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               214783                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 103                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  239                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  22173                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  7647                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         2043                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   26538                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles               11565                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               213748                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 9174                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1217                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            327179                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             1048913                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         329941                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              319172                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   7996                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           62                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   25360                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              44943                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1092                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             371                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            196                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   212218                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                83                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  216531                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             361                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          4989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        17177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        70205                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.084268                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.518426                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             10454     14.89%     14.89% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              4531      6.45%     21.34% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1906      2.71%     24.06% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              5068      7.22%     31.28% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             48246     68.72%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         70205                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                  474    100.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              139484     64.42%     64.42% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              24580     11.35%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.77% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              51652     23.85%     99.62% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               815      0.38%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               216531                       # Type of FU issued
system.cpu03.iq.rate                         2.965163                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                       474                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.002189                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           504098                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          217300                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       208729                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               217005                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1155                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          413                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         7113                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  239                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  4390                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 660                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            212304                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             103                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               44943                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1092                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               48                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   81                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 286                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                228                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              216214                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               51445                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             313                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      52227                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  29047                       # Number of branches executed
system.cpu03.iew.exec_stores                      782                       # Number of stores executed
system.cpu03.iew.exec_rate                   2.960822                       # Inst execution rate
system.cpu03.iew.wb_sent                       208808                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      208729                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  170909                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  293577                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     2.858322                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.582161                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          4927                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             221                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        69512                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.982392                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.956880                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        16619     23.91%     23.91% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        20110     28.93%     52.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         2351      3.38%     56.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         4444      6.39%     62.61% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          583      0.84%     63.45% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        10671     15.35%     78.80% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         1653      2.38%     81.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         1085      1.56%     82.74% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        11996     17.26%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        69512                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             206801                       # Number of instructions committed
system.cpu03.commit.committedOps               207312                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        44467                       # Number of memory references committed
system.cpu03.commit.loads                       43788                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                    28854                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  178526                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 44                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         138266     66.69%     66.69% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         24579     11.86%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.55% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         43788     21.12%     99.67% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          679      0.33%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          207312                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               11996                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     269625                       # The number of ROB reads
system.cpu03.rob.rob_writes                    425244                       # The number of ROB writes
system.cpu03.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     229457                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    206801                       # Number of Instructions Simulated
system.cpu03.committedOps                      207312                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.353117                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.353117                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             2.831921                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       2.831921                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 331328                       # number of integer regfile reads
system.cpu03.int_regfile_writes                148368                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  780846                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 172705                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 52125                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  136                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             306                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          80.376136                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             42370                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             859                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           49.324796                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    80.376136                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.078492                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.078492                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          553                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.540039                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           90835                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          90835                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        41939                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         41939                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          424                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          424                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            7                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data        42363                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          42363                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        42365                       # number of overall hits
system.cpu03.dcache.overall_hits::total         42365                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2324                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2324                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          220                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          220                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            3                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           26                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           19                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2544                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2544                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2547                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2547                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     62223711                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     62223711                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      6336250                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      6336250                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       224929                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       224929                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        21000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       167500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       167500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     68559961                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     68559961                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     68559961                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     68559961                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        44263                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        44263                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          644                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          644                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        44907                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        44907                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        44912                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        44912                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.052504                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.052504                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.341615                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.341615                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.787879                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.787879                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.056650                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.056650                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.056711                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.056711                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 26774.402324                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 26774.402324                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 28801.136364                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 28801.136364                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  8651.115385                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  8651.115385                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  1105.263158                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  1105.263158                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 26949.670204                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 26949.670204                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 26917.927366                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 26917.927366                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs        10472                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          209                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             503                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    20.819085                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          209                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          153                       # number of writebacks
system.cpu03.dcache.writebacks::total             153                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1566                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1566                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          114                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1680                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1680                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1680                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1680                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          758                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          106                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          106                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           26                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           19                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          864                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          864                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          866                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          866                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     26082776                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     26082776                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      2348000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      2348000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       176071                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       176071                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       143500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       143500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     28430776                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     28430776                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     28435776                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     28435776                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.017125                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.017125                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.164596                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.164596                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.787879                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.787879                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.019240                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.019240                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.019282                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.019282                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 34409.994723                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 34409.994723                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 22150.943396                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 22150.943396                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  6771.961538                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6771.961538                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data   868.421053                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total   868.421053                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 32905.990741                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 32905.990741                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 32835.769053                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 32835.769053                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          11.206361                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             17768                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          311.719298                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    11.206361                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.021887                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.021887                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           35765                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          35765                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        17768                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         17768                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        17768                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          17768                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        17768                       # number of overall hits
system.cpu03.icache.overall_hits::total         17768                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           86                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           86                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           86                       # number of overall misses
system.cpu03.icache.overall_misses::total           86                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      4198393                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      4198393                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      4198393                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      4198393                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      4198393                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      4198393                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        17854                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        17854                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        17854                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        17854                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        17854                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        17854                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.004817                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.004817                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.004817                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.004817                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.004817                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.004817                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 48818.523256                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 48818.523256                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 48818.523256                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 48818.523256                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 48818.523256                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 48818.523256                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           29                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           29                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           29                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           57                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           57                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           57                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2584810                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2584810                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2584810                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2584810                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2584810                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2584810                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.003193                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.003193                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.003193                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.003193                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 45347.543860                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 45347.543860                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 45347.543860                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 45347.543860                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 45347.543860                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 45347.543860                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 30894                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           30531                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             243                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              26511                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 19634                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           74.059824                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   102                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          72459                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            18821                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       219126                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     30894                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            19736                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       51107                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   523                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                   17806                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 115                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            70196                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.141917                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.749668                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  40341     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    610      0.87%     58.34% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    187      0.27%     58.60% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    283      0.40%     59.01% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    386      0.55%     59.56% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    242      0.34%     59.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    274      0.39%     60.29% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   8665     12.34%     72.64% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  19208     27.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              70196                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.426365                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      3.024138                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  21282                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               20121                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   18596                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                9966                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  231                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                169                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               218356                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  231                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  22507                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  7441                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         1400                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   27130                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles               11487                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               217358                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 9403                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1070                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            334183                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             1066573                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         334976                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              326362                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   7817                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               43                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           42                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   23937                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              45418                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1075                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             369                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            196                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   215989                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                55                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  220342                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             392                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          4938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        16945                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        70196                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.138954                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.477310                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              9526     13.57%     13.57% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              4469      6.37%     19.94% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1836      2.62%     22.55% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              5259      7.49%     30.04% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4             49106     69.96%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         70196                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                  472    100.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              142822     64.82%     64.82% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              24582     11.16%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.97% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              52140     23.66%     99.64% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               798      0.36%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               220342                       # Type of FU issued
system.cpu04.iq.rate                         3.040920                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                       472                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.002142                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           511740                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          220992                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       212521                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               220814                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1163                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          417                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         7142                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  231                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  3995                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 551                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            216047                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              45                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               45418                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1075                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               28                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   70                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 172                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          146                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                221                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              220043                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               51955                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             295                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      52720                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  29996                       # Number of branches executed
system.cpu04.iew.exec_stores                      765                       # Number of stores executed
system.cpu04.iew.exec_rate                   3.036793                       # Inst execution rate
system.cpu04.iew.wb_sent                       212612                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      212521                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  173526                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  298638                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     2.932983                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.581058                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          4873                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             213                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        69511                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     3.037016                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.939127                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        15589     22.43%     22.43% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        19949     28.70%     51.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         2700      3.88%     55.01% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         4836      6.96%     61.97% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          897      1.29%     63.26% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        10887     15.66%     78.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         1485      2.14%     81.06% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         1028      1.48%     82.54% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        12140     17.46%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        69511                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             210595                       # Number of instructions committed
system.cpu04.commit.committedOps               211106                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        44913                       # Number of memory references committed
system.cpu04.commit.loads                       44255                       # Number of loads committed
system.cpu04.commit.membars                        20                       # Number of memory barriers committed
system.cpu04.commit.branches                    29808                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  181366                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 44                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         141614     67.08%     67.08% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         24579     11.64%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         44255     20.96%     99.69% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          658      0.31%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          211106                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               12140                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     273220                       # The number of ROB reads
system.cpu04.rob.rob_writes                    432715                       # The number of ROB writes
system.cpu04.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          2263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     230023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    210595                       # Number of Instructions Simulated
system.cpu04.committedOps                      211106                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.344068                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.344068                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             2.906402                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       2.906402                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 336633                       # number of integer regfile reads
system.cpu04.int_regfile_writes                149787                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  793725                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 178474                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 52547                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             313                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          81.307026                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             43058                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             870                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           49.491954                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    81.307026                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.079401                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.079401                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           91772                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          91772                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        42643                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         42643                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          410                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          410                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data        43053                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          43053                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        43055                       # number of overall hits
system.cpu04.dcache.overall_hits::total         43055                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2124                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2124                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          234                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          234                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            3                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           12                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           10                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2358                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2358                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2361                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2361                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     57928494                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     57928494                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      6494000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      6494000                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        96399                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        96399                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        13000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       102500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       102500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     64422494                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     64422494                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     64422494                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     64422494                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        44767                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        44767                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          644                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          644                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        45411                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        45411                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        45416                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        45416                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.047446                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.047446                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.363354                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.363354                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.051926                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.051926                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.051986                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.051986                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 27273.302260                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 27273.302260                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 27752.136752                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 27752.136752                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  8033.250000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  8033.250000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         1300                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         1300                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 27320.820187                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 27320.820187                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 27286.105040                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 27286.105040                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs        10697                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          399                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             506                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    21.140316                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          399                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          110                       # number of writebacks
system.cpu04.dcache.writebacks::total             110                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1361                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1361                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          121                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1482                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1482                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1482                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1482                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          763                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          763                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          113                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           12                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           10                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          876                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          876                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          878                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          878                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     26089503                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     26089503                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      2350000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      2350000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        71601                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        71601                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        92000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        92000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     28439503                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     28439503                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     28444503                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     28444503                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.017044                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.017044                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.175466                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.175466                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.019290                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.019290                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.019332                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.019332                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 34193.319790                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 34193.319790                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 20796.460177                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 20796.460177                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  5966.750000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5966.750000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data          850                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total          850                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 32465.186073                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 32465.186073                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 32396.928246                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 32396.928246                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          11.162945                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             17726                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          316.535714                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    11.162945                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.021803                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.021803                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           35668                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          35668                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        17726                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         17726                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        17726                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          17726                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        17726                       # number of overall hits
system.cpu04.icache.overall_hits::total         17726                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           80                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           80                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           80                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           80                       # number of overall misses
system.cpu04.icache.overall_misses::total           80                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      3913381                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      3913381                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      3913381                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      3913381                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      3913381                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      3913381                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        17806                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        17806                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        17806                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        17806                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        17806                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        17806                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.004493                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.004493                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.004493                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.004493                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.004493                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.004493                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 48917.262500                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 48917.262500                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 48917.262500                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 48917.262500                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 48917.262500                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 48917.262500                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           24                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           24                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           24                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           56                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           56                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           56                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      2168059                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      2168059                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      2168059                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      2168059                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      2168059                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      2168059                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.003145                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.003145                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.003145                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.003145                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.003145                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.003145                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 38715.339286                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 38715.339286                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 38715.339286                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 38715.339286                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 38715.339286                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 38715.339286                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 29317                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           28945                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              25540                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 18855                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           73.825372                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   102                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          71915                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            18863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       213050                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     29317                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            18957                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       50504                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   527                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                   17850                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 122                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            69637                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.080877                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.724104                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  40219     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    862      1.24%     58.99% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    216      0.31%     59.30% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    306      0.44%     59.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    416      0.60%     60.34% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    273      0.39%     60.73% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    294      0.42%     61.15% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   8870     12.74%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  18181     26.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              69637                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.407662                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.962525                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  20450                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               21194                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   18546                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                9214                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  233                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                170                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               212146                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  233                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  21825                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  7659                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         2114                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   26172                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles               11634                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               211171                       # Number of instructions processed by rename
system.cpu05.rename.IQFullEvents                 9242                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1190                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands            322400                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             1036377                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         326487                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              314381                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   8008                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               58                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           57                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   24749                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              44684                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1086                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             367                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            196                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   209738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                70                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  214050                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             437                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          5062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        17541                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        69637                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.073797                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.524635                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             10431     14.98%     14.98% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              4709      6.76%     21.74% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1842      2.65%     24.39% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              4963      7.13%     31.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             47692     68.49%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         69637                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                  453    100.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              137231     64.11%     64.11% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              24581     11.48%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.60% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              51428     24.03%     99.62% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               810      0.38%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               214050                       # Type of FU issued
system.cpu05.iq.rate                         2.976431                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                       453                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.002116                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           498623                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          214882                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       206157                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               214503                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1219                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          413                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         7212                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  233                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  4259                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 551                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            209811                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              52                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               44684                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1086                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               43                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   87                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 170                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          146                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                222                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              213765                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               51261                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             281                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      52039                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  28392                       # Number of branches executed
system.cpu05.iew.exec_stores                      778                       # Number of stores executed
system.cpu05.iew.exec_rate                   2.972467                       # Inst execution rate
system.cpu05.iew.wb_sent                       206257                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      206157                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  169027                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  290076                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     2.866676                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.582699                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          5000                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        68933                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.970217                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.979728                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        16664     24.17%     24.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        20184     29.28%     53.45% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         2573      3.73%     57.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         3901      5.66%     62.85% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          899      1.30%     64.15% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         9868     14.32%     78.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         1556      2.26%     80.72% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          863      1.25%     81.98% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        12425     18.02%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        68933                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             204235                       # Number of instructions committed
system.cpu05.commit.committedOps               204746                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        44138                       # Number of memory references committed
system.cpu05.commit.loads                       43465                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                    28214                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  176600                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 44                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         136029     66.44%     66.44% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         24579     12.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.44% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         43465     21.23%     99.67% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          673      0.33%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          204746                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               12425                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     266124                       # The number of ROB reads
system.cpu05.rob.rob_writes                    420269                       # The number of ROB writes
system.cpu05.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          2278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     230567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    204235                       # Number of Instructions Simulated
system.cpu05.committedOps                      204746                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.352119                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.352119                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             2.839950                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       2.839950                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 327946                       # number of integer regfile reads
system.cpu05.int_regfile_writes                147435                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  772623                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 168853                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 51810                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  111                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             338                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          79.859065                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             42172                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             892                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           47.278027                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    79.859065                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.077987                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.077987                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           90310                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          90310                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        41769                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         41769                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          398                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          398                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            1                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data        42167                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          42167                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        42169                       # number of overall hits
system.cpu05.dcache.overall_hits::total         42169                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2219                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2219                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          246                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          246                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            3                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           26                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2465                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2465                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2468                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2468                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     58295474                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     58295474                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      7156250                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      7156250                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       232825                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       232825                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       185000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       185000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     65451724                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     65451724                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     65451724                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     65451724                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        43988                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        43988                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          644                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          644                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        44632                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        44632                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        44637                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        44637                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.050446                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.050446                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.381988                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.381988                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.962963                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.962963                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.055229                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.055229                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.055290                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.055290                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 26271.056332                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 26271.056332                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 29090.447154                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 29090.447154                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  8954.807692                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  8954.807692                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data          600                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          600                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 26552.423529                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 26552.423529                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 26520.147488                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 26520.147488                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs        10701                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          194                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             507                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    21.106509                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          194                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          138                       # number of writebacks
system.cpu05.dcache.writebacks::total             138                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1440                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1440                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          127                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          127                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1567                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1567                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1567                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1567                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          779                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          779                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          119                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           26                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           20                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          898                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          898                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          900                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          900                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     26467013                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     26467013                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      2674500                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      2674500                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         5500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         5500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       178175                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       178175                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       159500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       159500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     29141513                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     29141513                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     29147013                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     29147013                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.017709                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.017709                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.184783                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.184783                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.962963                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.962963                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.020120                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.020120                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.020163                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.020163                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 33975.626444                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 33975.626444                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 22474.789916                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 22474.789916                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2750                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2750                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  6852.884615                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6852.884615                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data          375                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total          375                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 32451.573497                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 32451.573497                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 32385.570000                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 32385.570000                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          11.354760                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             17777                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          311.877193                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    11.354760                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.022177                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.022177                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           35757                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          35757                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        17777                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         17777                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        17777                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          17777                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        17777                       # number of overall hits
system.cpu05.icache.overall_hits::total         17777                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           73                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           73                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           73                       # number of overall misses
system.cpu05.icache.overall_misses::total           73                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      2787690                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      2787690                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      2787690                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      2787690                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      2787690                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      2787690                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        17850                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        17850                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        17850                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        17850                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        17850                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        17850                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.004090                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.004090                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.004090                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.004090                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.004090                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.004090                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 38187.534247                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 38187.534247                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 38187.534247                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 38187.534247                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 38187.534247                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 38187.534247                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           16                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           16                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           16                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           57                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           57                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           57                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      2234788                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      2234788                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      2234788                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      2234788                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      2234788                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      2234788                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.003193                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.003193                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.003193                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.003193                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 39206.807018                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 39206.807018                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 39206.807018                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 39206.807018                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 39206.807018                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 39206.807018                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 29120                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           28748                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              25220                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 18758                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           74.377478                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   102                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          71382                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            18856                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       212140                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     29120                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            18860                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       49976                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   527                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                   17834                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 112                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            69102                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.091560                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.727164                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  39843     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    846      1.22%     58.88% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    194      0.28%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    303      0.44%     59.60% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    406      0.59%     60.19% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    261      0.38%     60.57% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    276      0.40%     60.97% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   8879     12.85%     73.82% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  18094     26.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              69102                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.407946                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.971898                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  20603                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               20578                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   18864                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                8824                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  233                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                170                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               211332                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  233                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  21984                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  7322                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2068                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   26102                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles               11393                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               210265                       # Number of instructions processed by rename
system.cpu06.rename.IQFullEvents                 9029                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1158                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands            320733                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             1031956                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         325184                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              312923                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   7799                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               60                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           59                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   24334                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              44523                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1088                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             367                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            196                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   208819                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                72                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  213179                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             387                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          4919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        17076                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        69102                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.084990                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.510990                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             10027     14.51%     14.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              4703      6.81%     21.32% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              1924      2.78%     24.10% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              5164      7.47%     31.57% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             47284     68.43%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         69102                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                  462    100.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              136519     64.04%     64.04% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              24583     11.53%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.57% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              51265     24.05%     99.62% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               812      0.38%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               213179                       # Type of FU issued
system.cpu06.iq.rate                         2.986453                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                       462                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.002167                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           496305                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          213824                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       205349                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               213641                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1154                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          413                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         7152                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  233                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  4001                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 563                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            208894                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              49                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               44523                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1088                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               45                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   63                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 196                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          146                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                223                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              212882                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               51074                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             293                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                      51854                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  28196                       # Number of branches executed
system.cpu06.iew.exec_stores                      780                       # Number of stores executed
system.cpu06.iew.exec_rate                   2.982292                       # Inst execution rate
system.cpu06.iew.wb_sent                       205441                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      205349                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  168097                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  287800                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     2.876762                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.584076                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          4857                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            58                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        68416                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.981349                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.986408                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        16230     23.72%     23.72% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        20428     29.86%     53.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2595      3.79%     57.37% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         3655      5.34%     62.72% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          894      1.31%     64.02% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         9738     14.23%     78.26% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         1517      2.22%     80.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          851      1.24%     81.72% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        12508     18.28%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        68416                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             203461                       # Number of instructions committed
system.cpu06.commit.committedOps               203972                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        44044                       # Number of memory references committed
system.cpu06.commit.loads                       43369                       # Number of loads committed
system.cpu06.commit.membars                        20                       # Number of memory barriers committed
system.cpu06.commit.branches                    28020                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  176020                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 44                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         135349     66.36%     66.36% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         24579     12.05%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         43369     21.26%     99.67% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          675      0.33%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          203972                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               12508                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     264607                       # The number of ROB reads
system.cpu06.rob.rob_writes                    418411                       # The number of ROB writes
system.cpu06.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          2280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     231100                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    203461                       # Number of Instructions Simulated
system.cpu06.committedOps                      203972                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.350839                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.350839                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             2.850312                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       2.850312                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 326790                       # number of integer regfile reads
system.cpu06.int_regfile_writes                147124                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  769620                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 167638                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 51691                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  120                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             328                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          80.486144                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             42085                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             885                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           47.553672                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    80.486144                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.078600                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.078600                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           90040                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          90040                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        41688                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         41688                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          392                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          392                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            2                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data        42080                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          42080                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        42082                       # number of overall hits
system.cpu06.dcache.overall_hits::total         42082                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2172                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2172                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          252                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          252                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            3                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           27                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           16                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2424                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2424                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2427                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2427                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     57428726                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     57428726                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      6921000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      6921000                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       244362                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       244362                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       161499                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       161499                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     64349726                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     64349726                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     64349726                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     64349726                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        43860                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        43860                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          644                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          644                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        44504                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        44504                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        44509                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        44509                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.049521                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.049521                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.391304                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.391304                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.931034                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.931034                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.054467                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.054467                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.054528                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.054528                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 26440.481584                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 26440.481584                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 27464.285714                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 27464.285714                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  9050.444444                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  9050.444444                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data          750                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          750                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 26546.916667                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 26546.916667                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 26514.102184                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 26514.102184                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs        10833                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             504                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    21.494048                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          161                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu06.dcache.writebacks::total             120                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1403                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1403                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          130                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1533                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1533                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1533                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1533                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          769                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          769                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          122                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           27                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           16                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          891                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          891                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          893                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          893                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     26502512                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     26502512                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      2627000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      2627000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       187138                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       187138                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       141001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       141001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     29129512                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     29129512                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     29134512                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     29134512                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.017533                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.017533                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.189441                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.189441                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.931034                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.931034                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.020021                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.020021                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.020063                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.020063                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 34463.604681                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 34463.604681                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 21532.786885                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 21532.786885                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  6931.037037                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6931.037037                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data   468.750000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total   468.750000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 32693.054994                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 32693.054994                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 32625.433371                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 32625.433371                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          11.295289                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             17761                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          311.596491                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    11.295289                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.022061                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.022061                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           35725                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          35725                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        17761                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         17761                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        17761                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          17761                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        17761                       # number of overall hits
system.cpu06.icache.overall_hits::total         17761                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           73                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           73                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           73                       # number of overall misses
system.cpu06.icache.overall_misses::total           73                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      2626193                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      2626193                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      2626193                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      2626193                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      2626193                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      2626193                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        17834                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        17834                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        17834                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        17834                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        17834                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        17834                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.004093                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.004093                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.004093                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.004093                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.004093                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.004093                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 35975.246575                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 35975.246575                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 35975.246575                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 35975.246575                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 35975.246575                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 35975.246575                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           16                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           16                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           16                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           57                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           57                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           57                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1977289                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1977289                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1977289                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1977289                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1977289                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1977289                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.003196                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.003196                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.003196                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.003196                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.003196                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.003196                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 34689.280702                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 34689.280702                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 34689.280702                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 34689.280702                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 34689.280702                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 34689.280702                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 27546                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           27196                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             240                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              24181                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 17961                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           74.277325                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                    98                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          70809                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            18775                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       205621                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     27546                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            18059                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       49450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   515                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                   17790                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 114                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            68489                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.022807                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.710194                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  40107     58.56%     58.56% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    814      1.19%     59.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    211      0.31%     60.06% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    270      0.39%     60.45% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    382      0.56%     61.01% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    240      0.35%     61.36% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    299      0.44%     61.80% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   8867     12.95%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  17299     25.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              68489                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.389018                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.903882                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  20334                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               21045                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   18701                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                8180                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  229                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                161                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               204968                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  229                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  21616                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8645                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         1524                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   25353                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles               11122                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               203957                       # Number of instructions processed by rename
system.cpu07.rename.IQFullEvents                 8960                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  979                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands            309186                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             1001248                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         316511                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              301675                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   7507                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   23164                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              43706                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1023                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             374                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            160                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   202526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                57                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  207365                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             371                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          4714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        16297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        68489                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.027712                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.542725                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             10630     15.52%     15.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              4968      7.25%     22.77% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              1894      2.77%     25.54% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              5379      7.85%     33.39% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             45618     66.61%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         68489                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                  402    100.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              131230     63.28%     63.28% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              24580     11.85%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.14% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              50801     24.50%     99.64% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               754      0.36%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               207365                       # Type of FU issued
system.cpu07.iq.rate                         2.928512                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                       402                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.001939                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           483988                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          207312                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       199202                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               207767                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         1126                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          396                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         7496                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  229                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  4885                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 664                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            202586                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              42                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               43706                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1023                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   68                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 231                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          147                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                220                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              207066                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               50609                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             295                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                      51328                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  26696                       # Number of branches executed
system.cpu07.iew.exec_stores                      719                       # Number of stores executed
system.cpu07.iew.exec_rate                   2.924289                       # Inst execution rate
system.cpu07.iew.wb_sent                       199303                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      199202                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  163202                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  277862                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     2.813230                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.587349                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          4655                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             212                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        67831                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.917088                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.965480                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        16884     24.89%     24.89% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        19896     29.33%     54.22% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         2542      3.75%     57.97% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         3790      5.59%     63.56% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          735      1.08%     64.64% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         9896     14.59%     79.23% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         1406      2.07%     81.30% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          793      1.17%     82.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        11889     17.53%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        67831                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             197416                       # Number of instructions committed
system.cpu07.commit.committedOps               197869                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        43207                       # Number of memory references committed
system.cpu07.commit.loads                       42580                       # Number of loads committed
system.cpu07.commit.membars                        18                       # Number of memory barriers committed
system.cpu07.commit.branches                    26518                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  171409                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 38                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         130083     65.74%     65.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         24579     12.42%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.16% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         42580     21.52%     99.68% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          627      0.32%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          197869                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               11889                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     258362                       # The number of ROB reads
system.cpu07.rob.rob_writes                    405778                       # The number of ROB writes
system.cpu07.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          2320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     231673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    197416                       # Number of Instructions Simulated
system.cpu07.committedOps                      197869                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.358679                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.358679                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             2.788007                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       2.788007                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 318778                       # number of integer regfile reads
system.cpu07.int_regfile_writes                144737                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  749769                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 158724                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 50829                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   67                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             339                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          79.306321                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             41357                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             895                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           46.208939                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    79.306321                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.077448                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.077448                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           88322                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          88322                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        41008                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         41008                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          344                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          344                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data        41352                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          41352                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        41354                       # number of overall hits
system.cpu07.dcache.overall_hits::total         41354                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2055                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2055                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          264                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          264                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            3                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           17                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            7                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2319                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2319                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2322                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2322                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     62548232                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     62548232                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      7406500                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      7406500                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       232401                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       232401                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        38500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        38500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     69954732                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     69954732                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     69954732                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     69954732                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        43063                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        43063                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          608                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          608                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        43671                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        43671                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        43676                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        43676                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.047721                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.047721                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.434211                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.434211                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.053102                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.053102                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.053164                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.053164                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 30437.095864                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 30437.095864                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 28054.924242                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 28054.924242                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 13670.647059                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 13670.647059                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  1714.285714                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  1714.285714                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 30165.904269                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 30165.904269                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 30126.930233                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 30126.930233                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs        12392                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             508                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    24.393701                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          121                       # number of writebacks
system.cpu07.dcache.writebacks::total             121                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1283                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1283                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          136                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          136                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1419                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1419                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1419                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1419                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          772                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          128                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           17                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            7                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          900                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          900                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          902                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          902                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     29537512                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     29537512                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      2843500                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      2843500                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       193099                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       193099                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     32381012                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     32381012                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     32386012                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     32386012                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.017927                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.017927                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.210526                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.020609                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.020609                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.020652                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.020652                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 38261.025907                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 38261.025907                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 22214.843750                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 22214.843750                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 11358.764706                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11358.764706                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  1071.428571                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  1071.428571                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 35978.902222                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 35978.902222                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 35904.669623                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 35904.669623                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          11.170670                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             17720                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          322.181818                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    11.170670                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.021818                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.021818                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           35635                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          35635                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        17720                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         17720                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        17720                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          17720                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        17720                       # number of overall hits
system.cpu07.icache.overall_hits::total         17720                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           70                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           70                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           70                       # number of overall misses
system.cpu07.icache.overall_misses::total           70                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      2547221                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      2547221                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      2547221                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      2547221                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      2547221                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      2547221                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        17790                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        17790                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        17790                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        17790                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        17790                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        17790                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.003935                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003935                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.003935                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003935                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.003935                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003935                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 36388.871429                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 36388.871429                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 36388.871429                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 36388.871429                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 36388.871429                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 36388.871429                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           15                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           15                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           15                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           55                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           55                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           55                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1945775                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1945775                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1945775                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1945775                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1945775                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1945775                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.003092                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.003092                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.003092                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.003092                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.003092                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.003092                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 35377.727273                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 35377.727273                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 35377.727273                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 35377.727273                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 35377.727273                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 35377.727273                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 28240                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           27877                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              24274                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 18315                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           75.451100                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                    97                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          70276                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            18833                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       208626                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     28240                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            18412                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       48921                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   523                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                   17806                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 105                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            68022                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.088398                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.728715                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  39390     57.91%     57.91% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    667      0.98%     58.89% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    210      0.31%     59.20% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    276      0.41%     59.60% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    394      0.58%     60.18% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    267      0.39%     60.57% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    284      0.42%     60.99% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   8723     12.82%     73.82% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  17811     26.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              68022                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.401844                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.968666                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  20310                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               20223                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   18891                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                8367                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  231                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                166                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               207922                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  231                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  21714                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  7274                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         2144                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   25647                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles               11012                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               206813                       # Number of instructions processed by rename
system.cpu08.rename.IQFullEvents                 8670                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1109                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands            314329                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             1015131                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         320466                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              306548                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   7777                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               64                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           63                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   24043                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              44096                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1075                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             355                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            184                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   205355                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                75                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  209758                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             401                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          4891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        16666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        68022                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.083679                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.511202                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              9872     14.51%     14.51% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              4606      6.77%     21.28% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              2013      2.96%     24.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              4998      7.35%     31.59% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4             46533     68.41%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         68022                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                  463    100.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              133582     63.68%     63.68% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              24582     11.72%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.40% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              50795     24.22%     99.62% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               799      0.38%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               209758                       # Type of FU issued
system.cpu08.iq.rate                         2.984774                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                       463                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.002207                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           488398                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          210331                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       201963                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               210221                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         1165                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          413                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         7114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  231                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3983                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 653                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            205433                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              61                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               44096                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1075                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               49                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   78                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 272                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                223                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              209457                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               50609                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             297                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                      51376                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  27358                       # Number of branches executed
system.cpu08.iew.exec_stores                      767                       # Number of stores executed
system.cpu08.iew.exec_rate                   2.980491                       # Inst execution rate
system.cpu08.iew.wb_sent                       202045                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      201963                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  165689                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  282806                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     2.873855                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.585875                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          4832                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        67343                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.977874                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.996734                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        16189     24.04%     24.04% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        20029     29.74%     53.78% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         2572      3.82%     57.60% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         3470      5.15%     62.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          901      1.34%     64.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         9503     14.11%     78.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         1435      2.13%     80.33% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          725      1.08%     81.41% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        12519     18.59%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        67343                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             200057                       # Number of instructions committed
system.cpu08.commit.committedOps               200539                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        43593                       # Number of memory references committed
system.cpu08.commit.loads                       42931                       # Number of loads committed
system.cpu08.commit.membars                        19                       # Number of memory barriers committed
system.cpu08.commit.branches                    27171                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  173431                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 41                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         132367     66.01%     66.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         24579     12.26%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.26% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         42931     21.41%     99.67% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          662      0.33%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          200539                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               12519                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     260078                       # The number of ROB reads
system.cpu08.rob.rob_writes                    411493                       # The number of ROB writes
system.cpu08.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          2254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     232206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    200057                       # Number of Instructions Simulated
system.cpu08.committedOps                      200539                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.351280                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.351280                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             2.846733                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       2.846733                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 322082                       # number of integer regfile reads
system.cpu08.int_regfile_writes                145820                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  758052                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 162637                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 51232                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  138                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             345                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          80.657824                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             41688                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           46.320000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    80.657824                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.078767                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.078767                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           89190                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          89190                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        41300                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         41300                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          360                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          360                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            2                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data        41660                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          41660                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        41662                       # number of overall hits
system.cpu08.dcache.overall_hits::total         41662                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2128                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2128                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          266                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          266                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            3                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           32                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           23                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2394                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2394                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2397                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2397                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     55736231                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     55736231                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      6869248                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      6869248                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       212284                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       212284                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        13000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       214000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       214000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     62605479                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     62605479                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     62605479                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     62605479                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        43428                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        43428                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          626                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          626                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        44054                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        44054                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        44059                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        44059                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.049001                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.049001                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.424920                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.424920                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.941176                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.941176                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.054342                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.054342                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.054404                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.054404                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 26191.837876                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 26191.837876                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 25824.240602                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 25824.240602                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  6633.875000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  6633.875000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data   565.217391                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total   565.217391                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 26150.993734                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 26150.993734                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 26118.264080                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 26118.264080                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs        10630                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          122                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             503                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    21.133201                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          122                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          123                       # number of writebacks
system.cpu08.dcache.writebacks::total             123                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1352                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1352                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          137                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1489                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1489                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1489                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1489                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          776                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          776                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          129                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           32                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           23                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          905                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          907                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     26080510                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     26080510                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      2683251                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      2683251                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       146716                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       146716                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       184000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       184000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     28763761                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     28763761                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     28768761                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     28768761                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.017869                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.017869                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.206070                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.206070                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.941176                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.020543                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.020543                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.020586                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.020586                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 33608.904639                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 33608.904639                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 20800.395349                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 20800.395349                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  4584.875000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4584.875000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data   369.565217                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total   369.565217                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 31783.161326                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 31783.161326                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 31718.589857                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 31718.589857                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          11.156021                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             17733                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          311.105263                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    11.156021                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.021789                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.021789                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           35669                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          35669                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        17733                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         17733                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        17733                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          17733                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        17733                       # number of overall hits
system.cpu08.icache.overall_hits::total         17733                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           73                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           73                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           73                       # number of overall misses
system.cpu08.icache.overall_misses::total           73                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      2938653                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      2938653                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      2938653                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      2938653                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      2938653                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      2938653                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        17806                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        17806                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        17806                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        17806                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        17806                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        17806                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.004100                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.004100                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.004100                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.004100                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.004100                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.004100                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 40255.520548                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 40255.520548                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 40255.520548                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 40255.520548                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 40255.520548                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 40255.520548                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           16                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           16                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           16                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           57                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           57                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           57                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1987807                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1987807                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1987807                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1987807                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1987807                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1987807                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.003201                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.003201                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.003201                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.003201                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 34873.807018                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 34873.807018                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 34873.807018                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 34873.807018                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 34873.807018                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 34873.807018                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 26990                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           26627                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              23079                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 17690                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           76.649768                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                    97                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          69742                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            18833                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       203654                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     26990                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            17787                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       48363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   523                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                   17821                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 118                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            67464                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.040244                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.722382                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  39725     58.88%     58.88% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    381      0.56%     59.45% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    212      0.31%     59.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    282      0.42%     60.18% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    414      0.61%     60.79% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    267      0.40%     61.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    279      0.41%     61.60% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   8441     12.51%     74.12% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  17463     25.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              67464                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.386998                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.920106                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  19963                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               20650                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   18835                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                7785                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  231                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                166                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               202856                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  231                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  21348                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  7872                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         2106                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   25029                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles               10878                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               201849                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents                 8465                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1189                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands            304988                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              990943                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         313657                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              297221                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   7763                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               62                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   23332                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              43474                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1074                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             354                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            184                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   200389                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                73                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  204612                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             394                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          4901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        16979                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        67464                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.032906                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.542192                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             10528     15.61%     15.61% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              4669      6.92%     22.53% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1977      2.93%     25.46% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              5171      7.66%     33.12% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             45119     66.88%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         67464                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                  413    100.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              129183     63.14%     63.14% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              24582     12.01%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.15% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              50049     24.46%     99.61% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               798      0.39%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               204612                       # Type of FU issued
system.cpu09.iq.rate                         2.933842                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                       413                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.002018                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           477491                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          205373                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       196935                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               205025                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         1166                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          414                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         7006                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  231                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  4035                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 563                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            200465                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              51                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               43474                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1074                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               47                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   67                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 171                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                223                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              204315                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               49865                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             293                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                      50631                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  26101                       # Number of branches executed
system.cpu09.iew.exec_stores                      766                       # Number of stores executed
system.cpu09.iew.exec_rate                   2.929583                       # Inst execution rate
system.cpu09.iew.wb_sent                       197014                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      196935                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  161831                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  275161                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     2.823765                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.588132                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          4843                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        66781                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.928393                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.988065                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        16807     25.17%     25.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        19419     29.08%     54.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         2590      3.88%     58.12% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         3509      5.25%     63.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          902      1.35%     64.73% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         9556     14.31%     79.04% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         1209      1.81%     80.85% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          519      0.78%     81.63% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        12270     18.37%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        66781                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             195079                       # Number of instructions committed
system.cpu09.commit.committedOps               195561                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        42968                       # Number of memory references committed
system.cpu09.commit.loads                       42308                       # Number of loads committed
system.cpu09.commit.membars                        19                       # Number of memory barriers committed
system.cpu09.commit.branches                    25927                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  169697                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 41                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         128014     65.46%     65.46% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         24579     12.57%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         42308     21.63%     99.66% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          660      0.34%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          195561                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               12270                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     254798                       # The number of ROB reads
system.cpu09.rob.rob_writes                    401563                       # The number of ROB writes
system.cpu09.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          2278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     232740                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    195079                       # Number of Instructions Simulated
system.cpu09.committedOps                      195561                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.357506                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.357506                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             2.797152                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       2.797152                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 315041                       # number of integer regfile reads
system.cpu09.int_regfile_writes                143928                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  740721                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 155098                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 50591                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  132                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             342                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          80.343338                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             41040                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           45.701559                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    80.343338                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.078460                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.078460                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           87900                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          87900                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        40677                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         40677                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          358                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          358                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data        41035                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          41035                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        41037                       # number of overall hits
system.cpu09.dcache.overall_hits::total         41037                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2119                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2119                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          268                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          268                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            3                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           32                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           16                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2387                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2387                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2390                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2390                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     61054985                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     61054985                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      8677500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      8677500                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       263836                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       263836                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        13500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        13500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       157999                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       157999                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     69732485                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     69732485                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     69732485                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     69732485                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        42796                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        42796                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          626                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          626                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        43422                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        43422                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        43427                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        43427                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.049514                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.049514                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.428115                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.428115                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.054972                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.054972                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.055035                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.055035                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 28813.112317                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 28813.112317                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 32378.731343                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 32378.731343                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  8244.875000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  8244.875000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data   843.750000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total   843.750000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 29213.441558                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 29213.441558                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 29176.771967                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 29176.771967                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs        10737                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          730                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             495                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    21.690909                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          730                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          122                       # number of writebacks
system.cpu09.dcache.writebacks::total             122                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1345                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1345                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          138                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1483                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1483                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1483                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1483                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          774                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          130                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           32                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           16                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          904                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          906                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     26349008                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     26349008                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      3082000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      3082000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       197164                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       197164                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       137501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       137501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     29431008                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     29431008                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     29436008                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     29436008                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.018086                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.018086                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.207668                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.207668                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.020819                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.020819                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.020863                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.020863                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 34042.645995                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 34042.645995                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 23707.692308                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 23707.692308                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  6161.375000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6161.375000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data   562.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total   562.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 32556.424779                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 32556.424779                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 32490.075055                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 32490.075055                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          11.064042                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             17748                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          311.368421                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    11.064042                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.021609                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.021609                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           35699                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          35699                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        17748                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         17748                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        17748                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          17748                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        17748                       # number of overall hits
system.cpu09.icache.overall_hits::total         17748                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           73                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           73                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           73                       # number of overall misses
system.cpu09.icache.overall_misses::total           73                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      2712186                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      2712186                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      2712186                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      2712186                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      2712186                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      2712186                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        17821                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        17821                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        17821                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        17821                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        17821                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        17821                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.004096                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.004096                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.004096                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.004096                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.004096                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.004096                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 37153.232877                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 37153.232877                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 37153.232877                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 37153.232877                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 37153.232877                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 37153.232877                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           16                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           16                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           16                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           57                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           57                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           57                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1970792                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1970792                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1970792                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1970792                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1970792                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1970792                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.003198                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.003198                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.003198                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.003198                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.003198                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.003198                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 34575.298246                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 34575.298246                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 34575.298246                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 34575.298246                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 34575.298246                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 34575.298246                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 26839                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           26465                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             256                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              22846                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 17612                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           77.090081                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                    97                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          69208                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            18881                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       203092                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     26839                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            17709                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       47767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   547                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                   17852                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 113                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            66928                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.056748                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.705822                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  38961     58.21%     58.21% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    332      0.50%     58.71% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    209      0.31%     59.02% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    623      0.93%     59.95% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    418      0.62%     60.58% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    609      0.91%     61.49% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    275      0.41%     61.90% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   8412     12.57%     74.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  17089     25.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              66928                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.387802                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      2.934516                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  19964                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               20156                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   19036                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                7529                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  243                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                171                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               202280                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  243                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  21430                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  7341                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         2048                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   24887                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles               10979                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               201168                       # Number of instructions processed by rename
system.cpu10.rename.IQFullEvents                 8375                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1324                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands            303681                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              987626                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         312695                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              296073                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   7604                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   23976                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              43337                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1048                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             342                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            174                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   199634                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                67                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  203999                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             378                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          4813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        16779                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        66928                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.048037                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.529771                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             10149     15.16%     15.16% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              4643      6.94%     22.10% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              1958      2.93%     25.03% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              5272      7.88%     32.90% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             44906     67.10%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         66928                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                  425    100.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              128608     63.04%     63.04% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              24581     12.05%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.09% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              50047     24.53%     99.63% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               763      0.37%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               203999                       # Type of FU issued
system.cpu10.iq.rate                         2.947622                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                       425                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.002083                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           475725                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          204528                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       196213                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               204424                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1129                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          418                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         7113                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  243                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  4101                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 566                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            199704                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             100                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               43337                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1048                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   66                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 186                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          148                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                234                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              203698                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               49857                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             297                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                      50584                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  25948                       # Number of branches executed
system.cpu10.iew.exec_stores                      727                       # Number of stores executed
system.cpu10.iew.exec_rate                   2.943272                       # Inst execution rate
system.cpu10.iew.wb_sent                       196308                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      196213                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  161204                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  273728                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     2.835120                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.588920                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          4748                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             226                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        66252                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.941617                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.976251                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        16408     24.77%     24.77% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        19390     29.27%     54.03% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2338      3.53%     57.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         3742      5.65%     63.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          644      0.97%     64.18% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         9672     14.60%     78.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         1483      2.24%     81.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          838      1.26%     82.28% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        11737     17.72%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        66252                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             194435                       # Number of instructions committed
system.cpu10.commit.committedOps               194888                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        42838                       # Number of memory references committed
system.cpu10.commit.loads                       42208                       # Number of loads committed
system.cpu10.commit.membars                        18                       # Number of memory barriers committed
system.cpu10.commit.branches                    25772                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  169174                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 38                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         127471     65.41%     65.41% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         24579     12.61%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.02% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         42208     21.66%     99.68% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          630      0.32%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          194888                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               11737                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     254047                       # The number of ROB reads
system.cpu10.rob.rob_writes                    400022                       # The number of ROB writes
system.cpu10.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          2280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     233274                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    194435                       # Number of Instructions Simulated
system.cpu10.committedOps                      194888                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.355944                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.355944                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             2.809430                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       2.809430                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 314168                       # number of integer regfile reads
system.cpu10.int_regfile_writes                143616                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                  738540                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 154195                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 50420                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   82                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             341                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          80.057769                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             40924                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           45.572383                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    80.057769                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.078181                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.078181                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           87605                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          87605                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        40578                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         40578                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          340                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          340                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data        40918                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          40918                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        40920                       # number of overall hits
system.cpu10.dcache.overall_hits::total         40920                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2111                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2111                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          268                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          268                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            3                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           21                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           12                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2379                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2379                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2382                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2382                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     57190487                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     57190487                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      7429250                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      7429250                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       144881                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       144881                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        12500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       125998                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       125998                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     64619737                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     64619737                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     64619737                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     64619737                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        42689                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        42689                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          608                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          608                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        43297                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        43297                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        43302                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        43302                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.049451                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.049451                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.440789                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.440789                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.054946                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.054946                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.055009                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.055009                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 27091.656561                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 27091.656561                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 27721.082090                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 27721.082090                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  6899.095238                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  6899.095238                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  1041.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  1041.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 27162.562842                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 27162.562842                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 27128.353065                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 27128.353065                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs        10856                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             505                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    21.497030                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          130                       # number of writebacks
system.cpu10.dcache.writebacks::total             130                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1337                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1337                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          138                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1475                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1475                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1475                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1475                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          774                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          130                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           21                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           12                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          904                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          906                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     26531007                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     26531007                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      2816750                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      2816750                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       104619                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       104619                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       111502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       111502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     29347757                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     29347757                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     29352757                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     29352757                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.018131                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.018131                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.213816                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.213816                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.020879                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.020879                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.020923                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.020923                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 34277.786822                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 34277.786822                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 21667.307692                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 21667.307692                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  4981.857143                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4981.857143                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data   666.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total   666.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 32464.332965                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 32464.332965                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 32398.186534                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 32398.186534                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          10.987138                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             17778                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          311.894737                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    10.987138                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.021459                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.021459                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           35761                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          35761                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        17778                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         17778                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        17778                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          17778                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        17778                       # number of overall hits
system.cpu10.icache.overall_hits::total         17778                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           74                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           74                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           74                       # number of overall misses
system.cpu10.icache.overall_misses::total           74                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      3195683                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      3195683                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      3195683                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      3195683                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      3195683                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      3195683                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        17852                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        17852                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        17852                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        17852                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        17852                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        17852                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.004145                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.004145                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.004145                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.004145                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.004145                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.004145                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 43184.905405                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 43184.905405                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 43184.905405                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 43184.905405                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 43184.905405                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 43184.905405                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           17                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           17                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           17                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           57                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           57                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           57                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1963299                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1963299                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1963299                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1963299                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1963299                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1963299                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.003193                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.003193                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.003193                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.003193                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 34443.842105                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 34443.842105                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 34443.842105                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 34443.842105                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 34443.842105                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 34443.842105                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 25241                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           24904                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             240                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              21807                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 16812                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           77.094511                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                    92                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          68674                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            18828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       196699                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     25241                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            16904                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       47340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   513                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                   17813                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 127                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            66431                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.981394                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.696972                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  39318     59.19%     59.19% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    636      0.96%     60.14% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    225      0.34%     60.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    273      0.41%     60.89% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    407      0.61%     61.51% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    250      0.38%     61.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    296      0.45%     62.33% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   8710     13.11%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  16316     24.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              66431                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.367548                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.864243                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  19587                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               20888                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   18859                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                6869                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  228                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                157                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               195926                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  228                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  20945                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8292                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         2122                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   24134                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles               10710                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               195045                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                 8356                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1092                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands            292397                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              957786                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         304371                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              284606                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   7787                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               52                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           51                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   22999                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              42685                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              1014                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             359                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            141                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   193629                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                62                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  198218                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             492                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          4952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        17215                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        66431                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.983818                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.567113                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             10866     16.36%     16.36% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              4983      7.50%     23.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              1972      2.97%     26.83% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              5149      7.75%     34.58% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             43461     65.42%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         66431                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                  391    100.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              123283     62.20%     62.20% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              24580     12.40%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.60% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              49618     25.03%     99.63% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               737      0.37%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               198218                       # Type of FU issued
system.cpu11.iq.rate                         2.886362                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                       391                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.001973                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           463746                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          198657                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       190105                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               198609                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         1255                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          398                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         7455                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  228                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  4432                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 729                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            193694                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              45                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               42685                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               1014                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               36                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   80                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 317                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          146                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                220                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              197945                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               49470                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             269                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                      50172                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  24412                       # Number of branches executed
system.cpu11.iew.exec_stores                      702                       # Number of stores executed
system.cpu11.iew.exec_rate                   2.882386                       # Inst execution rate
system.cpu11.iew.wb_sent                       190206                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      190105                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  156579                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  264659                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     2.768224                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.591625                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          4888                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             212                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        65744                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.870817                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.007623                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        17269     26.27%     26.27% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        19566     29.76%     56.03% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         2630      4.00%     60.03% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2716      4.13%     64.16% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          821      1.25%     65.41% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         8783     13.36%     78.77% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         1253      1.91%     80.67% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          600      0.91%     81.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        12106     18.41%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        65744                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             188315                       # Number of instructions committed
system.cpu11.commit.committedOps               188739                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        42046                       # Number of memory references committed
system.cpu11.commit.loads                       41430                       # Number of loads committed
system.cpu11.commit.membars                        17                       # Number of memory barriers committed
system.cpu11.commit.branches                    24244                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  164548                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 35                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         122114     64.70%     64.70% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         24579     13.02%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.72% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         41430     21.95%     99.67% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          616      0.33%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          188739                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               12106                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     247174                       # The number of ROB reads
system.cpu11.rob.rob_writes                    388013                       # The number of ROB writes
system.cpu11.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          2243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     233808                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    188315                       # Number of Instructions Simulated
system.cpu11.committedOps                      188739                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.364676                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.364676                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             2.742159                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       2.742159                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 306254                       # number of integer regfile reads
system.cpu11.int_regfile_writes                141334                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                  719088                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 145122                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 49661                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   96                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             347                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          79.715488                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             40214                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             905                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           44.435359                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    79.715488                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.077847                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.077847                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           86125                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          86125                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        39892                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         39892                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          316                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          316                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            1                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data        40208                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          40208                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        40210                       # number of overall hits
system.cpu11.dcache.overall_hits::total         40210                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2067                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2067                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          274                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            3                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           23                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           13                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2341                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2341                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2344                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2344                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     60121980                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     60121980                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      7203000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      7203000                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       247370                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       247370                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        12500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       130500                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       130500                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     67324980                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     67324980                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     67324980                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     67324980                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        41959                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        41959                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          590                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          590                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        42549                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        42549                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        42554                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        42554                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.049262                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.049262                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.464407                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.464407                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.958333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.958333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.055019                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.055019                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.055083                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.055083                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 29086.589260                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 29086.589260                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 26288.321168                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 26288.321168                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 10755.217391                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 10755.217391                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data   961.538462                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total   961.538462                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 28759.068774                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 28759.068774                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 28722.261092                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 28722.261092                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs        11832                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          226                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             507                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    23.337278                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          226                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          125                       # number of writebacks
system.cpu11.dcache.writebacks::total             125                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1291                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1291                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          141                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1432                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1432                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1432                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1432                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          776                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          776                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          133                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           23                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           13                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          909                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          911                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          911                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     28401007                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     28401007                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      2723750                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      2723750                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       195130                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       195130                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       115500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       115500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     31124757                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     31124757                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     31129757                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     31129757                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.018494                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.018494                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.225424                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.225424                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.958333                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.021364                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.021364                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.021408                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.021408                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 36599.235825                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 36599.235825                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 20479.323308                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 20479.323308                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  8483.913043                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8483.913043                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data   615.384615                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total   615.384615                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 34240.656766                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 34240.656766                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 34170.973655                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 34170.973655                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          10.878434                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             17740                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          316.785714                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    10.878434                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.021247                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.021247                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           35682                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          35682                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        17740                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         17740                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        17740                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          17740                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        17740                       # number of overall hits
system.cpu11.icache.overall_hits::total         17740                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           73                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           73                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           73                       # number of overall misses
system.cpu11.icache.overall_misses::total           73                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      3295676                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      3295676                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      3295676                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      3295676                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      3295676                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      3295676                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        17813                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        17813                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        17813                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        17813                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        17813                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        17813                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.004098                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.004098                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.004098                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.004098                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.004098                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.004098                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 45146.246575                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 45146.246575                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 45146.246575                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 45146.246575                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 45146.246575                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 45146.246575                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           17                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           17                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           17                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           56                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           56                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           56                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1944804                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1944804                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1944804                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1944804                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1944804                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1944804                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.003144                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.003144                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.003144                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.003144                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.003144                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.003144                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 34728.642857                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 34728.642857                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 34728.642857                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 34728.642857                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 34728.642857                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 34728.642857                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 24837                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           24487                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             245                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              21341                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 16619                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           77.873577                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                    89                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          67849                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            18856                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       195004                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     24837                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            16708                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       46472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   525                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                   17809                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 105                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            65597                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.994314                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.706035                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  38968     59.41%     59.41% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    351      0.54%     59.94% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    218      0.33%     60.27% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    283      0.43%     60.70% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    409      0.62%     61.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    268      0.41%     61.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    287      0.44%     62.17% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   8420     12.84%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  16393     24.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              65597                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.366063                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.874088                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  19767                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               20043                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   18346                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                7209                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  232                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                162                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               194317                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  232                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  20948                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  7773                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         2210                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   24166                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles               10268                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               193226                       # Number of instructions processed by rename
system.cpu12.rename.IQFullEvents                 8014                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1236                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands            288879                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              948908                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         301799                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              281230                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   7638                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               62                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                   20683                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              42362                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1060                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             342                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            174                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   191777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                72                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  196319                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             368                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          4851                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        16831                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        65597                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.992805                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.558886                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             10605     16.17%     16.17% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4778      7.28%     23.45% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1977      3.01%     26.46% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              5361      8.17%     34.64% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4             42876     65.36%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         65597                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                  409    100.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              121717     62.00%     62.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              24580     12.52%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.52% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              49250     25.09%     99.61% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               772      0.39%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               196319                       # Type of FU issued
system.cpu12.iq.rate                         2.893469                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                       409                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.002083                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           459008                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          196714                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       188372                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               196728                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1136                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          417                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         7290                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  232                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  4375                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 608                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            191852                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              51                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               42362                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1060                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               47                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   66                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 217                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                224                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              196026                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               49050                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             289                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                      49790                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  23976                       # Number of branches executed
system.cpu12.iew.exec_stores                      740                       # Number of stores executed
system.cpu12.iew.exec_rate                   2.889151                       # Inst execution rate
system.cpu12.iew.wb_sent                       188449                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      188372                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  155162                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  261641                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     2.776342                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.593034                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          4789                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            58                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             215                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        64920                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.880437                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.973934                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        16851     25.96%     25.96% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        18657     28.74%     54.70% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         2647      4.08%     58.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         3414      5.26%     64.03% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          869      1.34%     65.37% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         9317     14.35%     79.72% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         1039      1.60%     81.32% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          498      0.77%     82.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        11628     17.91%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        64920                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             186545                       # Number of instructions committed
system.cpu12.commit.committedOps               186998                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        41869                       # Number of memory references committed
system.cpu12.commit.loads                       41226                       # Number of loads committed
system.cpu12.commit.membars                        18                       # Number of memory barriers committed
system.cpu12.commit.branches                    23796                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  163260                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 38                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         120550     64.47%     64.47% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         24579     13.14%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.61% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         41226     22.05%     99.66% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          643      0.34%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          186998                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               11628                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     244975                       # The number of ROB reads
system.cpu12.rob.rob_writes                    384319                       # The number of ROB writes
system.cpu12.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          2252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     234633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    186545                       # Number of Instructions Simulated
system.cpu12.committedOps                      186998                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.363714                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.363714                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             2.749414                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       2.749414                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 303597                       # number of integer regfile reads
system.cpu12.int_regfile_writes                140682                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                  712584                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 142375                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 49479                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  139                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             347                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          79.617467                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             39976                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             904                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           44.221239                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    79.617467                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.077751                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.077751                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           85671                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          85671                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        39636                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         39636                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          334                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          334                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            4                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data        39970                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          39970                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        39972                       # number of overall hits
system.cpu12.dcache.overall_hits::total         39972                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2061                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2061                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          274                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            3                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           29                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           16                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2335                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2335                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2338                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2338                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     58449998                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     58449998                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      6389500                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      6389500                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       276376                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       276376                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        14000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       133000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       133000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     64839498                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     64839498                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     64839498                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     64839498                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        41697                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        41697                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          608                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          608                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        42305                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        42305                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        42310                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        42310                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.049428                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.049428                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.450658                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.450658                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.878788                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.878788                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.055194                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.055194                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.055259                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.055259                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 28360.018438                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 28360.018438                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 23319.343066                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 23319.343066                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  9530.206897                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  9530.206897                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data          875                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          875                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 27768.521627                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 27768.521627                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 27732.890505                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 27732.890505                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs        11283                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          116                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             505                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    22.342574                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          135                       # number of writebacks
system.cpu12.dcache.writebacks::total             135                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1284                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1284                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          141                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1425                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1425                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1425                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1425                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          777                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          777                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          133                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           29                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           16                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          910                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          910                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          912                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          912                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     27458001                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     27458001                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      2635000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      2635000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       216124                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       216124                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       113500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       113500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     30093001                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     30093001                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     30098001                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     30098001                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.018634                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.018634                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.218750                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.218750                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.878788                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.878788                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.021510                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.021510                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.021555                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.021555                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 35338.482625                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 35338.482625                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 19812.030075                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 19812.030075                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  7452.551724                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7452.551724                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data   593.750000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total   593.750000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 33069.231868                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 33069.231868                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 33002.194079                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 33002.194079                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          10.828874                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             17735                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          311.140351                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    10.828874                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.021150                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.021150                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           35675                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          35675                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        17735                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         17735                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        17735                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          17735                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        17735                       # number of overall hits
system.cpu12.icache.overall_hits::total         17735                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           74                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           74                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           74                       # number of overall misses
system.cpu12.icache.overall_misses::total           74                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      3408171                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      3408171                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      3408171                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      3408171                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      3408171                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      3408171                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        17809                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        17809                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        17809                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        17809                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        17809                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        17809                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.004155                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.004155                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.004155                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.004155                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.004155                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.004155                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 46056.364865                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 46056.364865                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 46056.364865                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 46056.364865                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 46056.364865                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 46056.364865                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           17                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           17                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           17                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           57                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           57                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1978813                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1978813                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1978813                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1978813                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1978813                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1978813                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.003201                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.003201                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.003201                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.003201                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 34716.017544                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 34716.017544                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 34716.017544                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 34716.017544                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 34716.017544                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 34716.017544                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 24923                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           24587                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             237                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              21106                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 16634                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           78.811712                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                    86                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          67303                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            18749                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       195225                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     24923                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            16720                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       45931                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   505                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                   17756                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 114                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            64939                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.027087                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.707090                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  38040     58.58%     58.58% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    635      0.98%     59.56% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    223      0.34%     59.90% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    255      0.39%     60.29% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    392      0.60%     60.90% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    233      0.36%     61.25% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    303      0.47%     61.72% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   8685     13.37%     75.10% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  16173     24.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              64939                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.370310                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.900688                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  19689                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               19481                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   18560                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                6985                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  224                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                151                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               194462                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  224                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  20936                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8359                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles          949                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   24098                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles               10373                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               193529                       # Number of instructions processed by rename
system.cpu13.rename.IQFullEvents                 8281                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1023                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands            289784                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              950462                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         302309                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps              282351                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   7422                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   21735                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              42417                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               992                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             342                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            143                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   192186                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                40                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  197021                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             425                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          4721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        15926                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        64939                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.033940                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.531217                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              9736     14.99%     14.99% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              4910      7.56%     22.55% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              1917      2.95%     25.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              5227      8.05%     33.55% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             43149     66.45%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         64939                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                  420    100.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              122247     62.05%     62.05% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              24585     12.48%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.53% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              49465     25.11%     99.63% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               724      0.37%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               197021                       # Type of FU issued
system.cpu13.iq.rate                         2.927373                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                       420                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.002132                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           459822                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          196958                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       188912                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               197441                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         1149                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          395                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         7465                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  224                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  4635                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 669                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            192229                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              44                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               42417                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                992                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               18                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   72                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 234                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                217                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              196750                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               49308                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             267                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                      50000                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  24118                       # Number of branches executed
system.cpu13.iew.exec_stores                      692                       # Number of stores executed
system.cpu13.iew.exec_rate                   2.923347                       # Inst execution rate
system.cpu13.iew.wb_sent                       189013                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      188912                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  155690                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  262972                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     2.806888                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.592040                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          4662                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             209                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        64278                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.917094                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.992336                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        16200     25.20%     25.20% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        18941     29.47%     54.67% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         2605      4.05%     58.72% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         3102      4.83%     63.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          826      1.29%     64.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         9074     14.12%     78.95% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         1118      1.74%     80.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          630      0.98%     81.67% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        11782     18.33%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        64278                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             187081                       # Number of instructions committed
system.cpu13.commit.committedOps               187505                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        41865                       # Number of memory references committed
system.cpu13.commit.loads                       41268                       # Number of loads committed
system.cpu13.commit.membars                        17                       # Number of memory barriers committed
system.cpu13.commit.branches                    23940                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  163618                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 35                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         121061     64.56%     64.56% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         24579     13.11%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.67% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         41268     22.01%     99.68% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          597      0.32%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          187505                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               11782                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     244572                       # The number of ROB reads
system.cpu13.rob.rob_writes                    385064                       # The number of ROB writes
system.cpu13.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          2364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     235179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    187081                       # Number of Instructions Simulated
system.cpu13.committedOps                      187505                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.359753                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.359753                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             2.779683                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       2.779683                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 304655                       # number of integer regfile reads
system.cpu13.int_regfile_writes                140860                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                  714960                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 143406                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 49479                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             345                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          79.029314                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             40068                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             901                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           44.470588                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    79.029314                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.077177                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.077177                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           85731                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          85731                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        39746                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         39746                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          316                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          316                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data        40062                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          40062                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        40064                       # number of overall hits
system.cpu13.dcache.overall_hits::total         40064                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2058                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2058                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          274                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            3                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            5                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            4                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2332                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2332                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2335                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2335                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     60655000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     60655000                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      8432000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      8432000                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        45984                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        45984                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        28500                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        28500                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     69087000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     69087000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     69087000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     69087000                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        41804                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        41804                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          590                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          590                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        42394                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        42394                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        42399                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        42399                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.049230                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.049230                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.464407                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.464407                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.055008                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.055008                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.055072                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.055072                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 29472.789116                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 29472.789116                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 30773.722628                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 30773.722628                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  9196.800000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  9196.800000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         3000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 29625.643225                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 29625.643225                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 29587.580300                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 29587.580300                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs        12189                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          221                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             505                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    24.136634                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          221                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          125                       # number of writebacks
system.cpu13.dcache.writebacks::total             125                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1283                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1283                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          141                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1424                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1424                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1424                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1424                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          775                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          133                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            5                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          908                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          908                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          910                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     28954500                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     28954500                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      3195500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      3195500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        36516                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        36516                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        27000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        27000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     32150000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     32150000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     32155000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     32155000                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.018539                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.018539                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.225424                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.225424                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.021418                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.021418                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.021463                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.021463                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 37360.645161                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 37360.645161                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 24026.315789                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 24026.315789                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  7303.200000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7303.200000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         1875                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 35407.488987                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 35407.488987                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 35335.164835                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 35335.164835                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          10.717329                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             17687                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          321.581818                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    10.717329                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.020932                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.020932                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           35567                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          35567                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        17687                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         17687                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        17687                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          17687                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        17687                       # number of overall hits
system.cpu13.icache.overall_hits::total         17687                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           69                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           69                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           69                       # number of overall misses
system.cpu13.icache.overall_misses::total           69                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      2371998                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      2371998                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      2371998                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      2371998                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      2371998                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      2371998                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        17756                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        17756                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        17756                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        17756                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        17756                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        17756                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.003886                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003886                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.003886                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003886                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.003886                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003886                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 34376.782609                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 34376.782609                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 34376.782609                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 34376.782609                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 34376.782609                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 34376.782609                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           14                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           14                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           14                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           55                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1903502                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1903502                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1903502                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1903502                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1903502                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1903502                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.003098                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.003098                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.003098                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.003098                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.003098                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.003098                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 34609.127273                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 34609.127273                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 34609.127273                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 34609.127273                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 34609.127273                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 34609.127273                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 23018                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           22696                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             239                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              19903                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 15676                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           78.761996                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   104                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          66768                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            18715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       187542                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     23018                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            15780                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       45735                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   507                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                   17769                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  98                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            64710                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.918637                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.673657                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  38653     59.73%     59.73% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    797      1.23%     60.96% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    209      0.32%     61.29% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    241      0.37%     61.66% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    346      0.53%     62.19% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    247      0.38%     62.58% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    272      0.42%     63.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   8884     13.73%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  15061     23.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              64710                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.344746                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.808861                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  19241                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               20594                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   18757                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                5894                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  224                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                161                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               187067                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  224                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  20489                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  9394                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1551                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   23173                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                9879                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               186093                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents                 7874                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  838                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands            275642                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              914115                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         291923                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps              268116                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   7511                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               42                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           41                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                   21141                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              41489                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              1022                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             352                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   184648                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                47                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  189329                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             382                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          4801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        16341                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        64710                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       2.925807                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.595840                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             11310     17.48%     17.48% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              5075      7.84%     25.32% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1891      2.92%     28.24% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              5264      8.13%     36.38% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4             41170     63.62%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         64710                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                  433    100.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              115579     61.05%     61.05% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              24582     12.98%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              48448     25.59%     99.62% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               720      0.38%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               189329                       # Type of FU issued
system.cpu14.iq.rate                         2.835625                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                       433                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.002287                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           444179                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          189507                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       181295                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               189762                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1180                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          433                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         7367                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  224                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  5012                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1078                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            184698                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               41489                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               1022                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   51                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 626                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                218                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              189023                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               48261                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             302                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      48942                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  22215                       # Number of branches executed
system.cpu14.iew.exec_stores                      681                       # Number of stores executed
system.cpu14.iew.exec_rate                   2.831042                       # Inst execution rate
system.cpu14.iew.wb_sent                       181396                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      181295                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  149969                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  251426                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     2.715298                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.596474                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          4738                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             210                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        64042                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.809000                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.013307                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        17748     27.71%     27.71% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        19063     29.77%     57.48% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         2463      3.85%     61.33% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         2301      3.59%     64.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          658      1.03%     65.95% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         8337     13.02%     78.96% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         1198      1.87%     80.83% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          695      1.09%     81.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        11579     18.08%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        64042                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             179499                       # Number of instructions committed
system.cpu14.commit.committedOps               179894                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        40898                       # Number of memory references committed
system.cpu14.commit.loads                       40309                       # Number of loads committed
system.cpu14.commit.membars                        16                       # Number of memory barriers committed
system.cpu14.commit.branches                    22045                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  157897                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 32                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         114417     63.60%     63.60% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         24579     13.66%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.27% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         40309     22.41%     99.67% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          589      0.33%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          179894                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               11579                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     237017                       # The number of ROB reads
system.cpu14.rob.rob_writes                    370006                       # The number of ROB writes
system.cpu14.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          2058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     235714                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    179499                       # Number of Instructions Simulated
system.cpu14.committedOps                      179894                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.371969                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.371969                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             2.688399                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       2.688399                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 294012                       # number of integer regfile reads
system.cpu14.int_regfile_writes                138019                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                  688986                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 131946                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 48535                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             347                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          78.057877                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             39104                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             902                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           43.352550                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    78.057877                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.076228                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.076228                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           83804                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          83804                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        38799                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         38799                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          298                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          298                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data        39097                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          39097                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        39099                       # number of overall hits
system.cpu14.dcache.overall_hits::total         39099                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2039                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2039                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          274                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            3                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           15                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            8                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2313                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2313                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2316                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2316                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     62870994                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     62870994                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      9109000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      9109000                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       172390                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       172390                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        87500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        87500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     71979994                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     71979994                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     71979994                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     71979994                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        40838                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        40838                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          572                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          572                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        41410                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        41410                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        41415                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        41415                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.049929                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.049929                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.479021                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.479021                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.055856                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.055856                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.055922                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.055922                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 30834.229524                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 30834.229524                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 33244.525547                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 33244.525547                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 11492.666667                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 11492.666667                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  1562.500000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  1562.500000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 31119.755296                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 31119.755296                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 31079.444732                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 31079.444732                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs        12550                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             500                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    25.100000                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          231                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          135                       # number of writebacks
system.cpu14.dcache.writebacks::total             135                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1265                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1265                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          141                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1406                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1406                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1406                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1406                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          774                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          133                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           15                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          907                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          909                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          909                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     29740003                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     29740003                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      3379000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      3379000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       138110                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       138110                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        80000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        80000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     33119003                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     33119003                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     33124003                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     33124003                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.018953                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.018953                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.232517                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.232517                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.021903                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.021903                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.021949                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.021949                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 38423.776486                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 38423.776486                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 25406.015038                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 25406.015038                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  9207.333333                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9207.333333                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         1000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         1000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 36514.887541                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 36514.887541                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 36440.047305                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 36440.047305                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          10.481669                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             17704                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          321.890909                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    10.481669                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.020472                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.020472                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           35593                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          35593                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        17704                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         17704                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        17704                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          17704                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        17704                       # number of overall hits
system.cpu14.icache.overall_hits::total         17704                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           65                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           65                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           65                       # number of overall misses
system.cpu14.icache.overall_misses::total           65                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      2157499                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      2157499                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      2157499                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      2157499                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      2157499                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      2157499                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        17769                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        17769                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        17769                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        17769                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        17769                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        17769                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.003658                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003658                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.003658                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003658                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.003658                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003658                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 33192.292308                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 33192.292308                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 33192.292308                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 33192.292308                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 33192.292308                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 33192.292308                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           10                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           10                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           10                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           55                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           55                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1866501                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1866501                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1866501                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1866501                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1866501                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1866501                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.003095                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.003095                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.003095                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.003095                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.003095                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.003095                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 33936.381818                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 33936.381818                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 33936.381818                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 33936.381818                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 33936.381818                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 33936.381818                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 21939                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           21616                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             239                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              19091                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 15135                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           79.278194                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   104                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          66225                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            18712                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       183177                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     21939                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            15239                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       45212                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   509                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   17744                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  90                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            64185                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.874644                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.660320                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  38726     60.33%     60.33% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    733      1.14%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    224      0.35%     61.83% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    231      0.36%     62.19% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                    345      0.54%     62.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    262      0.41%     63.13% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    281      0.44%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   8805     13.72%     77.29% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  14578     22.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              64185                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.331280                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      2.765980                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  19027                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               20808                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   18673                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                5452                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  225                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                161                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               182797                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  225                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  20270                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  9557                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1926                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   22644                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                9563                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               181711                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                 7574                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  822                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands            267463                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              892720                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         285856                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps              259990                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   7462                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               52                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           51                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   20383                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              40945                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              1034                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             354                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   180274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                57                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  185132                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             349                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          4755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        15878                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        64185                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       2.884350                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.615377                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             11809     18.40%     18.40% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              5011      7.81%     26.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1996      3.11%     29.32% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              5347      8.33%     37.65% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             40022     62.35%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         64185                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                  411    100.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              111841     60.41%     60.41% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              24581     13.28%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.69% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              47979     25.92%     99.61% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               731      0.39%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               185132                       # Type of FU issued
system.cpu15.iq.rate                         2.795500                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                       411                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.002220                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           435205                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          185101                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       177010                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               185543                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1172                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          435                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         7412                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  225                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  5028                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1165                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            180334                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              35                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               40945                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               1034                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   52                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 713                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                217                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              184792                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               47771                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             336                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                      48464                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  21146                       # Number of branches executed
system.cpu15.iew.exec_stores                      693                       # Number of stores executed
system.cpu15.iew.exec_rate                   2.790366                       # Inst execution rate
system.cpu15.iew.wb_sent                       177111                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      177010                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  146677                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  244897                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     2.672858                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.598933                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          4692                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             210                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        63523                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.763975                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.013587                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        18124     28.53%     28.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        19050     29.99%     58.52% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         2400      3.78%     62.30% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2015      3.17%     65.47% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          628      0.99%     66.46% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         8101     12.75%     79.21% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         1169      1.84%     81.05% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          638      1.00%     82.06% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        11398     17.94%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        63523                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             175181                       # Number of instructions committed
system.cpu15.commit.committedOps               175576                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        40372                       # Number of memory references committed
system.cpu15.commit.loads                       39773                       # Number of loads committed
system.cpu15.commit.membars                        16                       # Number of memory barriers committed
system.cpu15.commit.branches                    20963                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  154661                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 32                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         110625     63.01%     63.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         24579     14.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.01% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         39773     22.65%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          599      0.34%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          175576                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               11398                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     232315                       # The number of ROB reads
system.cpu15.rob.rob_writes                    361266                       # The number of ROB writes
system.cpu15.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          2040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     236257                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    175181                       # Number of Instructions Simulated
system.cpu15.committedOps                      175576                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.378038                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.378038                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             2.645240                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       2.645240                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 288178                       # number of integer regfile reads
system.cpu15.int_regfile_writes                136405                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                  674682                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 125505                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 48027                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  102                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             346                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          78.050450                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             38558                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             901                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           42.794673                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    78.050450                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.076221                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.076221                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           82745                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          82745                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        38253                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         38253                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          298                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          298                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            2                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data        38551                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          38551                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        38553                       # number of overall hits
system.cpu15.dcache.overall_hits::total         38553                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2036                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2036                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          274                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            3                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           23                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           12                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2310                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2310                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2313                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2313                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     62705982                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     62705982                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      9282250                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      9282250                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       265930                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       265930                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       126000                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       126000                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     71988232                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     71988232                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     71988232                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     71988232                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        40289                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        40289                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          572                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          572                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        40861                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        40861                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        40866                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        40866                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.050535                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.050535                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.479021                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.479021                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.920000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.920000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.056533                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.056533                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.056600                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.056600                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 30798.615914                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 30798.615914                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 33876.824818                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 33876.824818                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 11562.173913                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 11562.173913                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         1000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         1000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 31163.736797                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 31163.736797                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 31123.316904                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 31123.316904                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs        12646                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             501                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    25.241517                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          231                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          139                       # number of writebacks
system.cpu15.dcache.writebacks::total             139                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1263                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1263                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          141                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1404                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1404                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1404                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1404                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          773                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          133                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           23                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           12                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          906                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          908                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     29853515                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     29853515                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      3450250                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      3450250                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       217570                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       217570                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       112500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       112500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     33303765                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     33303765                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     33308765                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     33308765                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.019186                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.019186                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.232517                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.232517                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.920000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.022173                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.022173                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.022219                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.022219                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 38620.329884                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 38620.329884                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 25941.729323                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 25941.729323                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  9459.565217                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9459.565217                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data          625                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total          625                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 36759.122517                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 36759.122517                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 36683.661894                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 36683.661894                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          10.412230                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             17678                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          321.418182                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    10.412230                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.020336                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.020336                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           35543                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          35543                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        17678                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         17678                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        17678                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          17678                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        17678                       # number of overall hits
system.cpu15.icache.overall_hits::total         17678                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           66                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           66                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           66                       # number of overall misses
system.cpu15.icache.overall_misses::total           66                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      2046001                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      2046001                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      2046001                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      2046001                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      2046001                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      2046001                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        17744                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        17744                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        17744                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        17744                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        17744                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        17744                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.003720                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003720                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.003720                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003720                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.003720                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003720                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 31000.015152                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 31000.015152                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 31000.015152                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 31000.015152                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 31000.015152                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 31000.015152                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           11                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           11                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           11                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           55                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           55                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           55                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1877499                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1877499                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1877499                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1877499                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1877499                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1877499                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.003100                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.003100                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.003100                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.003100                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.003100                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.003100                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 34136.345455                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 34136.345455                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 34136.345455                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 34136.345455                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 34136.345455                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 34136.345455                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups                 21306                       # Number of BP lookups
system.cpu16.branchPred.condPredicted           20955                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect             249                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups              18502                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits                 14815                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           80.072425                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                   109                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                          65681                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles            18744                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                       180957                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                     21306                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches            14924                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                       44580                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                   529                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                   17814                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes                 102                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples            63595                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            2.867804                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           3.652930                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0                  38362     60.32%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                    709      1.11%     61.44% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                    222      0.35%     61.79% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                    276      0.43%     62.22% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::4                    381      0.60%     62.82% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::5                    316      0.50%     63.32% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::6                    284      0.45%     63.76% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::7                   8771     13.79%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::8                  14274     22.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total              63595                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.324386                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      2.755089                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                  18722                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles               20832                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                   18579                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles                5227                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles                  235                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved                167                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts               180329                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles                  235                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                  19979                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                  9436                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles         1972                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                   22320                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles                9653                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts               179255                       # Number of instructions processed by rename
system.cpu16.rename.IQFullEvents                 7548                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.LQFullEvents                  973                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.RenamedOperands            262625                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups              880742                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups         282512                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps              254955                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                   7655                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts               58                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts           57                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                   20475                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads              40637                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores              1045                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads             332                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores            122                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                   177698                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded                69                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                  182418                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued             353                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined          4867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined        16310                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples        63595                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       2.868433                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      1.620961                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0             11779     18.52%     18.52% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1              5196      8.17%     26.69% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2              2019      3.17%     29.87% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3              5220      8.21%     38.08% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::4             39381     61.92%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total         63595                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                  395    100.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu              109504     60.03%     60.03% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult              24581     13.48%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead              47597     26.09%     99.60% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite               736      0.40%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total               182418                       # Type of FU issued
system.cpu16.iq.rate                         2.777333                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                       395                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.002165                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads           429175                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes          182647                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses       174329                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses               182813                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads         1197                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores          442                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked         7359                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles                  235                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                  5207                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles                 856                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts            177770                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts              97                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts               40637                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts               1045                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                   52                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                 390                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts                228                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts              182058                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts               47396                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts             356                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                           3                       # number of nop insts executed
system.cpu16.iew.exec_refs                      48093                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                  20476                       # Number of branches executed
system.cpu16.iew.exec_stores                      697                       # Number of stores executed
system.cpu16.iew.exec_rate                   2.771852                       # Inst execution rate
system.cpu16.iew.wb_sent                       174439                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                      174329                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                  144787                       # num instructions producing a value
system.cpu16.iew.wb_consumers                  241224                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     2.654177                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.600218                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts          4812                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls            50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts             220                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples        62912                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     2.748283                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     3.025423                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0        18284     29.06%     29.06% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1        18884     30.02%     59.08% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2         2414      3.84%     62.92% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3         1740      2.77%     65.68% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4          625      0.99%     66.68% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5         7744     12.31%     78.98% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6         1185      1.88%     80.87% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7          650      1.03%     81.90% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        11386     18.10%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total        62912                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts             172505                       # Number of instructions committed
system.cpu16.commit.committedOps               172900                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                        40043                       # Number of memory references committed
system.cpu16.commit.loads                       39440                       # Number of loads committed
system.cpu16.commit.membars                        16                       # Number of memory barriers committed
system.cpu16.commit.branches                    20293                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                  152655                       # Number of committed integer instructions.
system.cpu16.commit.function_calls                 32                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu         108278     62.62%     62.62% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult         24579     14.22%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.84% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead         39440     22.81%     99.65% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite          603      0.35%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total          172900                       # Class of committed instruction
system.cpu16.commit.bw_lim_events               11386                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                     229160                       # The number of ROB reads
system.cpu16.rob.rob_writes                    356176                       # The number of ROB writes
system.cpu16.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                          2086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                     236801                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                    172505                       # Number of Instructions Simulated
system.cpu16.committedOps                      172900                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             0.380748                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       0.380748                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             2.626406                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       2.626406                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads                 284411                       # number of integer regfile reads
system.cpu16.int_regfile_writes                135419                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads                  665556                       # number of cc regfile reads
system.cpu16.cc_regfile_writes                 121440                       # number of cc regfile writes
system.cpu16.misc_regfile_reads                 47723                       # number of misc regfile reads
system.cpu16.misc_regfile_writes                  121                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements             346                       # number of replacements
system.cpu16.dcache.tags.tagsinuse          78.111665                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs             38139                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs             901                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           42.329634                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data    78.111665                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.076281                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.076281                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses           82122                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses          82122                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data        37836                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total         37836                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data          296                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total          296                       # number of WriteReq hits
system.cpu16.dcache.SoftPFReq_hits::cpu16.data            2                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data            3                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu16.dcache.demand_hits::cpu16.data        38132                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total          38132                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data        38134                       # number of overall hits
system.cpu16.dcache.overall_hits::total         38134                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data         2131                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total         2131                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data          276                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu16.dcache.SoftPFReq_misses::cpu16.data            3                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data           27                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data           14                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data         2407                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total         2407                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data         2410                       # number of overall misses
system.cpu16.dcache.overall_misses::total         2410                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data     64830997                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total     64830997                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data      8827500                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total      8827500                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data       234916                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total       234916                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data        12500                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data       149500                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total       149500                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data     73658497                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total     73658497                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data     73658497                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total     73658497                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data        39967                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total        39967                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data          572                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total          572                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::cpu16.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data        40539                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total        40539                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data        40544                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total        40544                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.053319                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.053319                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.482517                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.482517                       # miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::cpu16.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.059375                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.059375                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.059442                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.059442                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 30422.804786                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 30422.804786                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 31983.695652                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 31983.695652                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data  8700.592593                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total  8700.592593                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data   892.857143                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total   892.857143                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 30601.785210                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 30601.785210                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 30563.691701                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 30563.691701                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs        12735                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets          232                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs             498                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    25.572289                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          232                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks          149                       # number of writebacks
system.cpu16.dcache.writebacks::total             149                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data         1358                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total         1358                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data          142                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data         1500                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total         1500                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data         1500                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total         1500                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data          773                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data          134                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::cpu16.data            2                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data           27                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data           14                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data          907                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data          909                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total          909                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data     30046502                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total     30046502                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data      3287500                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total      3287500                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::cpu16.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data       183584                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total       183584                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data       133000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total       133000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data     33334002                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total     33334002                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data     33339002                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total     33339002                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.019341                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.019341                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.234266                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.234266                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::cpu16.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.022374                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.022374                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.022420                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.022420                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 38869.989651                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 38869.989651                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 24533.582090                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 24533.582090                       # average WriteReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::cpu16.data         2500                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data  6799.407407                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6799.407407                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data   571.428571                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total   571.428571                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 36751.931643                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 36751.931643                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 36676.569857                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 36676.569857                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements               0                       # number of replacements
system.cpu16.icache.tags.tagsinuse          10.351591                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs             17747                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs          316.910714                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst    10.351591                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.020218                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.020218                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses           35684                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses          35684                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst        17747                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total         17747                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst        17747                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total          17747                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst        17747                       # number of overall hits
system.cpu16.icache.overall_hits::total         17747                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst           67                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst           67                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst           67                       # number of overall misses
system.cpu16.icache.overall_misses::total           67                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst      2243001                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total      2243001                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst      2243001                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total      2243001                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst      2243001                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total      2243001                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst        17814                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total        17814                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst        17814                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total        17814                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst        17814                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total        17814                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.003761                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.003761                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.003761                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.003761                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.003761                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.003761                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 33477.626866                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 33477.626866                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 33477.626866                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 33477.626866                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 33477.626866                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 33477.626866                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst           11                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst           11                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst           11                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst           56                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst           56                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst      1940499                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      1940499                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst      1940499                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      1940499                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst      1940499                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      1940499                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.003144                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.003144                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.003144                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.003144                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.003144                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.003144                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 34651.767857                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 34651.767857                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 34651.767857                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 34651.767857                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 34651.767857                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 34651.767857                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.branchPred.lookups                 20692                       # Number of BP lookups
system.cpu17.branchPred.condPredicted           20368                       # Number of conditional branches predicted
system.cpu17.branchPred.condIncorrect             239                       # Number of conditional branches incorrect
system.cpu17.branchPred.BTBLookups              17999                       # Number of BTB lookups
system.cpu17.branchPred.BTBHits                 14529                       # Number of BTB hits
system.cpu17.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu17.branchPred.BTBHitPct           80.721151                       # BTB Hit Percentage
system.cpu17.branchPred.usedRAS                   104                       # Number of times the RAS was used to get a target.
system.cpu17.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu17.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.numCycles                          65137                       # number of cpu cycles simulated
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.fetch.icacheStallCycles            18786                       # Number of cycles fetch is stalled on an Icache miss
system.cpu17.fetch.Insts                       178642                       # Number of instructions fetch has processed
system.cpu17.fetch.Branches                     20692                       # Number of branches that fetch encountered
system.cpu17.fetch.predictedBranches            14633                       # Number of branches that fetch has predicted taken
system.cpu17.fetch.Cycles                       44038                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu17.fetch.SquashCycles                   509                       # Number of cycles fetch has spent squashing
system.cpu17.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu17.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu17.fetch.CacheLines                   17818                       # Number of cache lines fetched
system.cpu17.fetch.IcacheSquashes                  98                       # Number of outstanding Icache misses that were squashed
system.cpu17.fetch.rateDist::samples            63085                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::mean            2.852913                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::stdev           3.649143                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::0                  38177     60.52%     60.52% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::1                    731      1.16%     61.68% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::2                    228      0.36%     62.04% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::3                    238      0.38%     62.41% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::4                    357      0.57%     62.98% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::5                    259      0.41%     63.39% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::6                    283      0.45%     63.84% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::7                   8842     14.02%     77.86% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::8                  13970     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::total              63085                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.branchRate                0.317669                       # Number of branch fetches per cycle
system.cpu17.fetch.rate                      2.742558                       # Number of inst fetches per cycle
system.cpu17.decode.IdleCycles                  18613                       # Number of cycles decode is idle
system.cpu17.decode.BlockedCycles               20714                       # Number of cycles decode is blocked
system.cpu17.decode.RunCycles                   18671                       # Number of cycles decode is running
system.cpu17.decode.UnblockCycles                4862                       # Number of cycles decode is unblocking
system.cpu17.decode.SquashCycles                  225                       # Number of cycles decode is squashing
system.cpu17.decode.BranchResolved                161                       # Number of times decode resolved a branch
system.cpu17.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu17.decode.DecodedInsts               178155                       # Number of instructions handled by decode
system.cpu17.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu17.rename.SquashCycles                  225                       # Number of cycles rename is squashing
system.cpu17.rename.IdleCycles                  19865                       # Number of cycles rename is idle
system.cpu17.rename.BlockCycles                  9660                       # Number of cycles rename is blocking
system.cpu17.rename.serializeStallCycles         1931                       # count of cycles rename stalled for serializing inst
system.cpu17.rename.RunCycles                   22031                       # Number of cycles rename is running
system.cpu17.rename.UnblockCycles                9373                       # Number of cycles rename is unblocking
system.cpu17.rename.RenamedInsts               177133                       # Number of instructions processed by rename
system.cpu17.rename.IQFullEvents                 7327                       # Number of times rename has blocked due to IQ full
system.cpu17.rename.LQFullEvents                  865                       # Number of times rename has blocked due to LQ full
system.cpu17.rename.RenamedOperands            258588                       # Number of destination operands rename has renamed
system.cpu17.rename.RenameLookups              870436                       # Number of register rename lookups that rename has made
system.cpu17.rename.int_rename_lookups         279724                       # Number of integer rename lookups
system.cpu17.rename.CommittedMaps              250495                       # Number of HB maps that are committed
system.cpu17.rename.UndoneMaps                   8082                       # Number of HB maps that are undone due to squashing
system.cpu17.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu17.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.cpu17.rename.skidInsts                   20150                       # count of insts added to the skid buffer
system.cpu17.memDep0.insertedLoads              40470                       # Number of loads inserted to the mem dependence unit.
system.cpu17.memDep0.insertedStores              1036                       # Number of stores inserted to the mem dependence unit.
system.cpu17.memDep0.conflictingLoads             352                       # Number of conflicting loads.
system.cpu17.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu17.iq.iqInstsAdded                   175704                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu17.iq.iqNonSpecInstsAdded                57                       # Number of non-speculative instructions added to the IQ
system.cpu17.iq.iqInstsIssued                  180090                       # Number of instructions issued
system.cpu17.iq.iqSquashedInstsIssued             447                       # Number of squashed instructions issued
system.cpu17.iq.iqSquashedInstsExamined          5249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu17.iq.iqSquashedOperandsExamined        18295                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu17.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu17.iq.issued_per_cycle::samples        63085                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::mean       2.854720                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::stdev      1.627857                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::0             11879     18.83%     18.83% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::1              5219      8.27%     27.10% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::2              1901      3.01%     30.12% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::3              5275      8.36%     38.48% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::4             38811     61.52%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::total         63085                       # Number of insts issued each cycle
system.cpu17.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntMult                  486    100.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IntAlu              107386     59.63%     59.63% # Type of FU issued
system.cpu17.iq.FU_type_0::IntMult              24593     13.66%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::IntDiv                   0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatAdd                 0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCmp                 0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCvt                 0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMult                0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatDiv                 0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatSqrt                0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAdd                  0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAddAcc               0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAlu                  0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCmp                  0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCvt                  0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMisc                 0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMult                 0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMultAcc              0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShift                0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSqrt                 0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMult            0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.29% # Type of FU issued
system.cpu17.iq.FU_type_0::MemRead              47381     26.31%     99.59% # Type of FU issued
system.cpu17.iq.FU_type_0::MemWrite               730      0.41%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::total               180090                       # Type of FU issued
system.cpu17.iq.rate                         2.764788                       # Inst issue rate
system.cpu17.iq.fu_busy_cnt                       486                       # FU busy when requested
system.cpu17.iq.fu_busy_rate                 0.002699                       # FU busy rate (busy events/executed inst)
system.cpu17.iq.int_inst_queue_reads           424194                       # Number of integer instruction queue reads
system.cpu17.iq.int_inst_queue_writes          181025                       # Number of integer instruction queue writes
system.cpu17.iq.int_inst_queue_wakeup_accesses       171946                       # Number of integer instruction queue wakeup accesses
system.cpu17.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu17.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu17.iq.int_alu_accesses               180576                       # Number of integer alu accesses
system.cpu17.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu17.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu17.iew.lsq.thread0.squashedLoads         1330                       # Number of loads squashed
system.cpu17.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu17.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu17.iew.lsq.thread0.squashedStores          437                       # Number of stores squashed
system.cpu17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu17.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu17.iew.lsq.thread0.cacheBlocked         7452                       # Number of times an access to memory failed due to the cache being blocked
system.cpu17.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu17.iew.iewSquashCycles                  225                       # Number of cycles IEW is squashing
system.cpu17.iew.iewBlockCycles                  5240                       # Number of cycles IEW is blocking
system.cpu17.iew.iewUnblockCycles                1209                       # Number of cycles IEW is unblocking
system.cpu17.iew.iewDispatchedInsts            175764                       # Number of instructions dispatched to IQ
system.cpu17.iew.iewDispSquashedInsts              35                       # Number of squashed instructions skipped by dispatch
system.cpu17.iew.iewDispLoadInsts               40470                       # Number of dispatched load instructions
system.cpu17.iew.iewDispStoreInsts               1036                       # Number of dispatched store instructions
system.cpu17.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu17.iew.iewIQFullEvents                   45                       # Number of times the IQ has become full, causing a stall
system.cpu17.iew.iewLSQFullEvents                 747                       # Number of times the LSQ has become full, causing a stall
system.cpu17.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu17.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu17.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu17.iew.branchMispredicts                217                       # Number of branch mispredicts detected at execute
system.cpu17.iew.iewExecutedInsts              179766                       # Number of executed instructions
system.cpu17.iew.iewExecLoadInsts               47194                       # Number of load instructions executed
system.cpu17.iew.iewExecSquashedInsts             320                       # Number of squashed instructions skipped in execute
system.cpu17.iew.exec_swp                           0                       # number of swp insts executed
system.cpu17.iew.exec_nop                           3                       # number of nop insts executed
system.cpu17.iew.exec_refs                      47886                       # number of memory reference insts executed
system.cpu17.iew.exec_branches                  19868                       # Number of branches executed
system.cpu17.iew.exec_stores                      692                       # Number of stores executed
system.cpu17.iew.exec_rate                   2.759814                       # Inst execution rate
system.cpu17.iew.wb_sent                       172042                       # cumulative count of insts sent to commit
system.cpu17.iew.wb_count                      171946                       # cumulative count of insts written-back
system.cpu17.iew.wb_producers                  143013                       # num instructions producing a value
system.cpu17.iew.wb_consumers                  237649                       # num instructions consuming a value
system.cpu17.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu17.iew.wb_rate                     2.639759                       # insts written-back per cycle
system.cpu17.iew.wb_fanout                   0.601782                       # average fanout of values written-back
system.cpu17.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu17.commit.commitSquashedInsts          5186                       # The number of squashed insts skipped by commit
system.cpu17.commit.commitNonSpecStalls            46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu17.commit.branchMispredicts             210                       # The number of times a branch was mispredicted
system.cpu17.commit.committed_per_cycle::samples        62359                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::mean     2.734361                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::stdev     3.033830                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::0        18379     29.47%     29.47% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::1        18772     30.10%     59.58% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::2         2396      3.84%     63.42% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::3         1518      2.43%     65.85% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::4          611      0.98%     66.83% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::5         7520     12.06%     78.89% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::6         1138      1.82%     80.72% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::7          678      1.09%     81.80% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::8        11347     18.20%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::total        62359                       # Number of insts commited each cycle
system.cpu17.commit.committedInsts             170117                       # Number of instructions committed
system.cpu17.commit.committedOps               170512                       # Number of ops (including micro ops) committed
system.cpu17.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu17.commit.refs                        39739                       # Number of memory references committed
system.cpu17.commit.loads                       39140                       # Number of loads committed
system.cpu17.commit.membars                        16                       # Number of memory barriers committed
system.cpu17.commit.branches                    19697                       # Number of branches committed
system.cpu17.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu17.commit.int_insts                  150863                       # Number of committed integer instructions.
system.cpu17.commit.function_calls                 32                       # Number of function calls committed.
system.cpu17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IntAlu         106194     62.28%     62.28% # Class of committed instruction
system.cpu17.commit.op_class_0::IntMult         24579     14.41%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::IntDiv              0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatAdd            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCmp            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCvt            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatDiv            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAdd             0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAddAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAlu             0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCmp             0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCvt             0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMisc            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMult            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShift            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShiftAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAdd            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAlu            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCmp            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCvt            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatDiv            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMisc            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu17.commit.op_class_0::MemRead         39140     22.95%     99.65% # Class of committed instruction
system.cpu17.commit.op_class_0::MemWrite          599      0.35%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::total          170512                       # Class of committed instruction
system.cpu17.commit.bw_lim_events               11347                       # number cycles where commit BW limit reached
system.cpu17.rob.rob_reads                     226632                       # The number of ROB reads
system.cpu17.rob.rob_writes                    352190                       # The number of ROB writes
system.cpu17.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu17.idleCycles                          2052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu17.quiesceCycles                     237345                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu17.committedInsts                    170117                       # Number of Instructions Simulated
system.cpu17.committedOps                      170512                       # Number of Ops (including micro ops) Simulated
system.cpu17.cpi                             0.382895                       # CPI: Cycles Per Instruction
system.cpu17.cpi_total                       0.382895                       # CPI: Total CPI of All Threads
system.cpu17.ipc                             2.611680                       # IPC: Instructions Per Cycle
system.cpu17.ipc_total                       2.611680                       # IPC: Total IPC of All Threads
system.cpu17.int_regfile_reads                 281259                       # number of integer regfile reads
system.cpu17.int_regfile_writes                134533                       # number of integer regfile writes
system.cpu17.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu17.cc_regfile_reads                  657747                       # number of cc regfile reads
system.cpu17.cc_regfile_writes                 117831                       # number of cc regfile writes
system.cpu17.misc_regfile_reads                 47410                       # number of misc regfile reads
system.cpu17.misc_regfile_writes                   99                       # number of misc regfile writes
system.cpu17.dcache.tags.replacements             344                       # number of replacements
system.cpu17.dcache.tags.tagsinuse          77.867144                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs             37851                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs             901                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           42.009989                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::cpu17.data    77.867144                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::cpu17.data     0.076042                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.076042                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses           81491                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses          81491                       # Number of data accesses
system.cpu17.dcache.ReadReq_hits::cpu17.data        37546                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total         37546                       # number of ReadReq hits
system.cpu17.dcache.WriteReq_hits::cpu17.data          298                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total          298                       # number of WriteReq hits
system.cpu17.dcache.SoftPFReq_hits::cpu17.data            2                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu17.dcache.LoadLockedReq_hits::cpu17.data            1                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu17.dcache.demand_hits::cpu17.data        37844                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total          37844                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::cpu17.data        37846                       # number of overall hits
system.cpu17.dcache.overall_hits::total         37846                       # number of overall hits
system.cpu17.dcache.ReadReq_misses::cpu17.data         2126                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total         2126                       # number of ReadReq misses
system.cpu17.dcache.WriteReq_misses::cpu17.data          274                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu17.dcache.SoftPFReq_misses::cpu17.data            3                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu17.dcache.LoadLockedReq_misses::cpu17.data           24                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu17.dcache.StoreCondReq_misses::cpu17.data            5                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu17.dcache.demand_misses::cpu17.data         2400                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total         2400                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::cpu17.data         2403                       # number of overall misses
system.cpu17.dcache.overall_misses::total         2403                       # number of overall misses
system.cpu17.dcache.ReadReq_miss_latency::cpu17.data     62816484                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total     62816484                       # number of ReadReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::cpu17.data      8995752                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total      8995752                       # number of WriteReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::cpu17.data       355462                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total       355462                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::cpu17.data        12500                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::cpu17.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.demand_miss_latency::cpu17.data     71812236                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total     71812236                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::cpu17.data     71812236                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total     71812236                       # number of overall miss cycles
system.cpu17.dcache.ReadReq_accesses::cpu17.data        39672                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total        39672                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::cpu17.data          572                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total          572                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::cpu17.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::cpu17.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::cpu17.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.demand_accesses::cpu17.data        40244                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total        40244                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::cpu17.data        40249                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total        40249                       # number of overall (read+write) accesses
system.cpu17.dcache.ReadReq_miss_rate::cpu17.data     0.053589                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.053589                       # miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_miss_rate::cpu17.data     0.479021                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.479021                       # miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::cpu17.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::cpu17.data     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::cpu17.data            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_miss_rate::cpu17.data     0.059636                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.059636                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::cpu17.data     0.059703                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.059703                       # miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::cpu17.data 29546.793979                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 29546.793979                       # average ReadReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::cpu17.data 32831.211679                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 32831.211679                       # average WriteReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::cpu17.data 14810.916667                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 14810.916667                       # average LoadLockedReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::cpu17.data         2500                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total         2500                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::cpu17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.demand_avg_miss_latency::cpu17.data 29921.765000                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 29921.765000                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::cpu17.data 29884.409488                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 29884.409488                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs        12778                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs             503                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    25.403579                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu17.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu17.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu17.dcache.writebacks::writebacks          141                       # number of writebacks
system.cpu17.dcache.writebacks::total             141                       # number of writebacks
system.cpu17.dcache.ReadReq_mshr_hits::cpu17.data         1353                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total         1353                       # number of ReadReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::cpu17.data          141                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu17.dcache.demand_mshr_hits::cpu17.data         1494                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total         1494                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::cpu17.data         1494                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total         1494                       # number of overall MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::cpu17.data          773                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::cpu17.data          133                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::cpu17.data            2                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::cpu17.data           24                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::cpu17.data            5                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.demand_mshr_misses::cpu17.data          906                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::cpu17.data          908                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::cpu17.data     30057505                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total     30057505                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::cpu17.data      3370749                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total      3370749                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::cpu17.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::cpu17.data       309538                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total       309538                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::cpu17.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::cpu17.data        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::cpu17.data     33428254                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total     33428254                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::cpu17.data     33433254                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total     33433254                       # number of overall MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::cpu17.data     0.019485                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.019485                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::cpu17.data     0.232517                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.232517                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::cpu17.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::cpu17.data     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::cpu17.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_mshr_miss_rate::cpu17.data     0.022513                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.022513                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::cpu17.data     0.022560                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.022560                       # mshr miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::cpu17.data 38884.223803                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 38884.223803                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::cpu17.data 25343.977444                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 25343.977444                       # average WriteReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::cpu17.data         2500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu17.data 12897.416667                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12897.416667                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::cpu17.data         1600                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total         1600                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::cpu17.data 36896.527594                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 36896.527594                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::cpu17.data 36820.764317                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 36820.764317                       # average overall mshr miss latency
system.cpu17.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.icache.tags.replacements               0                       # number of replacements
system.cpu17.icache.tags.tagsinuse          10.283311                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs             17752                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs          322.763636                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::cpu17.inst    10.283311                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::cpu17.inst     0.020085                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.020085                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses           35691                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses          35691                       # Number of data accesses
system.cpu17.icache.ReadReq_hits::cpu17.inst        17752                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total         17752                       # number of ReadReq hits
system.cpu17.icache.demand_hits::cpu17.inst        17752                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total          17752                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::cpu17.inst        17752                       # number of overall hits
system.cpu17.icache.overall_hits::total         17752                       # number of overall hits
system.cpu17.icache.ReadReq_misses::cpu17.inst           66                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu17.icache.demand_misses::cpu17.inst           66                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::cpu17.inst           66                       # number of overall misses
system.cpu17.icache.overall_misses::total           66                       # number of overall misses
system.cpu17.icache.ReadReq_miss_latency::cpu17.inst      2044751                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total      2044751                       # number of ReadReq miss cycles
system.cpu17.icache.demand_miss_latency::cpu17.inst      2044751                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total      2044751                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::cpu17.inst      2044751                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total      2044751                       # number of overall miss cycles
system.cpu17.icache.ReadReq_accesses::cpu17.inst        17818                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total        17818                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.demand_accesses::cpu17.inst        17818                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total        17818                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::cpu17.inst        17818                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total        17818                       # number of overall (read+write) accesses
system.cpu17.icache.ReadReq_miss_rate::cpu17.inst     0.003704                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.003704                       # miss rate for ReadReq accesses
system.cpu17.icache.demand_miss_rate::cpu17.inst     0.003704                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.003704                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::cpu17.inst     0.003704                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.003704                       # miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_miss_latency::cpu17.inst 30981.075758                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 30981.075758                       # average ReadReq miss latency
system.cpu17.icache.demand_avg_miss_latency::cpu17.inst 30981.075758                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 30981.075758                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::cpu17.inst 30981.075758                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 30981.075758                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.fast_writes                     0                       # number of fast writes performed
system.cpu17.icache.cache_copies                    0                       # number of cache copies performed
system.cpu17.icache.ReadReq_mshr_hits::cpu17.inst           11                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu17.icache.demand_mshr_hits::cpu17.inst           11                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::cpu17.inst           11                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::cpu17.inst           55                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu17.icache.demand_mshr_misses::cpu17.inst           55                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::cpu17.inst           55                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::cpu17.inst      1869249                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      1869249                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::cpu17.inst      1869249                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      1869249                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::cpu17.inst      1869249                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      1869249                       # number of overall MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::cpu17.inst     0.003087                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.003087                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.demand_mshr_miss_rate::cpu17.inst     0.003087                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.003087                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::cpu17.inst     0.003087                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.003087                       # mshr miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::cpu17.inst 33986.345455                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 33986.345455                       # average ReadReq mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::cpu17.inst 33986.345455                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 33986.345455                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::cpu17.inst 33986.345455                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 33986.345455                       # average overall mshr miss latency
system.cpu17.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.branchPred.lookups                 22148                       # Number of BP lookups
system.cpu18.branchPred.condPredicted           21803                       # Number of conditional branches predicted
system.cpu18.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu18.branchPred.BTBLookups              18499                       # Number of BTB lookups
system.cpu18.branchPred.BTBHits                 15241                       # Number of BTB hits
system.cpu18.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu18.branchPred.BTBHitPct           82.388237                       # BTB Hit Percentage
system.cpu18.branchPred.usedRAS                    93                       # Number of times the RAS was used to get a target.
system.cpu18.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu18.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.numCycles                          64591                       # number of cpu cycles simulated
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.fetch.icacheStallCycles            18701                       # Number of cycles fetch is stalled on an Icache miss
system.cpu18.fetch.Insts                       184299                       # Number of instructions fetch has processed
system.cpu18.fetch.Branches                     22148                       # Number of branches that fetch encountered
system.cpu18.fetch.predictedBranches            15334                       # Number of branches that fetch has predicted taken
system.cpu18.fetch.Cycles                       43547                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu18.fetch.SquashCycles                   517                       # Number of cycles fetch has spent squashing
system.cpu18.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu18.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu18.fetch.CacheLines                   17787                       # Number of cache lines fetched
system.cpu18.fetch.IcacheSquashes                  97                       # Number of outstanding Icache misses that were squashed
system.cpu18.fetch.rateDist::samples            62513                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::mean            2.969462                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::stdev           3.679757                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::0                  36807     58.88%     58.88% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::1                    841      1.35%     60.22% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::2                    209      0.33%     60.56% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::3                    236      0.38%     60.94% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::4                    368      0.59%     61.52% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::5                    243      0.39%     61.91% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::6                    286      0.46%     62.37% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::7                   8924     14.28%     76.65% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::8                  14599     23.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::total              62513                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.branchRate                0.342896                       # Number of branch fetches per cycle
system.cpu18.fetch.rate                      2.853323                       # Number of inst fetches per cycle
system.cpu18.decode.IdleCycles                  19009                       # Number of cycles decode is idle
system.cpu18.decode.BlockedCycles               19032                       # Number of cycles decode is blocked
system.cpu18.decode.RunCycles                   18832                       # Number of cycles decode is running
system.cpu18.decode.UnblockCycles                5411                       # Number of cycles decode is unblocking
system.cpu18.decode.SquashCycles                  229                       # Number of cycles decode is squashing
system.cpu18.decode.BranchResolved                166                       # Number of times decode resolved a branch
system.cpu18.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu18.decode.DecodedInsts               183804                       # Number of instructions handled by decode
system.cpu18.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu18.rename.SquashCycles                  229                       # Number of cycles rename is squashing
system.cpu18.rename.IdleCycles                  20284                       # Number of cycles rename is idle
system.cpu18.rename.BlockCycles                  8400                       # Number of cycles rename is blocking
system.cpu18.rename.serializeStallCycles         1263                       # count of cycles rename stalled for serializing inst
system.cpu18.rename.RunCycles                   22740                       # Number of cycles rename is running
system.cpu18.rename.UnblockCycles                9597                       # Number of cycles rename is unblocking
system.cpu18.rename.RenamedInsts               182752                       # Number of instructions processed by rename
system.cpu18.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu18.rename.IQFullEvents                 7541                       # Number of times rename has blocked due to IQ full
system.cpu18.rename.LQFullEvents                  880                       # Number of times rename has blocked due to LQ full
system.cpu18.rename.RenamedOperands            269307                       # Number of destination operands rename has renamed
system.cpu18.rename.RenameLookups              897850                       # Number of register rename lookups that rename has made
system.cpu18.rename.int_rename_lookups         287434                       # Number of integer rename lookups
system.cpu18.rename.CommittedMaps              261700                       # Number of HB maps that are committed
system.cpu18.rename.UndoneMaps                   7592                       # Number of HB maps that are undone due to squashing
system.cpu18.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu18.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu18.rename.skidInsts                   20737                       # count of insts added to the skid buffer
system.cpu18.memDep0.insertedLoads              41123                       # Number of loads inserted to the mem dependence unit.
system.cpu18.memDep0.insertedStores              1004                       # Number of stores inserted to the mem dependence unit.
system.cpu18.memDep0.conflictingLoads             349                       # Number of conflicting loads.
system.cpu18.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu18.iq.iqInstsAdded                   181267                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu18.iq.iqNonSpecInstsAdded                42                       # Number of non-speculative instructions added to the IQ
system.cpu18.iq.iqInstsIssued                  185839                       # Number of instructions issued
system.cpu18.iq.iqSquashedInstsIssued             377                       # Number of squashed instructions issued
system.cpu18.iq.iqSquashedInstsExamined          4886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu18.iq.iqSquashedOperandsExamined        16734                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu18.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu18.iq.issued_per_cycle::samples        62513                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::mean       2.972806                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::stdev      1.559418                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::0             10057     16.09%     16.09% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::1              4868      7.79%     23.88% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::2              1935      3.10%     26.97% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::3              5511      8.82%     35.79% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::4             40142     64.21%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::total         62513                       # Number of insts issued each cycle
system.cpu18.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntMult                  372    100.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IntAlu              112570     60.57%     60.57% # Type of FU issued
system.cpu18.iq.FU_type_0::IntMult              24594     13.23%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::IntDiv                   0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatAdd                 0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCmp                 0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCvt                 0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMult                0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatDiv                 0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatSqrt                0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAdd                  0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAddAcc               0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAlu                  0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCmp                  0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCvt                  0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMisc                 0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMult                 0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMultAcc              0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShift                0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSqrt                 0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMult            0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.81% # Type of FU issued
system.cpu18.iq.FU_type_0::MemRead              47978     25.82%     99.62% # Type of FU issued
system.cpu18.iq.FU_type_0::MemWrite               697      0.38%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::total               185839                       # Type of FU issued
system.cpu18.iq.rate                         2.877166                       # Inst issue rate
system.cpu18.iq.fu_busy_cnt                       372                       # FU busy when requested
system.cpu18.iq.fu_busy_rate                 0.002002                       # FU busy rate (busy events/executed inst)
system.cpu18.iq.int_inst_queue_reads           434936                       # Number of integer instruction queue reads
system.cpu18.iq.int_inst_queue_writes          186210                       # Number of integer instruction queue writes
system.cpu18.iq.int_inst_queue_wakeup_accesses       177787                       # Number of integer instruction queue wakeup accesses
system.cpu18.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu18.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu18.iq.int_alu_accesses               186211                       # Number of integer alu accesses
system.cpu18.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu18.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu18.iew.lsq.thread0.squashedLoads         1261                       # Number of loads squashed
system.cpu18.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu18.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu18.iew.lsq.thread0.squashedStores          438                       # Number of stores squashed
system.cpu18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu18.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu18.iew.lsq.thread0.cacheBlocked         7328                       # Number of times an access to memory failed due to the cache being blocked
system.cpu18.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu18.iew.iewSquashCycles                  229                       # Number of cycles IEW is squashing
system.cpu18.iew.iewBlockCycles                  4644                       # Number of cycles IEW is blocking
system.cpu18.iew.iewUnblockCycles                 650                       # Number of cycles IEW is unblocking
system.cpu18.iew.iewDispatchedInsts            181312                       # Number of instructions dispatched to IQ
system.cpu18.iew.iewDispSquashedInsts              75                       # Number of squashed instructions skipped by dispatch
system.cpu18.iew.iewDispLoadInsts               41123                       # Number of dispatched load instructions
system.cpu18.iew.iewDispStoreInsts               1004                       # Number of dispatched store instructions
system.cpu18.iew.iewDispNonSpecInsts               18                       # Number of dispatched non-speculative instructions
system.cpu18.iew.iewIQFullEvents                   56                       # Number of times the IQ has become full, causing a stall
system.cpu18.iew.iewLSQFullEvents                 236                       # Number of times the LSQ has become full, causing a stall
system.cpu18.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu18.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu18.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu18.iew.branchMispredicts                221                       # Number of branch mispredicts detected at execute
system.cpu18.iew.iewExecutedInsts              185481                       # Number of executed instructions
system.cpu18.iew.iewExecLoadInsts               47784                       # Number of load instructions executed
system.cpu18.iew.iewExecSquashedInsts             354                       # Number of squashed instructions skipped in execute
system.cpu18.iew.exec_swp                           0                       # number of swp insts executed
system.cpu18.iew.exec_nop                           3                       # number of nop insts executed
system.cpu18.iew.exec_refs                      48442                       # number of memory reference insts executed
system.cpu18.iew.exec_branches                  21347                       # Number of branches executed
system.cpu18.iew.exec_stores                      658                       # Number of stores executed
system.cpu18.iew.exec_rate                   2.871623                       # Inst execution rate
system.cpu18.iew.wb_sent                       177876                       # cumulative count of insts sent to commit
system.cpu18.iew.wb_count                      177787                       # cumulative count of insts written-back
system.cpu18.iew.wb_producers                  147260                       # num instructions producing a value
system.cpu18.iew.wb_consumers                  245956                       # num instructions consuming a value
system.cpu18.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu18.iew.wb_rate                     2.752504                       # insts written-back per cycle
system.cpu18.iew.wb_fanout                   0.598725                       # average fanout of values written-back
system.cpu18.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu18.commit.commitSquashedInsts          4822                       # The number of squashed insts skipped by commit
system.cpu18.commit.commitNonSpecStalls            29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu18.commit.branchMispredicts             215                       # The number of times a branch was mispredicted
system.cpu18.commit.committed_per_cycle::samples        61830                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::mean     2.853356                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::stdev     3.045142                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::0        16169     26.15%     26.15% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::1        19624     31.74%     57.89% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::2         2586      4.18%     62.07% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::3         1402      2.27%     64.34% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::4          795      1.29%     65.63% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::5         7638     12.35%     77.98% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::6         1103      1.78%     79.76% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::7          671      1.09%     80.85% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::8        11842     19.15%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::total        61830                       # Number of insts commited each cycle
system.cpu18.commit.committedInsts             176057                       # Number of instructions committed
system.cpu18.commit.committedOps               176423                       # Number of ops (including micro ops) committed
system.cpu18.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu18.commit.refs                        40428                       # Number of memory references committed
system.cpu18.commit.loads                       39862                       # Number of loads committed
system.cpu18.commit.membars                        15                       # Number of memory barriers committed
system.cpu18.commit.branches                    21189                       # Number of branches committed
system.cpu18.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu18.commit.int_insts                  155277                       # Number of committed integer instructions.
system.cpu18.commit.function_calls                 29                       # Number of function calls committed.
system.cpu18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IntAlu         111416     63.15%     63.15% # Class of committed instruction
system.cpu18.commit.op_class_0::IntMult         24579     13.93%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::IntDiv              0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatAdd            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCvt            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMult            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatDiv            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatSqrt            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAdd             0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAddAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAlu             0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCmp             0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCvt             0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMisc            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMult            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMultAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShift            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShiftAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSqrt            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAdd            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAlu            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCvt            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatDiv            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMisc            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMult            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.08% # Class of committed instruction
system.cpu18.commit.op_class_0::MemRead         39862     22.59%     99.68% # Class of committed instruction
system.cpu18.commit.op_class_0::MemWrite          566      0.32%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::total          176423                       # Class of committed instruction
system.cpu18.commit.bw_lim_events               11842                       # number cycles where commit BW limit reached
system.cpu18.rob.rob_reads                     231168                       # The number of ROB reads
system.cpu18.rob.rob_writes                    363248                       # The number of ROB writes
system.cpu18.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu18.idleCycles                          2078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu18.quiesceCycles                     237891                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu18.committedInsts                    176057                       # Number of Instructions Simulated
system.cpu18.committedOps                      176423                       # Number of Ops (including micro ops) Simulated
system.cpu18.cpi                             0.366876                       # CPI: Cycles Per Instruction
system.cpu18.cpi_total                       0.366876                       # CPI: Total CPI of All Threads
system.cpu18.ipc                             2.725720                       # IPC: Instructions Per Cycle
system.cpu18.ipc_total                       2.725720                       # IPC: Total IPC of All Threads
system.cpu18.int_regfile_reads                 289174                       # number of integer regfile reads
system.cpu18.int_regfile_writes                136651                       # number of integer regfile writes
system.cpu18.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu18.cc_regfile_reads                  676974                       # number of cc regfile reads
system.cpu18.cc_regfile_writes                 126777                       # number of cc regfile writes
system.cpu18.misc_regfile_reads                 48054                       # number of misc regfile reads
system.cpu18.misc_regfile_writes                   39                       # number of misc regfile writes
system.cpu18.dcache.tags.replacements             342                       # number of replacements
system.cpu18.dcache.tags.tagsinuse          78.893233                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs             38780                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs             899                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs           43.136819                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::cpu18.data    78.893233                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::cpu18.data     0.077044                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.077044                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses           82868                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses          82868                       # Number of data accesses
system.cpu18.dcache.ReadReq_hits::cpu18.data        38493                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total         38493                       # number of ReadReq hits
system.cpu18.dcache.WriteReq_hits::cpu18.data          280                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total          280                       # number of WriteReq hits
system.cpu18.dcache.SoftPFReq_hits::cpu18.data            2                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu18.dcache.LoadLockedReq_hits::cpu18.data            1                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu18.dcache.demand_hits::cpu18.data        38773                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total          38773                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::cpu18.data        38775                       # number of overall hits
system.cpu18.dcache.overall_hits::total         38775                       # number of overall hits
system.cpu18.dcache.ReadReq_misses::cpu18.data         1907                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total         1907                       # number of ReadReq misses
system.cpu18.dcache.WriteReq_misses::cpu18.data          274                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu18.dcache.SoftPFReq_misses::cpu18.data            3                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu18.dcache.LoadLockedReq_misses::cpu18.data            9                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu18.dcache.StoreCondReq_misses::cpu18.data            6                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu18.dcache.demand_misses::cpu18.data         2181                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total         2181                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::cpu18.data         2184                       # number of overall misses
system.cpu18.dcache.overall_misses::total         2184                       # number of overall misses
system.cpu18.dcache.ReadReq_miss_latency::cpu18.data     57842989                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total     57842989                       # number of ReadReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::cpu18.data      8204499                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total      8204499                       # number of WriteReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::cpu18.data        93956                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total        93956                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::cpu18.data        12500                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::cpu18.data        63500                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::total        63500                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.demand_miss_latency::cpu18.data     66047488                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total     66047488                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::cpu18.data     66047488                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total     66047488                       # number of overall miss cycles
system.cpu18.dcache.ReadReq_accesses::cpu18.data        40400                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total        40400                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::cpu18.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::cpu18.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::cpu18.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::cpu18.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.demand_accesses::cpu18.data        40954                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total        40954                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::cpu18.data        40959                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total        40959                       # number of overall (read+write) accesses
system.cpu18.dcache.ReadReq_miss_rate::cpu18.data     0.047203                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.047203                       # miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_miss_rate::cpu18.data     0.494585                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.494585                       # miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::cpu18.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::cpu18.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::cpu18.data            1                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_miss_rate::cpu18.data     0.053255                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.053255                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::cpu18.data     0.053322                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.053322                       # miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::cpu18.data 30331.929208                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total 30331.929208                       # average ReadReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::cpu18.data 29943.427007                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total 29943.427007                       # average WriteReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::cpu18.data 10439.555556                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total 10439.555556                       # average LoadLockedReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::cpu18.data  2083.333333                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::total  2083.333333                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::cpu18.data          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.demand_avg_miss_latency::cpu18.data 30283.121504                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total 30283.121504                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::cpu18.data 30241.523810                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total 30241.523810                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs        12011                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs             498                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs    24.118474                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu18.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu18.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu18.dcache.writebacks::writebacks          125                       # number of writebacks
system.cpu18.dcache.writebacks::total             125                       # number of writebacks
system.cpu18.dcache.ReadReq_mshr_hits::cpu18.data         1135                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total         1135                       # number of ReadReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::cpu18.data          141                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu18.dcache.demand_mshr_hits::cpu18.data         1276                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total         1276                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::cpu18.data         1276                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total         1276                       # number of overall MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::cpu18.data          772                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::cpu18.data          133                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::cpu18.data            2                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::cpu18.data            9                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::cpu18.data            6                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.demand_mshr_misses::cpu18.data          905                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::cpu18.data          907                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::cpu18.data     28533503                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total     28533503                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::cpu18.data      3146000                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total      3146000                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::cpu18.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::cpu18.data        76544                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total        76544                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::cpu18.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::cpu18.data        59000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::total        59000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::cpu18.data     31679503                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total     31679503                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::cpu18.data     31684503                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total     31684503                       # number of overall MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::cpu18.data     0.019109                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.019109                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::cpu18.data     0.240072                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.240072                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::cpu18.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::cpu18.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::cpu18.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_mshr_miss_rate::cpu18.data     0.022098                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.022098                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::cpu18.data     0.022144                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.022144                       # mshr miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::cpu18.data 36960.496114                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 36960.496114                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::cpu18.data 23654.135338                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 23654.135338                       # average WriteReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::cpu18.data         2500                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu18.data  8504.888889                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8504.888889                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::cpu18.data  1333.333333                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::total  1333.333333                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu18.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::cpu18.data 35004.975691                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 35004.975691                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::cpu18.data 34933.299890                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 34933.299890                       # average overall mshr miss latency
system.cpu18.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.icache.tags.replacements               0                       # number of replacements
system.cpu18.icache.tags.tagsinuse          10.092191                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs             17721                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs          322.200000                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::cpu18.inst    10.092191                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::cpu18.inst     0.019711                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.019711                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses           35629                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses          35629                       # Number of data accesses
system.cpu18.icache.ReadReq_hits::cpu18.inst        17721                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total         17721                       # number of ReadReq hits
system.cpu18.icache.demand_hits::cpu18.inst        17721                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total          17721                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::cpu18.inst        17721                       # number of overall hits
system.cpu18.icache.overall_hits::total         17721                       # number of overall hits
system.cpu18.icache.ReadReq_misses::cpu18.inst           66                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu18.icache.demand_misses::cpu18.inst           66                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::cpu18.inst           66                       # number of overall misses
system.cpu18.icache.overall_misses::total           66                       # number of overall misses
system.cpu18.icache.ReadReq_miss_latency::cpu18.inst      2138500                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total      2138500                       # number of ReadReq miss cycles
system.cpu18.icache.demand_miss_latency::cpu18.inst      2138500                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total      2138500                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::cpu18.inst      2138500                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total      2138500                       # number of overall miss cycles
system.cpu18.icache.ReadReq_accesses::cpu18.inst        17787                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total        17787                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.demand_accesses::cpu18.inst        17787                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total        17787                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::cpu18.inst        17787                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total        17787                       # number of overall (read+write) accesses
system.cpu18.icache.ReadReq_miss_rate::cpu18.inst     0.003711                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.003711                       # miss rate for ReadReq accesses
system.cpu18.icache.demand_miss_rate::cpu18.inst     0.003711                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.003711                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::cpu18.inst     0.003711                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.003711                       # miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_miss_latency::cpu18.inst 32401.515152                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 32401.515152                       # average ReadReq miss latency
system.cpu18.icache.demand_avg_miss_latency::cpu18.inst 32401.515152                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 32401.515152                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::cpu18.inst 32401.515152                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 32401.515152                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.fast_writes                     0                       # number of fast writes performed
system.cpu18.icache.cache_copies                    0                       # number of cache copies performed
system.cpu18.icache.ReadReq_mshr_hits::cpu18.inst           11                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu18.icache.demand_mshr_hits::cpu18.inst           11                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::cpu18.inst           11                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::cpu18.inst           55                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu18.icache.demand_mshr_misses::cpu18.inst           55                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::cpu18.inst           55                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::cpu18.inst      1839000                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total      1839000                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::cpu18.inst      1839000                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total      1839000                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::cpu18.inst      1839000                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total      1839000                       # number of overall MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::cpu18.inst     0.003092                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.003092                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.demand_mshr_miss_rate::cpu18.inst     0.003092                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.003092                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::cpu18.inst     0.003092                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.003092                       # mshr miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::cpu18.inst 33436.363636                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 33436.363636                       # average ReadReq mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::cpu18.inst 33436.363636                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 33436.363636                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::cpu18.inst 33436.363636                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 33436.363636                       # average overall mshr miss latency
system.cpu18.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.branchPred.lookups                 21244                       # Number of BP lookups
system.cpu19.branchPred.condPredicted           20919                       # Number of conditional branches predicted
system.cpu19.branchPred.condIncorrect             238                       # Number of conditional branches incorrect
system.cpu19.branchPred.BTBLookups              17805                       # Number of BTB lookups
system.cpu19.branchPred.BTBHits                 14803                       # Number of BTB hits
system.cpu19.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu19.branchPred.BTBHitPct           83.139568                       # BTB Hit Percentage
system.cpu19.branchPred.usedRAS                    96                       # Number of times the RAS was used to get a target.
system.cpu19.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu19.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.numCycles                          64261                       # number of cpu cycles simulated
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.fetch.icacheStallCycles            18711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu19.fetch.Insts                       180647                       # Number of instructions fetch has processed
system.cpu19.fetch.Branches                     21244                       # Number of branches that fetch encountered
system.cpu19.fetch.predictedBranches            14899                       # Number of branches that fetch has predicted taken
system.cpu19.fetch.Cycles                       43230                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu19.fetch.SquashCycles                   503                       # Number of cycles fetch has spent squashing
system.cpu19.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu19.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu19.fetch.CacheLines                   17766                       # Number of cache lines fetched
system.cpu19.fetch.IcacheSquashes                  87                       # Number of outstanding Icache misses that were squashed
system.cpu19.fetch.rateDist::samples            62199                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::mean            2.924951                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::stdev           3.666176                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::0                  36980     59.45%     59.45% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::1                    796      1.28%     60.73% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::2                    226      0.36%     61.10% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::3                    240      0.39%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::4                    361      0.58%     62.06% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::5                    254      0.41%     62.47% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::6                    294      0.47%     62.94% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::7                   8901     14.31%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::8                  14147     22.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::total              62199                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.branchRate                0.330589                       # Number of branch fetches per cycle
system.cpu19.fetch.rate                      2.811145                       # Number of inst fetches per cycle
system.cpu19.decode.IdleCycles                  18642                       # Number of cycles decode is idle
system.cpu19.decode.BlockedCycles               19524                       # Number of cycles decode is blocked
system.cpu19.decode.RunCycles                   18565                       # Number of cycles decode is running
system.cpu19.decode.UnblockCycles                5247                       # Number of cycles decode is unblocking
system.cpu19.decode.SquashCycles                  221                       # Number of cycles decode is squashing
system.cpu19.decode.BranchResolved                156                       # Number of times decode resolved a branch
system.cpu19.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu19.decode.DecodedInsts               180293                       # Number of instructions handled by decode
system.cpu19.decode.SquashedInsts                 128                       # Number of squashed instructions handled by decode
system.cpu19.rename.SquashCycles                  221                       # Number of cycles rename is squashing
system.cpu19.rename.IdleCycles                  19883                       # Number of cycles rename is idle
system.cpu19.rename.BlockCycles                  8585                       # Number of cycles rename is blocking
system.cpu19.rename.serializeStallCycles         1581                       # count of cycles rename stalled for serializing inst
system.cpu19.rename.RunCycles                   22333                       # Number of cycles rename is running
system.cpu19.rename.UnblockCycles                9596                       # Number of cycles rename is unblocking
system.cpu19.rename.RenamedInsts               179231                       # Number of instructions processed by rename
system.cpu19.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu19.rename.IQFullEvents                 7371                       # Number of times rename has blocked due to IQ full
system.cpu19.rename.LQFullEvents                 1076                       # Number of times rename has blocked due to LQ full
system.cpu19.rename.RenamedOperands            262759                       # Number of destination operands rename has renamed
system.cpu19.rename.RenameLookups              880726                       # Number of register rename lookups that rename has made
system.cpu19.rename.int_rename_lookups         282638                       # Number of integer rename lookups
system.cpu19.rename.CommittedMaps              254854                       # Number of HB maps that are committed
system.cpu19.rename.UndoneMaps                   7893                       # Number of HB maps that are undone due to squashing
system.cpu19.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu19.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu19.rename.skidInsts                   20358                       # count of insts added to the skid buffer
system.cpu19.memDep0.insertedLoads              40714                       # Number of loads inserted to the mem dependence unit.
system.cpu19.memDep0.insertedStores               989                       # Number of stores inserted to the mem dependence unit.
system.cpu19.memDep0.conflictingLoads             346                       # Number of conflicting loads.
system.cpu19.memDep0.conflictingStores            120                       # Number of conflicting stores.
system.cpu19.iq.iqInstsAdded                   177810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu19.iq.iqNonSpecInstsAdded                45                       # Number of non-speculative instructions added to the IQ
system.cpu19.iq.iqInstsIssued                  182185                       # Number of instructions issued
system.cpu19.iq.iqSquashedInstsIssued             359                       # Number of squashed instructions issued
system.cpu19.iq.iqSquashedInstsExamined          5077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu19.iq.iqSquashedOperandsExamined        17667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu19.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu19.iq.issued_per_cycle::samples        62199                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::mean       2.929066                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::stdev      1.584085                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::0             10513     16.90%     16.90% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::1              5118      8.23%     25.13% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::2              1968      3.16%     28.29% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::3              5269      8.47%     36.77% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::4             39331     63.23%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::total         62199                       # Number of insts issued each cycle
system.cpu19.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntMult                  427    100.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IntAlu              109385     60.04%     60.04% # Type of FU issued
system.cpu19.iq.FU_type_0::IntMult              24582     13.49%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::IntDiv                   0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatAdd                 0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCmp                 0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCvt                 0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMult                0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatDiv                 0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatSqrt                0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAdd                  0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAddAcc               0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAlu                  0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCmp                  0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCvt                  0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMisc                 0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMult                 0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMultAcc              0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShift                0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSqrt                 0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMult            0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.53% # Type of FU issued
system.cpu19.iq.FU_type_0::MemRead              47523     26.09%     99.62% # Type of FU issued
system.cpu19.iq.FU_type_0::MemWrite               695      0.38%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::total               182185                       # Type of FU issued
system.cpu19.iq.rate                         2.835079                       # Inst issue rate
system.cpu19.iq.fu_busy_cnt                       427                       # FU busy when requested
system.cpu19.iq.fu_busy_rate                 0.002344                       # FU busy rate (busy events/executed inst)
system.cpu19.iq.int_inst_queue_reads           427351                       # Number of integer instruction queue reads
system.cpu19.iq.int_inst_queue_writes          182943                       # Number of integer instruction queue writes
system.cpu19.iq.int_inst_queue_wakeup_accesses       174170                       # Number of integer instruction queue wakeup accesses
system.cpu19.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu19.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu19.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu19.iq.int_alu_accesses               182612                       # Number of integer alu accesses
system.cpu19.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu19.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu19.iew.lsq.thread0.squashedLoads         1306                       # Number of loads squashed
system.cpu19.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu19.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu19.iew.lsq.thread0.squashedStores          419                       # Number of stores squashed
system.cpu19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu19.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu19.iew.lsq.thread0.cacheBlocked         7330                       # Number of times an access to memory failed due to the cache being blocked
system.cpu19.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu19.iew.iewSquashCycles                  221                       # Number of cycles IEW is squashing
system.cpu19.iew.iewBlockCycles                  4766                       # Number of cycles IEW is blocking
system.cpu19.iew.iewUnblockCycles                 564                       # Number of cycles IEW is unblocking
system.cpu19.iew.iewDispatchedInsts            177858                       # Number of instructions dispatched to IQ
system.cpu19.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu19.iew.iewDispLoadInsts               40714                       # Number of dispatched load instructions
system.cpu19.iew.iewDispStoreInsts                989                       # Number of dispatched store instructions
system.cpu19.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu19.iew.iewIQFullEvents                   52                       # Number of times the IQ has become full, causing a stall
system.cpu19.iew.iewLSQFullEvents                 146                       # Number of times the LSQ has become full, causing a stall
system.cpu19.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu19.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu19.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu19.iew.branchMispredicts                214                       # Number of branch mispredicts detected at execute
system.cpu19.iew.iewExecutedInsts              181833                       # Number of executed instructions
system.cpu19.iew.iewExecLoadInsts               47300                       # Number of load instructions executed
system.cpu19.iew.iewExecSquashedInsts             348                       # Number of squashed instructions skipped in execute
system.cpu19.iew.exec_swp                           0                       # number of swp insts executed
system.cpu19.iew.exec_nop                           3                       # number of nop insts executed
system.cpu19.iew.exec_refs                      47962                       # number of memory reference insts executed
system.cpu19.iew.exec_branches                  20449                       # Number of branches executed
system.cpu19.iew.exec_stores                      662                       # Number of stores executed
system.cpu19.iew.exec_rate                   2.829601                       # Inst execution rate
system.cpu19.iew.wb_sent                       174252                       # cumulative count of insts sent to commit
system.cpu19.iew.wb_count                      174170                       # cumulative count of insts written-back
system.cpu19.iew.wb_producers                  144756                       # num instructions producing a value
system.cpu19.iew.wb_consumers                  240925                       # num instructions consuming a value
system.cpu19.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu19.iew.wb_rate                     2.710353                       # insts written-back per cycle
system.cpu19.iew.wb_fanout                   0.600834                       # average fanout of values written-back
system.cpu19.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu19.commit.commitSquashedInsts          5020                       # The number of squashed insts skipped by commit
system.cpu19.commit.commitNonSpecStalls            33                       # The number of times commit has been forced to stall to communicate backwards
system.cpu19.commit.branchMispredicts             208                       # The number of times a branch was mispredicted
system.cpu19.commit.committed_per_cycle::samples        61493                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::mean     2.809718                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::stdev     3.052593                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::0        17053     27.73%     27.73% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::1        18988     30.88%     58.61% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::2         2545      4.14%     62.75% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::3         1326      2.16%     64.90% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::4          746      1.21%     66.12% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::5         7291     11.86%     77.97% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::6         1183      1.92%     79.90% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::7          703      1.14%     81.04% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::8        11658     18.96%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::total        61493                       # Number of insts commited each cycle
system.cpu19.commit.committedInsts             172412                       # Number of instructions committed
system.cpu19.commit.committedOps               172778                       # Number of ops (including micro ops) committed
system.cpu19.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu19.commit.refs                        39978                       # Number of memory references committed
system.cpu19.commit.loads                       39408                       # Number of loads committed
system.cpu19.commit.membars                        15                       # Number of memory barriers committed
system.cpu19.commit.branches                    20277                       # Number of branches committed
system.cpu19.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu19.commit.int_insts                  152544                       # Number of committed integer instructions.
system.cpu19.commit.function_calls                 29                       # Number of function calls committed.
system.cpu19.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IntAlu         108221     62.64%     62.64% # Class of committed instruction
system.cpu19.commit.op_class_0::IntMult         24579     14.23%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::IntDiv              0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatAdd            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCmp            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCvt            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMult            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatDiv            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatSqrt            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAdd             0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAddAcc            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAlu             0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCmp             0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCvt             0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMisc            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMult            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMultAcc            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShift            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShiftAcc            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSqrt            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAdd            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAlu            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCmp            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCvt            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatDiv            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMisc            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMult            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.86% # Class of committed instruction
system.cpu19.commit.op_class_0::MemRead         39408     22.81%     99.67% # Class of committed instruction
system.cpu19.commit.op_class_0::MemWrite          570      0.33%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::total          172778                       # Class of committed instruction
system.cpu19.commit.bw_lim_events               11658                       # number cycles where commit BW limit reached
system.cpu19.rob.rob_reads                     227568                       # The number of ROB reads
system.cpu19.rob.rob_writes                    356373                       # The number of ROB writes
system.cpu19.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu19.idleCycles                          2062                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu19.quiesceCycles                     238221                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu19.committedInsts                    172412                       # Number of Instructions Simulated
system.cpu19.committedOps                      172778                       # Number of Ops (including micro ops) Simulated
system.cpu19.cpi                             0.372718                       # CPI: Cycles Per Instruction
system.cpu19.cpi_total                       0.372718                       # CPI: Total CPI of All Threads
system.cpu19.ipc                             2.682996                       # IPC: Instructions Per Cycle
system.cpu19.ipc_total                       2.682996                       # IPC: Total IPC of All Threads
system.cpu19.int_regfile_reads                 284174                       # number of integer regfile reads
system.cpu19.int_regfile_writes                135293                       # number of integer regfile writes
system.cpu19.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu19.cc_regfile_reads                  664662                       # number of cc regfile reads
system.cpu19.cc_regfile_writes                 121347                       # number of cc regfile writes
system.cpu19.misc_regfile_reads                 47614                       # number of misc regfile reads
system.cpu19.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu19.dcache.tags.replacements             340                       # number of replacements
system.cpu19.dcache.tags.tagsinuse          78.435045                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs             38097                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs             894                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs           42.614094                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::cpu19.data    78.435045                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::cpu19.data     0.076597                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.076597                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses           81905                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses          81905                       # Number of data accesses
system.cpu19.dcache.ReadReq_hits::cpu19.data        37808                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total         37808                       # number of ReadReq hits
system.cpu19.dcache.WriteReq_hits::cpu19.data          282                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total          282                       # number of WriteReq hits
system.cpu19.dcache.SoftPFReq_hits::cpu19.data            2                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu19.dcache.LoadLockedReq_hits::cpu19.data            1                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu19.dcache.demand_hits::cpu19.data        38090                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total          38090                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::cpu19.data        38092                       # number of overall hits
system.cpu19.dcache.overall_hits::total         38092                       # number of overall hits
system.cpu19.dcache.ReadReq_misses::cpu19.data         2103                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total         2103                       # number of ReadReq misses
system.cpu19.dcache.WriteReq_misses::cpu19.data          272                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu19.dcache.SoftPFReq_misses::cpu19.data            3                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu19.dcache.LoadLockedReq_misses::cpu19.data           13                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu19.dcache.StoreCondReq_misses::cpu19.data            9                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu19.dcache.demand_misses::cpu19.data         2375                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total         2375                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::cpu19.data         2378                       # number of overall misses
system.cpu19.dcache.overall_misses::total         2378                       # number of overall misses
system.cpu19.dcache.ReadReq_miss_latency::cpu19.data     61412986                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_miss_latency::total     61412986                       # number of ReadReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::cpu19.data      8360749                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::total      8360749                       # number of WriteReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::cpu19.data       161921                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::total       161921                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::cpu19.data        12000                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::cpu19.data        66000                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::total        66000                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.demand_miss_latency::cpu19.data     69773735                       # number of demand (read+write) miss cycles
system.cpu19.dcache.demand_miss_latency::total     69773735                       # number of demand (read+write) miss cycles
system.cpu19.dcache.overall_miss_latency::cpu19.data     69773735                       # number of overall miss cycles
system.cpu19.dcache.overall_miss_latency::total     69773735                       # number of overall miss cycles
system.cpu19.dcache.ReadReq_accesses::cpu19.data        39911                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total        39911                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::cpu19.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::cpu19.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::cpu19.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::cpu19.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.demand_accesses::cpu19.data        40465                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total        40465                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::cpu19.data        40470                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total        40470                       # number of overall (read+write) accesses
system.cpu19.dcache.ReadReq_miss_rate::cpu19.data     0.052692                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.052692                       # miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_miss_rate::cpu19.data     0.490975                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.490975                       # miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::cpu19.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::cpu19.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::cpu19.data            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_miss_rate::cpu19.data     0.058693                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.058693                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::cpu19.data     0.058760                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.058760                       # miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_miss_latency::cpu19.data 29202.561103                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_avg_miss_latency::total 29202.561103                       # average ReadReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::cpu19.data 30738.047794                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::total 30738.047794                       # average WriteReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::cpu19.data 12455.461538                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total 12455.461538                       # average LoadLockedReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::cpu19.data  1333.333333                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::total  1333.333333                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::cpu19.data          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.demand_avg_miss_latency::cpu19.data 29378.414737                       # average overall miss latency
system.cpu19.dcache.demand_avg_miss_latency::total 29378.414737                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::cpu19.data 29341.351976                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::total 29341.351976                       # average overall miss latency
system.cpu19.dcache.blocked_cycles::no_mshrs        12155                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs             498                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs    24.407631                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets          229                       # average number of cycles each access was blocked
system.cpu19.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu19.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu19.dcache.writebacks::writebacks          140                       # number of writebacks
system.cpu19.dcache.writebacks::total             140                       # number of writebacks
system.cpu19.dcache.ReadReq_mshr_hits::cpu19.data         1336                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_hits::total         1336                       # number of ReadReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::cpu19.data          140                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu19.dcache.demand_mshr_hits::cpu19.data         1476                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.demand_mshr_hits::total         1476                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.overall_mshr_hits::cpu19.data         1476                       # number of overall MSHR hits
system.cpu19.dcache.overall_mshr_hits::total         1476                       # number of overall MSHR hits
system.cpu19.dcache.ReadReq_mshr_misses::cpu19.data          767                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::cpu19.data          132                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::cpu19.data            2                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::cpu19.data           13                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::cpu19.data            9                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.demand_mshr_misses::cpu19.data          899                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.demand_mshr_misses::total          899                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.overall_mshr_misses::cpu19.data          901                       # number of overall MSHR misses
system.cpu19.dcache.overall_mshr_misses::total          901                       # number of overall MSHR misses
system.cpu19.dcache.ReadReq_mshr_miss_latency::cpu19.data     29086504                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_latency::total     29086504                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::cpu19.data      3132250                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::total      3132250                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::cpu19.data         5500                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::total         5500                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::cpu19.data       134579                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total       134579                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::cpu19.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::cpu19.data        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::total        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::cpu19.data     32218754                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::total     32218754                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::cpu19.data     32224254                       # number of overall MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::total     32224254                       # number of overall MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_rate::cpu19.data     0.019218                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_mshr_miss_rate::total     0.019218                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::cpu19.data     0.238267                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::total     0.238267                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::cpu19.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::cpu19.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::cpu19.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_mshr_miss_rate::cpu19.data     0.022217                       # mshr miss rate for demand accesses
system.cpu19.dcache.demand_mshr_miss_rate::total     0.022217                       # mshr miss rate for demand accesses
system.cpu19.dcache.overall_mshr_miss_rate::cpu19.data     0.022263                       # mshr miss rate for overall accesses
system.cpu19.dcache.overall_mshr_miss_rate::total     0.022263                       # mshr miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::cpu19.data 37922.430248                       # average ReadReq mshr miss latency
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total 37922.430248                       # average ReadReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::cpu19.data 23729.166667                       # average WriteReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total 23729.166667                       # average WriteReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::cpu19.data         2750                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::total         2750                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu19.data 10352.230769                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10352.230769                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::cpu19.data   833.333333                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::total   833.333333                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu19.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::cpu19.data 35838.436040                       # average overall mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::total 35838.436040                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::cpu19.data 35764.987791                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::total 35764.987791                       # average overall mshr miss latency
system.cpu19.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.icache.tags.replacements               0                       # number of replacements
system.cpu19.icache.tags.tagsinuse          10.235707                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs             17699                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs          310.508772                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::cpu19.inst    10.235707                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::cpu19.inst     0.019992                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.019992                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses           35589                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses          35589                       # Number of data accesses
system.cpu19.icache.ReadReq_hits::cpu19.inst        17699                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total         17699                       # number of ReadReq hits
system.cpu19.icache.demand_hits::cpu19.inst        17699                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total          17699                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::cpu19.inst        17699                       # number of overall hits
system.cpu19.icache.overall_hits::total         17699                       # number of overall hits
system.cpu19.icache.ReadReq_misses::cpu19.inst           67                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu19.icache.demand_misses::cpu19.inst           67                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::cpu19.inst           67                       # number of overall misses
system.cpu19.icache.overall_misses::total           67                       # number of overall misses
system.cpu19.icache.ReadReq_miss_latency::cpu19.inst      2205474                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_miss_latency::total      2205474                       # number of ReadReq miss cycles
system.cpu19.icache.demand_miss_latency::cpu19.inst      2205474                       # number of demand (read+write) miss cycles
system.cpu19.icache.demand_miss_latency::total      2205474                       # number of demand (read+write) miss cycles
system.cpu19.icache.overall_miss_latency::cpu19.inst      2205474                       # number of overall miss cycles
system.cpu19.icache.overall_miss_latency::total      2205474                       # number of overall miss cycles
system.cpu19.icache.ReadReq_accesses::cpu19.inst        17766                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total        17766                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.demand_accesses::cpu19.inst        17766                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total        17766                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::cpu19.inst        17766                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total        17766                       # number of overall (read+write) accesses
system.cpu19.icache.ReadReq_miss_rate::cpu19.inst     0.003771                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.003771                       # miss rate for ReadReq accesses
system.cpu19.icache.demand_miss_rate::cpu19.inst     0.003771                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.003771                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::cpu19.inst     0.003771                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.003771                       # miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_miss_latency::cpu19.inst 32917.522388                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_avg_miss_latency::total 32917.522388                       # average ReadReq miss latency
system.cpu19.icache.demand_avg_miss_latency::cpu19.inst 32917.522388                       # average overall miss latency
system.cpu19.icache.demand_avg_miss_latency::total 32917.522388                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::cpu19.inst 32917.522388                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::total 32917.522388                       # average overall miss latency
system.cpu19.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.fast_writes                     0                       # number of fast writes performed
system.cpu19.icache.cache_copies                    0                       # number of cache copies performed
system.cpu19.icache.ReadReq_mshr_hits::cpu19.inst           10                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu19.icache.demand_mshr_hits::cpu19.inst           10                       # number of demand (read+write) MSHR hits
system.cpu19.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu19.icache.overall_mshr_hits::cpu19.inst           10                       # number of overall MSHR hits
system.cpu19.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu19.icache.ReadReq_mshr_misses::cpu19.inst           57                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu19.icache.demand_mshr_misses::cpu19.inst           57                       # number of demand (read+write) MSHR misses
system.cpu19.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu19.icache.overall_mshr_misses::cpu19.inst           57                       # number of overall MSHR misses
system.cpu19.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu19.icache.ReadReq_mshr_miss_latency::cpu19.inst      1909015                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_latency::total      1909015                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::cpu19.inst      1909015                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::total      1909015                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::cpu19.inst      1909015                       # number of overall MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::total      1909015                       # number of overall MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_rate::cpu19.inst     0.003208                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_mshr_miss_rate::total     0.003208                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.demand_mshr_miss_rate::cpu19.inst     0.003208                       # mshr miss rate for demand accesses
system.cpu19.icache.demand_mshr_miss_rate::total     0.003208                       # mshr miss rate for demand accesses
system.cpu19.icache.overall_mshr_miss_rate::cpu19.inst     0.003208                       # mshr miss rate for overall accesses
system.cpu19.icache.overall_mshr_miss_rate::total     0.003208                       # mshr miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::cpu19.inst 33491.491228                       # average ReadReq mshr miss latency
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total 33491.491228                       # average ReadReq mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::cpu19.inst 33491.491228                       # average overall mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::total 33491.491228                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::cpu19.inst 33491.491228                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::total 33491.491228                       # average overall mshr miss latency
system.cpu19.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.branchPred.lookups                 21192                       # Number of BP lookups
system.cpu20.branchPred.condPredicted           20878                       # Number of conditional branches predicted
system.cpu20.branchPred.condIncorrect             235                       # Number of conditional branches incorrect
system.cpu20.branchPred.BTBLookups              17516                       # Number of BTB lookups
system.cpu20.branchPred.BTBHits                 14781                       # Number of BTB hits
system.cpu20.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu20.branchPred.BTBHitPct           84.385704                       # BTB Hit Percentage
system.cpu20.branchPred.usedRAS                    82                       # Number of times the RAS was used to get a target.
system.cpu20.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu20.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.read_hits                          0                       # DTB read hits
system.cpu20.dtb.read_misses                        0                       # DTB read misses
system.cpu20.dtb.write_hits                         0                       # DTB write hits
system.cpu20.dtb.write_misses                       0                       # DTB write misses
system.cpu20.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.read_accesses                      0                       # DTB read accesses
system.cpu20.dtb.write_accesses                     0                       # DTB write accesses
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.hits                               0                       # DTB hits
system.cpu20.dtb.misses                             0                       # DTB misses
system.cpu20.dtb.accesses                           0                       # DTB accesses
system.cpu20.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.walker.walks                       0                       # Table walker walks requested
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.inst_hits                          0                       # ITB inst hits
system.cpu20.itb.inst_misses                        0                       # ITB inst misses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.itb.hits                               0                       # DTB hits
system.cpu20.itb.misses                             0                       # DTB misses
system.cpu20.itb.accesses                           0                       # DTB accesses
system.cpu20.numCycles                          63715                       # number of cpu cycles simulated
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.fetch.icacheStallCycles            18851                       # Number of cycles fetch is stalled on an Icache miss
system.cpu20.fetch.Insts                       180611                       # Number of instructions fetch has processed
system.cpu20.fetch.Branches                     21192                       # Number of branches that fetch encountered
system.cpu20.fetch.predictedBranches            14863                       # Number of branches that fetch has predicted taken
system.cpu20.fetch.Cycles                       42361                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu20.fetch.SquashCycles                   499                       # Number of cycles fetch has spent squashing
system.cpu20.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu20.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu20.fetch.CacheLines                   17797                       # Number of cache lines fetched
system.cpu20.fetch.IcacheSquashes                 127                       # Number of outstanding Icache misses that were squashed
system.cpu20.fetch.rateDist::samples            61468                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::mean            2.958743                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::stdev           3.674476                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::0                  36290     59.04%     59.04% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::1                    760      1.24%     60.28% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::2                    211      0.34%     60.62% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::3                    254      0.41%     61.03% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::4                    381      0.62%     61.65% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::5                    248      0.40%     62.06% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::6                    286      0.47%     62.52% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::7                   8860     14.41%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::8                  14178     23.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::total              61468                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.branchRate                0.332606                       # Number of branch fetches per cycle
system.cpu20.fetch.rate                      2.834670                       # Number of inst fetches per cycle
system.cpu20.decode.IdleCycles                  18637                       # Number of cycles decode is idle
system.cpu20.decode.BlockedCycles               18917                       # Number of cycles decode is blocked
system.cpu20.decode.RunCycles                   18564                       # Number of cycles decode is running
system.cpu20.decode.UnblockCycles                5130                       # Number of cycles decode is unblocking
system.cpu20.decode.SquashCycles                  220                       # Number of cycles decode is squashing
system.cpu20.decode.BranchResolved                141                       # Number of times decode resolved a branch
system.cpu20.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu20.decode.DecodedInsts               179808                       # Number of instructions handled by decode
system.cpu20.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu20.rename.SquashCycles                  220                       # Number of cycles rename is squashing
system.cpu20.rename.IdleCycles                  19905                       # Number of cycles rename is idle
system.cpu20.rename.BlockCycles                  7927                       # Number of cycles rename is blocking
system.cpu20.rename.serializeStallCycles         1567                       # count of cycles rename stalled for serializing inst
system.cpu20.rename.RunCycles                   22198                       # Number of cycles rename is running
system.cpu20.rename.UnblockCycles                9651                       # Number of cycles rename is unblocking
system.cpu20.rename.RenamedInsts               178976                       # Number of instructions processed by rename
system.cpu20.rename.IQFullEvents                 7183                       # Number of times rename has blocked due to IQ full
system.cpu20.rename.LQFullEvents                 1270                       # Number of times rename has blocked due to LQ full
system.cpu20.rename.RenamedOperands            262327                       # Number of destination operands rename has renamed
system.cpu20.rename.RenameLookups              879544                       # Number of register rename lookups that rename has made
system.cpu20.rename.int_rename_lookups         282431                       # Number of integer rename lookups
system.cpu20.rename.CommittedMaps              254774                       # Number of HB maps that are committed
system.cpu20.rename.UndoneMaps                   7549                       # Number of HB maps that are undone due to squashing
system.cpu20.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu20.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.cpu20.rename.skidInsts                   21218                       # count of insts added to the skid buffer
system.cpu20.memDep0.insertedLoads              40661                       # Number of loads inserted to the mem dependence unit.
system.cpu20.memDep0.insertedStores               968                       # Number of stores inserted to the mem dependence unit.
system.cpu20.memDep0.conflictingLoads             327                       # Number of conflicting loads.
system.cpu20.memDep0.conflictingStores            113                       # Number of conflicting stores.
system.cpu20.iq.iqInstsAdded                   177664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu20.iq.iqNonSpecInstsAdded                55                       # Number of non-speculative instructions added to the IQ
system.cpu20.iq.iqInstsIssued                  181904                       # Number of instructions issued
system.cpu20.iq.iqSquashedInstsIssued             404                       # Number of squashed instructions issued
system.cpu20.iq.iqSquashedInstsExamined          4956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu20.iq.iqSquashedOperandsExamined        18023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu20.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu20.iq.issued_per_cycle::samples        61468                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::mean       2.959328                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::stdev      1.570499                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::0             10037     16.33%     16.33% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::1              4992      8.12%     24.45% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::2              1906      3.10%     27.55% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::3              5032      8.19%     35.74% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::4             39501     64.26%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::total         61468                       # Number of insts issued each cycle
system.cpu20.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntMult                  460    100.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IntAlu              109195     60.03%     60.03% # Type of FU issued
system.cpu20.iq.FU_type_0::IntMult              24585     13.52%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::IntDiv                   0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatAdd                 0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCmp                 0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCvt                 0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMult                0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatDiv                 0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatSqrt                0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAdd                  0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAddAcc               0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAlu                  0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCmp                  0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCvt                  0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMisc                 0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMult                 0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMultAcc              0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShift                0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSqrt                 0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMult            0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.54% # Type of FU issued
system.cpu20.iq.FU_type_0::MemRead              47417     26.07%     99.61% # Type of FU issued
system.cpu20.iq.FU_type_0::MemWrite               707      0.39%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::total               181904                       # Type of FU issued
system.cpu20.iq.rate                         2.854964                       # Inst issue rate
system.cpu20.iq.fu_busy_cnt                       460                       # FU busy when requested
system.cpu20.iq.fu_busy_rate                 0.002529                       # FU busy rate (busy events/executed inst)
system.cpu20.iq.int_inst_queue_reads           426136                       # Number of integer instruction queue reads
system.cpu20.iq.int_inst_queue_writes          182686                       # Number of integer instruction queue writes
system.cpu20.iq.int_inst_queue_wakeup_accesses       173988                       # Number of integer instruction queue wakeup accesses
system.cpu20.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu20.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu20.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu20.iq.int_alu_accesses               182364                       # Number of integer alu accesses
system.cpu20.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu20.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu20.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu20.iew.lsq.thread0.squashedLoads         1249                       # Number of loads squashed
system.cpu20.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu20.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu20.iew.lsq.thread0.squashedStores          380                       # Number of stores squashed
system.cpu20.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu20.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu20.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu20.iew.lsq.thread0.cacheBlocked         7279                       # Number of times an access to memory failed due to the cache being blocked
system.cpu20.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu20.iew.iewSquashCycles                  220                       # Number of cycles IEW is squashing
system.cpu20.iew.iewBlockCycles                  4228                       # Number of cycles IEW is blocking
system.cpu20.iew.iewUnblockCycles                 620                       # Number of cycles IEW is unblocking
system.cpu20.iew.iewDispatchedInsts            177722                       # Number of instructions dispatched to IQ
system.cpu20.iew.iewDispSquashedInsts              50                       # Number of squashed instructions skipped by dispatch
system.cpu20.iew.iewDispLoadInsts               40661                       # Number of dispatched load instructions
system.cpu20.iew.iewDispStoreInsts                968                       # Number of dispatched store instructions
system.cpu20.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu20.iew.iewIQFullEvents                   61                       # Number of times the IQ has become full, causing a stall
system.cpu20.iew.iewLSQFullEvents                 222                       # Number of times the LSQ has become full, causing a stall
system.cpu20.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu20.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu20.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu20.iew.branchMispredicts                212                       # Number of branch mispredicts detected at execute
system.cpu20.iew.iewExecutedInsts              181632                       # Number of executed instructions
system.cpu20.iew.iewExecLoadInsts               47247                       # Number of load instructions executed
system.cpu20.iew.iewExecSquashedInsts             268                       # Number of squashed instructions skipped in execute
system.cpu20.iew.exec_swp                           0                       # number of swp insts executed
system.cpu20.iew.exec_nop                           3                       # number of nop insts executed
system.cpu20.iew.exec_refs                      47924                       # number of memory reference insts executed
system.cpu20.iew.exec_branches                  20399                       # Number of branches executed
system.cpu20.iew.exec_stores                      677                       # Number of stores executed
system.cpu20.iew.exec_rate                   2.850694                       # Inst execution rate
system.cpu20.iew.wb_sent                       174069                       # cumulative count of insts sent to commit
system.cpu20.iew.wb_count                      173988                       # cumulative count of insts written-back
system.cpu20.iew.wb_producers                  144718                       # num instructions producing a value
system.cpu20.iew.wb_consumers                  240819                       # num instructions consuming a value
system.cpu20.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu20.iew.wb_rate                     2.730723                       # insts written-back per cycle
system.cpu20.iew.wb_fanout                   0.600941                       # average fanout of values written-back
system.cpu20.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu20.commit.commitSquashedInsts          4894                       # The number of squashed insts skipped by commit
system.cpu20.commit.commitNonSpecStalls            39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu20.commit.branchMispredicts             206                       # The number of times a branch was mispredicted
system.cpu20.commit.committed_per_cycle::samples        60777                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::mean     2.842572                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::stdev     3.070825                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::0        16596     27.31%     27.31% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::1        19024     31.30%     58.61% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::2         2325      3.83%     62.43% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::3         1249      2.06%     64.49% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::4          551      0.91%     65.39% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::5         7374     12.13%     77.53% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::6         1152      1.90%     79.42% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::7          692      1.14%     80.56% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::8        11814     19.44%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::total        60777                       # Number of insts commited each cycle
system.cpu20.commit.committedInsts             172377                       # Number of instructions committed
system.cpu20.commit.committedOps               172763                       # Number of ops (including micro ops) committed
system.cpu20.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu20.commit.refs                        40000                       # Number of memory references committed
system.cpu20.commit.loads                       39412                       # Number of loads committed
system.cpu20.commit.membars                        15                       # Number of memory barriers committed
system.cpu20.commit.branches                    20265                       # Number of branches committed
system.cpu20.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu20.commit.int_insts                  152545                       # Number of committed integer instructions.
system.cpu20.commit.function_calls                 31                       # Number of function calls committed.
system.cpu20.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IntAlu         108184     62.62%     62.62% # Class of committed instruction
system.cpu20.commit.op_class_0::IntMult         24579     14.23%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::IntDiv              0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatAdd            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCmp            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCvt            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMult            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatDiv            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatSqrt            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAdd             0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAddAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAlu             0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCmp             0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCvt             0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMisc            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMult            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShift            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShiftAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSqrt            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAdd            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAlu            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCmp            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCvt            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatDiv            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMisc            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMult            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.85% # Class of committed instruction
system.cpu20.commit.op_class_0::MemRead         39412     22.81%     99.66% # Class of committed instruction
system.cpu20.commit.op_class_0::MemWrite          588      0.34%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::total          172763                       # Class of committed instruction
system.cpu20.commit.bw_lim_events               11814                       # number cycles where commit BW limit reached
system.cpu20.rob.rob_reads                     226542                       # The number of ROB reads
system.cpu20.rob.rob_writes                    356078                       # The number of ROB writes
system.cpu20.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu20.idleCycles                          2247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu20.quiesceCycles                     238767                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu20.committedInsts                    172377                       # Number of Instructions Simulated
system.cpu20.committedOps                      172763                       # Number of Ops (including micro ops) Simulated
system.cpu20.cpi                             0.369626                       # CPI: Cycles Per Instruction
system.cpu20.cpi_total                       0.369626                       # CPI: Total CPI of All Threads
system.cpu20.ipc                             2.705438                       # IPC: Instructions Per Cycle
system.cpu20.ipc_total                       2.705438                       # IPC: Total IPC of All Threads
system.cpu20.int_regfile_reads                 283924                       # number of integer regfile reads
system.cpu20.int_regfile_writes                135233                       # number of integer regfile writes
system.cpu20.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu20.cc_regfile_reads                  663981                       # number of cc regfile reads
system.cpu20.cc_regfile_writes                 121053                       # number of cc regfile writes
system.cpu20.misc_regfile_reads                 47624                       # number of misc regfile reads
system.cpu20.misc_regfile_writes                   75                       # number of misc regfile writes
system.cpu20.dcache.tags.replacements             345                       # number of replacements
system.cpu20.dcache.tags.tagsinuse          79.257674                       # Cycle average of tags in use
system.cpu20.dcache.tags.total_refs             38088                       # Total number of references to valid blocks.
system.cpu20.dcache.tags.sampled_refs             901                       # Sample count of references to valid blocks.
system.cpu20.dcache.tags.avg_refs           42.273030                       # Average number of references to valid blocks.
system.cpu20.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.dcache.tags.occ_blocks::cpu20.data    79.257674                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_percent::cpu20.data     0.077400                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::total     0.077400                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu20.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu20.dcache.tags.tag_accesses           81957                       # Number of tag accesses
system.cpu20.dcache.tags.data_accesses          81957                       # Number of data accesses
system.cpu20.dcache.ReadReq_hits::cpu20.data        37788                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::total         37788                       # number of ReadReq hits
system.cpu20.dcache.WriteReq_hits::cpu20.data          293                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::total          293                       # number of WriteReq hits
system.cpu20.dcache.SoftPFReq_hits::cpu20.data            2                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu20.dcache.LoadLockedReq_hits::cpu20.data            1                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu20.dcache.demand_hits::cpu20.data        38081                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::total          38081                       # number of demand (read+write) hits
system.cpu20.dcache.overall_hits::cpu20.data        38083                       # number of overall hits
system.cpu20.dcache.overall_hits::total         38083                       # number of overall hits
system.cpu20.dcache.ReadReq_misses::cpu20.data         2132                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::total         2132                       # number of ReadReq misses
system.cpu20.dcache.WriteReq_misses::cpu20.data          274                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu20.dcache.SoftPFReq_misses::cpu20.data            3                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu20.dcache.LoadLockedReq_misses::cpu20.data           18                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu20.dcache.StoreCondReq_misses::cpu20.data            4                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu20.dcache.demand_misses::cpu20.data         2406                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::total         2406                       # number of demand (read+write) misses
system.cpu20.dcache.overall_misses::cpu20.data         2409                       # number of overall misses
system.cpu20.dcache.overall_misses::total         2409                       # number of overall misses
system.cpu20.dcache.ReadReq_miss_latency::cpu20.data     59983237                       # number of ReadReq miss cycles
system.cpu20.dcache.ReadReq_miss_latency::total     59983237                       # number of ReadReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::cpu20.data      8279750                       # number of WriteReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::total      8279750                       # number of WriteReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::cpu20.data       286940                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::total       286940                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::cpu20.data        14500                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::total        14500                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::cpu20.data        21500                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::total        21500                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.demand_miss_latency::cpu20.data     68262987                       # number of demand (read+write) miss cycles
system.cpu20.dcache.demand_miss_latency::total     68262987                       # number of demand (read+write) miss cycles
system.cpu20.dcache.overall_miss_latency::cpu20.data     68262987                       # number of overall miss cycles
system.cpu20.dcache.overall_miss_latency::total     68262987                       # number of overall miss cycles
system.cpu20.dcache.ReadReq_accesses::cpu20.data        39920                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::total        39920                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::cpu20.data          567                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::total          567                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::cpu20.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::cpu20.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::cpu20.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.demand_accesses::cpu20.data        40487                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::total        40487                       # number of demand (read+write) accesses
system.cpu20.dcache.overall_accesses::cpu20.data        40492                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::total        40492                       # number of overall (read+write) accesses
system.cpu20.dcache.ReadReq_miss_rate::cpu20.data     0.053407                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::total     0.053407                       # miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_miss_rate::cpu20.data     0.483245                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::total     0.483245                       # miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::cpu20.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::cpu20.data     0.947368                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::total     0.947368                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::cpu20.data            1                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_miss_rate::cpu20.data     0.059426                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::total     0.059426                       # miss rate for demand accesses
system.cpu20.dcache.overall_miss_rate::cpu20.data     0.059493                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::total     0.059493                       # miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_miss_latency::cpu20.data 28134.726548                       # average ReadReq miss latency
system.cpu20.dcache.ReadReq_avg_miss_latency::total 28134.726548                       # average ReadReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::cpu20.data 30218.065693                       # average WriteReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::total 30218.065693                       # average WriteReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::cpu20.data 15941.111111                       # average LoadLockedReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::total 15941.111111                       # average LoadLockedReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::cpu20.data         3625                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::total         3625                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::cpu20.data          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.demand_avg_miss_latency::cpu20.data 28371.981297                       # average overall miss latency
system.cpu20.dcache.demand_avg_miss_latency::total 28371.981297                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::cpu20.data 28336.648817                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::total 28336.648817                       # average overall miss latency
system.cpu20.dcache.blocked_cycles::no_mshrs        11525                       # number of cycles access was blocked
system.cpu20.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_mshrs             502                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_mshrs    22.958167                       # average number of cycles each access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_targets          229                       # average number of cycles each access was blocked
system.cpu20.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu20.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu20.dcache.writebacks::writebacks          137                       # number of writebacks
system.cpu20.dcache.writebacks::total             137                       # number of writebacks
system.cpu20.dcache.ReadReq_mshr_hits::cpu20.data         1358                       # number of ReadReq MSHR hits
system.cpu20.dcache.ReadReq_mshr_hits::total         1358                       # number of ReadReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::cpu20.data          141                       # number of WriteReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu20.dcache.demand_mshr_hits::cpu20.data         1499                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.demand_mshr_hits::total         1499                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.overall_mshr_hits::cpu20.data         1499                       # number of overall MSHR hits
system.cpu20.dcache.overall_mshr_hits::total         1499                       # number of overall MSHR hits
system.cpu20.dcache.ReadReq_mshr_misses::cpu20.data          774                       # number of ReadReq MSHR misses
system.cpu20.dcache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::cpu20.data          133                       # number of WriteReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::cpu20.data            2                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::cpu20.data           18                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::cpu20.data            4                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.demand_mshr_misses::cpu20.data          907                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.overall_mshr_misses::cpu20.data          909                       # number of overall MSHR misses
system.cpu20.dcache.overall_mshr_misses::total          909                       # number of overall MSHR misses
system.cpu20.dcache.ReadReq_mshr_miss_latency::cpu20.data     27922753                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_latency::total     27922753                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::cpu20.data      3133750                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::total      3133750                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::cpu20.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::cpu20.data       246060                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::total       246060                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::cpu20.data        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::total        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::cpu20.data        20000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::total        20000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::cpu20.data     31056503                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::total     31056503                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::cpu20.data     31061503                       # number of overall MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::total     31061503                       # number of overall MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_rate::cpu20.data     0.019389                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_mshr_miss_rate::total     0.019389                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::cpu20.data     0.234568                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::total     0.234568                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::cpu20.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::cpu20.data     0.947368                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::cpu20.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_mshr_miss_rate::cpu20.data     0.022402                       # mshr miss rate for demand accesses
system.cpu20.dcache.demand_mshr_miss_rate::total     0.022402                       # mshr miss rate for demand accesses
system.cpu20.dcache.overall_mshr_miss_rate::cpu20.data     0.022449                       # mshr miss rate for overall accesses
system.cpu20.dcache.overall_mshr_miss_rate::total     0.022449                       # mshr miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::cpu20.data 36075.908269                       # average ReadReq mshr miss latency
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::total 36075.908269                       # average ReadReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::cpu20.data 23562.030075                       # average WriteReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::total 23562.030075                       # average WriteReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::cpu20.data         2500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu20.data        13670                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13670                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::cpu20.data         2500                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu20.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::cpu20.data 34240.907387                       # average overall mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::total 34240.907387                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::cpu20.data 34171.070407                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::total 34171.070407                       # average overall mshr miss latency
system.cpu20.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.icache.tags.replacements               0                       # number of replacements
system.cpu20.icache.tags.tagsinuse          10.307943                       # Cycle average of tags in use
system.cpu20.icache.tags.total_refs             17723                       # Total number of references to valid blocks.
system.cpu20.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu20.icache.tags.avg_refs          310.929825                       # Average number of references to valid blocks.
system.cpu20.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.icache.tags.occ_blocks::cpu20.inst    10.307943                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_percent::cpu20.inst     0.020133                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::total     0.020133                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu20.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu20.icache.tags.tag_accesses           35651                       # Number of tag accesses
system.cpu20.icache.tags.data_accesses          35651                       # Number of data accesses
system.cpu20.icache.ReadReq_hits::cpu20.inst        17723                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::total         17723                       # number of ReadReq hits
system.cpu20.icache.demand_hits::cpu20.inst        17723                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::total          17723                       # number of demand (read+write) hits
system.cpu20.icache.overall_hits::cpu20.inst        17723                       # number of overall hits
system.cpu20.icache.overall_hits::total         17723                       # number of overall hits
system.cpu20.icache.ReadReq_misses::cpu20.inst           74                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu20.icache.demand_misses::cpu20.inst           74                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu20.icache.overall_misses::cpu20.inst           74                       # number of overall misses
system.cpu20.icache.overall_misses::total           74                       # number of overall misses
system.cpu20.icache.ReadReq_miss_latency::cpu20.inst      2409993                       # number of ReadReq miss cycles
system.cpu20.icache.ReadReq_miss_latency::total      2409993                       # number of ReadReq miss cycles
system.cpu20.icache.demand_miss_latency::cpu20.inst      2409993                       # number of demand (read+write) miss cycles
system.cpu20.icache.demand_miss_latency::total      2409993                       # number of demand (read+write) miss cycles
system.cpu20.icache.overall_miss_latency::cpu20.inst      2409993                       # number of overall miss cycles
system.cpu20.icache.overall_miss_latency::total      2409993                       # number of overall miss cycles
system.cpu20.icache.ReadReq_accesses::cpu20.inst        17797                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::total        17797                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.demand_accesses::cpu20.inst        17797                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::total        17797                       # number of demand (read+write) accesses
system.cpu20.icache.overall_accesses::cpu20.inst        17797                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::total        17797                       # number of overall (read+write) accesses
system.cpu20.icache.ReadReq_miss_rate::cpu20.inst     0.004158                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::total     0.004158                       # miss rate for ReadReq accesses
system.cpu20.icache.demand_miss_rate::cpu20.inst     0.004158                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::total     0.004158                       # miss rate for demand accesses
system.cpu20.icache.overall_miss_rate::cpu20.inst     0.004158                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::total     0.004158                       # miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_miss_latency::cpu20.inst 32567.472973                       # average ReadReq miss latency
system.cpu20.icache.ReadReq_avg_miss_latency::total 32567.472973                       # average ReadReq miss latency
system.cpu20.icache.demand_avg_miss_latency::cpu20.inst 32567.472973                       # average overall miss latency
system.cpu20.icache.demand_avg_miss_latency::total 32567.472973                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::cpu20.inst 32567.472973                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::total 32567.472973                       # average overall miss latency
system.cpu20.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.icache.fast_writes                     0                       # number of fast writes performed
system.cpu20.icache.cache_copies                    0                       # number of cache copies performed
system.cpu20.icache.ReadReq_mshr_hits::cpu20.inst           17                       # number of ReadReq MSHR hits
system.cpu20.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu20.icache.demand_mshr_hits::cpu20.inst           17                       # number of demand (read+write) MSHR hits
system.cpu20.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu20.icache.overall_mshr_hits::cpu20.inst           17                       # number of overall MSHR hits
system.cpu20.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu20.icache.ReadReq_mshr_misses::cpu20.inst           57                       # number of ReadReq MSHR misses
system.cpu20.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu20.icache.demand_mshr_misses::cpu20.inst           57                       # number of demand (read+write) MSHR misses
system.cpu20.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu20.icache.overall_mshr_misses::cpu20.inst           57                       # number of overall MSHR misses
system.cpu20.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu20.icache.ReadReq_mshr_miss_latency::cpu20.inst      1944510                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_latency::total      1944510                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::cpu20.inst      1944510                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::total      1944510                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::cpu20.inst      1944510                       # number of overall MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::total      1944510                       # number of overall MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_rate::cpu20.inst     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_mshr_miss_rate::total     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.demand_mshr_miss_rate::cpu20.inst     0.003203                       # mshr miss rate for demand accesses
system.cpu20.icache.demand_mshr_miss_rate::total     0.003203                       # mshr miss rate for demand accesses
system.cpu20.icache.overall_mshr_miss_rate::cpu20.inst     0.003203                       # mshr miss rate for overall accesses
system.cpu20.icache.overall_mshr_miss_rate::total     0.003203                       # mshr miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::cpu20.inst 34114.210526                       # average ReadReq mshr miss latency
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::total 34114.210526                       # average ReadReq mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::cpu20.inst 34114.210526                       # average overall mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::total 34114.210526                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::cpu20.inst 34114.210526                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::total 34114.210526                       # average overall mshr miss latency
system.cpu20.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.branchPred.lookups                 18642                       # Number of BP lookups
system.cpu21.branchPred.condPredicted           18340                       # Number of conditional branches predicted
system.cpu21.branchPred.condIncorrect             229                       # Number of conditional branches incorrect
system.cpu21.branchPred.BTBLookups              15973                       # Number of BTB lookups
system.cpu21.branchPred.BTBHits                 13514                       # Number of BTB hits
system.cpu21.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu21.branchPred.BTBHitPct           84.605271                       # BTB Hit Percentage
system.cpu21.branchPred.usedRAS                    96                       # Number of times the RAS was used to get a target.
system.cpu21.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu21.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.inst_hits                          0                       # ITB inst hits
system.cpu21.dtb.inst_misses                        0                       # ITB inst misses
system.cpu21.dtb.read_hits                          0                       # DTB read hits
system.cpu21.dtb.read_misses                        0                       # DTB read misses
system.cpu21.dtb.write_hits                         0                       # DTB write hits
system.cpu21.dtb.write_misses                       0                       # DTB write misses
system.cpu21.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.read_accesses                      0                       # DTB read accesses
system.cpu21.dtb.write_accesses                     0                       # DTB write accesses
system.cpu21.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.dtb.hits                               0                       # DTB hits
system.cpu21.dtb.misses                             0                       # DTB misses
system.cpu21.dtb.accesses                           0                       # DTB accesses
system.cpu21.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.itb.walker.walks                       0                       # Table walker walks requested
system.cpu21.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.inst_hits                          0                       # ITB inst hits
system.cpu21.itb.inst_misses                        0                       # ITB inst misses
system.cpu21.itb.read_hits                          0                       # DTB read hits
system.cpu21.itb.read_misses                        0                       # DTB read misses
system.cpu21.itb.write_hits                         0                       # DTB write hits
system.cpu21.itb.write_misses                       0                       # DTB write misses
system.cpu21.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.read_accesses                      0                       # DTB read accesses
system.cpu21.itb.write_accesses                     0                       # DTB write accesses
system.cpu21.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.itb.hits                               0                       # DTB hits
system.cpu21.itb.misses                             0                       # DTB misses
system.cpu21.itb.accesses                           0                       # DTB accesses
system.cpu21.numCycles                          63171                       # number of cpu cycles simulated
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.fetch.icacheStallCycles            18780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu21.fetch.Insts                       170318                       # Number of instructions fetch has processed
system.cpu21.fetch.Branches                     18642                       # Number of branches that fetch encountered
system.cpu21.fetch.predictedBranches            13610                       # Number of branches that fetch has predicted taken
system.cpu21.fetch.Cycles                       42083                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu21.fetch.SquashCycles                   489                       # Number of cycles fetch has spent squashing
system.cpu21.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu21.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu21.fetch.CacheLines                   17788                       # Number of cache lines fetched
system.cpu21.fetch.IcacheSquashes                 103                       # Number of outstanding Icache misses that were squashed
system.cpu21.fetch.rateDist::samples            61114                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::mean            2.806771                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::stdev           3.625443                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::0                  37197     60.86%     60.86% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::1                    765      1.25%     62.12% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::2                    209      0.34%     62.46% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::3                    293      0.48%     62.94% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::4                    397      0.65%     63.59% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::5                    247      0.40%     63.99% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::6                    282      0.46%     64.45% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::7                   8836     14.46%     78.91% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::8                  12888     21.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::total              61114                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.branchRate                0.295104                       # Number of branch fetches per cycle
system.cpu21.fetch.rate                      2.696142                       # Number of inst fetches per cycle
system.cpu21.decode.IdleCycles                  17963                       # Number of cycles decode is idle
system.cpu21.decode.BlockedCycles               20476                       # Number of cycles decode is blocked
system.cpu21.decode.RunCycles                   17928                       # Number of cycles decode is running
system.cpu21.decode.UnblockCycles                4532                       # Number of cycles decode is unblocking
system.cpu21.decode.SquashCycles                  215                       # Number of cycles decode is squashing
system.cpu21.decode.BranchResolved                143                       # Number of times decode resolved a branch
system.cpu21.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu21.decode.DecodedInsts               169739                       # Number of instructions handled by decode
system.cpu21.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu21.rename.SquashCycles                  215                       # Number of cycles rename is squashing
system.cpu21.rename.IdleCycles                  19027                       # Number of cycles rename is idle
system.cpu21.rename.BlockCycles                  9963                       # Number of cycles rename is blocking
system.cpu21.rename.serializeStallCycles         1653                       # count of cycles rename stalled for serializing inst
system.cpu21.rename.RunCycles                   21132                       # Number of cycles rename is running
system.cpu21.rename.UnblockCycles                9124                       # Number of cycles rename is unblocking
system.cpu21.rename.RenamedInsts               168911                       # Number of instructions processed by rename
system.cpu21.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu21.rename.IQFullEvents                 6934                       # Number of times rename has blocked due to IQ full
system.cpu21.rename.LQFullEvents                 1189                       # Number of times rename has blocked due to LQ full
system.cpu21.rename.RenamedOperands            243407                       # Number of destination operands rename has renamed
system.cpu21.rename.RenameLookups              830453                       # Number of register rename lookups that rename has made
system.cpu21.rename.int_rename_lookups         268520                       # Number of integer rename lookups
system.cpu21.rename.CommittedMaps              235609                       # Number of HB maps that are committed
system.cpu21.rename.UndoneMaps                   7795                       # Number of HB maps that are undone due to squashing
system.cpu21.rename.serializingInsts               41                       # count of serializing insts renamed
system.cpu21.rename.tempSerializingInsts           41                       # count of temporary serializing insts renamed
system.cpu21.rename.skidInsts                   19092                       # count of insts added to the skid buffer
system.cpu21.memDep0.insertedLoads              39407                       # Number of loads inserted to the mem dependence unit.
system.cpu21.memDep0.insertedStores               969                       # Number of stores inserted to the mem dependence unit.
system.cpu21.memDep0.conflictingLoads             345                       # Number of conflicting loads.
system.cpu21.memDep0.conflictingStores             90                       # Number of conflicting stores.
system.cpu21.iq.iqInstsAdded                   167534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu21.iq.iqNonSpecInstsAdded                46                       # Number of non-speculative instructions added to the IQ
system.cpu21.iq.iqInstsIssued                  171870                       # Number of instructions issued
system.cpu21.iq.iqSquashedInstsIssued             322                       # Number of squashed instructions issued
system.cpu21.iq.iqSquashedInstsExamined          5058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu21.iq.iqSquashedOperandsExamined        18038                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu21.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu21.iq.issued_per_cycle::samples        61114                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::mean       2.812285                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::stdev      1.649149                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::0             11969     19.58%     19.58% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::1              5371      8.79%     28.37% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::2              1990      3.26%     31.63% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::3              4617      7.55%     39.18% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::4             37167     60.82%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::total         61114                       # Number of insts issued each cycle
system.cpu21.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntMult                  562    100.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IntAlu              100318     58.37%     58.37% # Type of FU issued
system.cpu21.iq.FU_type_0::IntMult              24581     14.30%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::IntDiv                   0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatAdd                 0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCmp                 0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCvt                 0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMult                0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatDiv                 0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatSqrt                0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAdd                  0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAddAcc               0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAlu                  0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCmp                  0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCvt                  0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMisc                 0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMult                 0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMultAcc              0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShift                0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSqrt                 0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMult            0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.67% # Type of FU issued
system.cpu21.iq.FU_type_0::MemRead              46266     26.92%     99.59% # Type of FU issued
system.cpu21.iq.FU_type_0::MemWrite               705      0.41%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::total               171870                       # Type of FU issued
system.cpu21.iq.rate                         2.720710                       # Inst issue rate
system.cpu21.iq.fu_busy_cnt                       562                       # FU busy when requested
system.cpu21.iq.fu_busy_rate                 0.003270                       # FU busy rate (busy events/executed inst)
system.cpu21.iq.int_inst_queue_reads           405734                       # Number of integer instruction queue reads
system.cpu21.iq.int_inst_queue_writes          172651                       # Number of integer instruction queue writes
system.cpu21.iq.int_inst_queue_wakeup_accesses       163843                       # Number of integer instruction queue wakeup accesses
system.cpu21.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu21.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu21.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu21.iq.int_alu_accesses               172432                       # Number of integer alu accesses
system.cpu21.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu21.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu21.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu21.iew.lsq.thread0.squashedLoads         1280                       # Number of loads squashed
system.cpu21.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu21.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu21.iew.lsq.thread0.squashedStores          390                       # Number of stores squashed
system.cpu21.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu21.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu21.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu21.iew.lsq.thread0.cacheBlocked         7364                       # Number of times an access to memory failed due to the cache being blocked
system.cpu21.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu21.iew.iewSquashCycles                  215                       # Number of cycles IEW is squashing
system.cpu21.iew.iewBlockCycles                  5024                       # Number of cycles IEW is blocking
system.cpu21.iew.iewUnblockCycles                1636                       # Number of cycles IEW is unblocking
system.cpu21.iew.iewDispatchedInsts            167583                       # Number of instructions dispatched to IQ
system.cpu21.iew.iewDispSquashedInsts              28                       # Number of squashed instructions skipped by dispatch
system.cpu21.iew.iewDispLoadInsts               39407                       # Number of dispatched load instructions
system.cpu21.iew.iewDispStoreInsts                969                       # Number of dispatched store instructions
system.cpu21.iew.iewDispNonSpecInsts               26                       # Number of dispatched non-speculative instructions
system.cpu21.iew.iewIQFullEvents                   51                       # Number of times the IQ has become full, causing a stall
system.cpu21.iew.iewLSQFullEvents                1205                       # Number of times the LSQ has become full, causing a stall
system.cpu21.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu21.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu21.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu21.iew.branchMispredicts                203                       # Number of branch mispredicts detected at execute
system.cpu21.iew.iewExecutedInsts              171541                       # Number of executed instructions
system.cpu21.iew.iewExecLoadInsts               46042                       # Number of load instructions executed
system.cpu21.iew.iewExecSquashedInsts             325                       # Number of squashed instructions skipped in execute
system.cpu21.iew.exec_swp                           0                       # number of swp insts executed
system.cpu21.iew.exec_nop                           3                       # number of nop insts executed
system.cpu21.iew.exec_refs                      46716                       # number of memory reference insts executed
system.cpu21.iew.exec_branches                  17854                       # Number of branches executed
system.cpu21.iew.exec_stores                      674                       # Number of stores executed
system.cpu21.iew.exec_rate                   2.715502                       # Inst execution rate
system.cpu21.iew.wb_sent                       163940                       # cumulative count of insts sent to commit
system.cpu21.iew.wb_count                      163843                       # cumulative count of insts written-back
system.cpu21.iew.wb_producers                  137693                       # num instructions producing a value
system.cpu21.iew.wb_consumers                  227234                       # num instructions consuming a value
system.cpu21.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu21.iew.wb_rate                     2.593643                       # insts written-back per cycle
system.cpu21.iew.wb_fanout                   0.605952                       # average fanout of values written-back
system.cpu21.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu21.commit.commitSquashedInsts          4990                       # The number of squashed insts skipped by commit
system.cpu21.commit.commitNonSpecStalls            38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu21.commit.branchMispredicts             200                       # The number of times a branch was mispredicted
system.cpu21.commit.committed_per_cycle::samples        60413                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::mean     2.690183                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::stdev     3.057549                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::0        19136     31.68%     31.68% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::1        17440     28.87%     60.54% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::2         2325      3.85%     64.39% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::3         1196      1.98%     66.37% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::4          561      0.93%     67.30% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::5         6707     11.10%     78.40% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::6         1270      2.10%     80.50% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::7          779      1.29%     81.79% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::8        10999     18.21%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::total        60413                       # Number of insts commited each cycle
system.cpu21.commit.committedInsts             162152                       # Number of instructions committed
system.cpu21.commit.committedOps               162522                       # Number of ops (including micro ops) committed
system.cpu21.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu21.commit.refs                        38706                       # Number of memory references committed
system.cpu21.commit.loads                       38127                       # Number of loads committed
system.cpu21.commit.membars                        15                       # Number of memory barriers committed
system.cpu21.commit.branches                    17707                       # Number of branches committed
system.cpu21.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu21.commit.int_insts                  144858                       # Number of committed integer instructions.
system.cpu21.commit.function_calls                 29                       # Number of function calls committed.
system.cpu21.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IntAlu          99237     61.06%     61.06% # Class of committed instruction
system.cpu21.commit.op_class_0::IntMult         24579     15.12%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::IntDiv              0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAdd             0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAlu             0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCmp             0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCvt             0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMult            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu21.commit.op_class_0::MemRead         38127     23.46%     99.64% # Class of committed instruction
system.cpu21.commit.op_class_0::MemWrite          579      0.36%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::total          162522                       # Class of committed instruction
system.cpu21.commit.bw_lim_events               10999                       # number cycles where commit BW limit reached
system.cpu21.rob.rob_reads                     216848                       # The number of ROB reads
system.cpu21.rob.rob_writes                    335802                       # The number of ROB writes
system.cpu21.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu21.idleCycles                          2057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu21.quiesceCycles                     239311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu21.committedInsts                    162152                       # Number of Instructions Simulated
system.cpu21.committedOps                      162522                       # Number of Ops (including micro ops) Simulated
system.cpu21.cpi                             0.389579                       # CPI: Cycles Per Instruction
system.cpu21.cpi_total                       0.389579                       # CPI: Total CPI of All Threads
system.cpu21.ipc                             2.566874                       # IPC: Instructions Per Cycle
system.cpu21.ipc_total                       2.566874                       # IPC: Total IPC of All Threads
system.cpu21.int_regfile_reads                 270065                       # number of integer regfile reads
system.cpu21.int_regfile_writes                131445                       # number of integer regfile writes
system.cpu21.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu21.cc_regfile_reads                  629964                       # number of cc regfile reads
system.cpu21.cc_regfile_writes                 105806                       # number of cc regfile writes
system.cpu21.misc_regfile_reads                 46374                       # number of misc regfile reads
system.cpu21.misc_regfile_writes                   69                       # number of misc regfile writes
system.cpu21.dcache.tags.replacements             339                       # number of replacements
system.cpu21.dcache.tags.tagsinuse          77.042744                       # Cycle average of tags in use
system.cpu21.dcache.tags.total_refs             36378                       # Total number of references to valid blocks.
system.cpu21.dcache.tags.sampled_refs             897                       # Sample count of references to valid blocks.
system.cpu21.dcache.tags.avg_refs           40.555184                       # Average number of references to valid blocks.
system.cpu21.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu21.dcache.tags.occ_blocks::cpu21.data    77.042744                       # Average occupied blocks per requestor
system.cpu21.dcache.tags.occ_percent::cpu21.data     0.075237                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_percent::total     0.075237                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu21.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu21.dcache.tags.tag_accesses           79330                       # Number of tag accesses
system.cpu21.dcache.tags.data_accesses          79330                       # Number of data accesses
system.cpu21.dcache.ReadReq_hits::cpu21.data        36083                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_hits::total         36083                       # number of ReadReq hits
system.cpu21.dcache.WriteReq_hits::cpu21.data          286                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_hits::total          286                       # number of WriteReq hits
system.cpu21.dcache.SoftPFReq_hits::cpu21.data            2                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu21.dcache.LoadLockedReq_hits::cpu21.data            1                       # number of LoadLockedReq hits
system.cpu21.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu21.dcache.demand_hits::cpu21.data        36369                       # number of demand (read+write) hits
system.cpu21.dcache.demand_hits::total          36369                       # number of demand (read+write) hits
system.cpu21.dcache.overall_hits::cpu21.data        36371                       # number of overall hits
system.cpu21.dcache.overall_hits::total         36371                       # number of overall hits
system.cpu21.dcache.ReadReq_misses::cpu21.data         2533                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_misses::total         2533                       # number of ReadReq misses
system.cpu21.dcache.WriteReq_misses::cpu21.data          273                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_misses::total          273                       # number of WriteReq misses
system.cpu21.dcache.SoftPFReq_misses::cpu21.data            3                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu21.dcache.LoadLockedReq_misses::cpu21.data           17                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu21.dcache.StoreCondReq_misses::cpu21.data            6                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu21.dcache.demand_misses::cpu21.data         2806                       # number of demand (read+write) misses
system.cpu21.dcache.demand_misses::total         2806                       # number of demand (read+write) misses
system.cpu21.dcache.overall_misses::cpu21.data         2809                       # number of overall misses
system.cpu21.dcache.overall_misses::total         2809                       # number of overall misses
system.cpu21.dcache.ReadReq_miss_latency::cpu21.data     69145996                       # number of ReadReq miss cycles
system.cpu21.dcache.ReadReq_miss_latency::total     69145996                       # number of ReadReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::cpu21.data      9952749                       # number of WriteReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::total      9952749                       # number of WriteReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::cpu21.data       246935                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::total       246935                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::cpu21.data        12000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.StoreCondFailReq_miss_latency::cpu21.data        49500                       # number of StoreCondFailReq miss cycles
system.cpu21.dcache.StoreCondFailReq_miss_latency::total        49500                       # number of StoreCondFailReq miss cycles
system.cpu21.dcache.demand_miss_latency::cpu21.data     79098745                       # number of demand (read+write) miss cycles
system.cpu21.dcache.demand_miss_latency::total     79098745                       # number of demand (read+write) miss cycles
system.cpu21.dcache.overall_miss_latency::cpu21.data     79098745                       # number of overall miss cycles
system.cpu21.dcache.overall_miss_latency::total     79098745                       # number of overall miss cycles
system.cpu21.dcache.ReadReq_accesses::cpu21.data        38616                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_accesses::total        38616                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::cpu21.data          559                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::total          559                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::cpu21.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::cpu21.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::cpu21.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.demand_accesses::cpu21.data        39175                       # number of demand (read+write) accesses
system.cpu21.dcache.demand_accesses::total        39175                       # number of demand (read+write) accesses
system.cpu21.dcache.overall_accesses::cpu21.data        39180                       # number of overall (read+write) accesses
system.cpu21.dcache.overall_accesses::total        39180                       # number of overall (read+write) accesses
system.cpu21.dcache.ReadReq_miss_rate::cpu21.data     0.065595                       # miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_miss_rate::total     0.065595                       # miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_miss_rate::cpu21.data     0.488372                       # miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_miss_rate::total     0.488372                       # miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::cpu21.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::cpu21.data     0.944444                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::total     0.944444                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::cpu21.data            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_miss_rate::cpu21.data     0.071627                       # miss rate for demand accesses
system.cpu21.dcache.demand_miss_rate::total     0.071627                       # miss rate for demand accesses
system.cpu21.dcache.overall_miss_rate::cpu21.data     0.071695                       # miss rate for overall accesses
system.cpu21.dcache.overall_miss_rate::total     0.071695                       # miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_miss_latency::cpu21.data 27298.063956                       # average ReadReq miss latency
system.cpu21.dcache.ReadReq_avg_miss_latency::total 27298.063956                       # average ReadReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::cpu21.data 36456.956044                       # average WriteReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::total 36456.956044                       # average WriteReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::cpu21.data 14525.588235                       # average LoadLockedReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::total 14525.588235                       # average LoadLockedReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::cpu21.data         2000                       # average StoreCondReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::cpu21.data          inf                       # average StoreCondFailReq miss latency
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu21.dcache.demand_avg_miss_latency::cpu21.data 28189.146472                       # average overall miss latency
system.cpu21.dcache.demand_avg_miss_latency::total 28189.146472                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::cpu21.data 28159.040584                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::total 28159.040584                       # average overall miss latency
system.cpu21.dcache.blocked_cycles::no_mshrs        12231                       # number of cycles access was blocked
system.cpu21.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_mshrs             503                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_mshrs    24.316103                       # average number of cycles each access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_targets          231                       # average number of cycles each access was blocked
system.cpu21.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu21.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu21.dcache.writebacks::writebacks          200                       # number of writebacks
system.cpu21.dcache.writebacks::total             200                       # number of writebacks
system.cpu21.dcache.ReadReq_mshr_hits::cpu21.data         1764                       # number of ReadReq MSHR hits
system.cpu21.dcache.ReadReq_mshr_hits::total         1764                       # number of ReadReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::cpu21.data          140                       # number of WriteReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu21.dcache.demand_mshr_hits::cpu21.data         1904                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.demand_mshr_hits::total         1904                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.overall_mshr_hits::cpu21.data         1904                       # number of overall MSHR hits
system.cpu21.dcache.overall_mshr_hits::total         1904                       # number of overall MSHR hits
system.cpu21.dcache.ReadReq_mshr_misses::cpu21.data          769                       # number of ReadReq MSHR misses
system.cpu21.dcache.ReadReq_mshr_misses::total          769                       # number of ReadReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::cpu21.data          133                       # number of WriteReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::cpu21.data            2                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::cpu21.data           17                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::cpu21.data            6                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.demand_mshr_misses::cpu21.data          902                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.demand_mshr_misses::total          902                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.overall_mshr_misses::cpu21.data          904                       # number of overall MSHR misses
system.cpu21.dcache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu21.dcache.ReadReq_mshr_miss_latency::cpu21.data     29373002                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_latency::total     29373002                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::cpu21.data      3650250                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::total      3650250                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::cpu21.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::cpu21.data       209565                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::total       209565                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::cpu21.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::cpu21.data        45000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::total        45000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::cpu21.data     33023252                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::total     33023252                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::cpu21.data     33028252                       # number of overall MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::total     33028252                       # number of overall MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_rate::cpu21.data     0.019914                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_mshr_miss_rate::total     0.019914                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::cpu21.data     0.237925                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::total     0.237925                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::cpu21.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::cpu21.data     0.944444                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::cpu21.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_mshr_miss_rate::cpu21.data     0.023025                       # mshr miss rate for demand accesses
system.cpu21.dcache.demand_mshr_miss_rate::total     0.023025                       # mshr miss rate for demand accesses
system.cpu21.dcache.overall_mshr_miss_rate::cpu21.data     0.023073                       # mshr miss rate for overall accesses
system.cpu21.dcache.overall_mshr_miss_rate::total     0.023073                       # mshr miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::cpu21.data 38196.361508                       # average ReadReq mshr miss latency
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::total 38196.361508                       # average ReadReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::cpu21.data 27445.488722                       # average WriteReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::total 27445.488722                       # average WriteReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::cpu21.data         2500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu21.data 12327.352941                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12327.352941                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::cpu21.data         1250                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu21.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::cpu21.data 36611.144124                       # average overall mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::total 36611.144124                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::cpu21.data 36535.676991                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::total 36535.676991                       # average overall mshr miss latency
system.cpu21.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.icache.tags.replacements               0                       # number of replacements
system.cpu21.icache.tags.tagsinuse           9.954022                       # Cycle average of tags in use
system.cpu21.icache.tags.total_refs             17720                       # Total number of references to valid blocks.
system.cpu21.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu21.icache.tags.avg_refs          305.517241                       # Average number of references to valid blocks.
system.cpu21.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu21.icache.tags.occ_blocks::cpu21.inst     9.954022                       # Average occupied blocks per requestor
system.cpu21.icache.tags.occ_percent::cpu21.inst     0.019441                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_percent::total     0.019441                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu21.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu21.icache.tags.tag_accesses           35634                       # Number of tag accesses
system.cpu21.icache.tags.data_accesses          35634                       # Number of data accesses
system.cpu21.icache.ReadReq_hits::cpu21.inst        17720                       # number of ReadReq hits
system.cpu21.icache.ReadReq_hits::total         17720                       # number of ReadReq hits
system.cpu21.icache.demand_hits::cpu21.inst        17720                       # number of demand (read+write) hits
system.cpu21.icache.demand_hits::total          17720                       # number of demand (read+write) hits
system.cpu21.icache.overall_hits::cpu21.inst        17720                       # number of overall hits
system.cpu21.icache.overall_hits::total         17720                       # number of overall hits
system.cpu21.icache.ReadReq_misses::cpu21.inst           68                       # number of ReadReq misses
system.cpu21.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu21.icache.demand_misses::cpu21.inst           68                       # number of demand (read+write) misses
system.cpu21.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu21.icache.overall_misses::cpu21.inst           68                       # number of overall misses
system.cpu21.icache.overall_misses::total           68                       # number of overall misses
system.cpu21.icache.ReadReq_miss_latency::cpu21.inst      1991251                       # number of ReadReq miss cycles
system.cpu21.icache.ReadReq_miss_latency::total      1991251                       # number of ReadReq miss cycles
system.cpu21.icache.demand_miss_latency::cpu21.inst      1991251                       # number of demand (read+write) miss cycles
system.cpu21.icache.demand_miss_latency::total      1991251                       # number of demand (read+write) miss cycles
system.cpu21.icache.overall_miss_latency::cpu21.inst      1991251                       # number of overall miss cycles
system.cpu21.icache.overall_miss_latency::total      1991251                       # number of overall miss cycles
system.cpu21.icache.ReadReq_accesses::cpu21.inst        17788                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_accesses::total        17788                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.demand_accesses::cpu21.inst        17788                       # number of demand (read+write) accesses
system.cpu21.icache.demand_accesses::total        17788                       # number of demand (read+write) accesses
system.cpu21.icache.overall_accesses::cpu21.inst        17788                       # number of overall (read+write) accesses
system.cpu21.icache.overall_accesses::total        17788                       # number of overall (read+write) accesses
system.cpu21.icache.ReadReq_miss_rate::cpu21.inst     0.003823                       # miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_miss_rate::total     0.003823                       # miss rate for ReadReq accesses
system.cpu21.icache.demand_miss_rate::cpu21.inst     0.003823                       # miss rate for demand accesses
system.cpu21.icache.demand_miss_rate::total     0.003823                       # miss rate for demand accesses
system.cpu21.icache.overall_miss_rate::cpu21.inst     0.003823                       # miss rate for overall accesses
system.cpu21.icache.overall_miss_rate::total     0.003823                       # miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_miss_latency::cpu21.inst 29283.102941                       # average ReadReq miss latency
system.cpu21.icache.ReadReq_avg_miss_latency::total 29283.102941                       # average ReadReq miss latency
system.cpu21.icache.demand_avg_miss_latency::cpu21.inst 29283.102941                       # average overall miss latency
system.cpu21.icache.demand_avg_miss_latency::total 29283.102941                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::cpu21.inst 29283.102941                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::total 29283.102941                       # average overall miss latency
system.cpu21.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.icache.fast_writes                     0                       # number of fast writes performed
system.cpu21.icache.cache_copies                    0                       # number of cache copies performed
system.cpu21.icache.ReadReq_mshr_hits::cpu21.inst           10                       # number of ReadReq MSHR hits
system.cpu21.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu21.icache.demand_mshr_hits::cpu21.inst           10                       # number of demand (read+write) MSHR hits
system.cpu21.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu21.icache.overall_mshr_hits::cpu21.inst           10                       # number of overall MSHR hits
system.cpu21.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu21.icache.ReadReq_mshr_misses::cpu21.inst           58                       # number of ReadReq MSHR misses
system.cpu21.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu21.icache.demand_mshr_misses::cpu21.inst           58                       # number of demand (read+write) MSHR misses
system.cpu21.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu21.icache.overall_mshr_misses::cpu21.inst           58                       # number of overall MSHR misses
system.cpu21.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu21.icache.ReadReq_mshr_miss_latency::cpu21.inst      1825749                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_latency::total      1825749                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::cpu21.inst      1825749                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::total      1825749                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::cpu21.inst      1825749                       # number of overall MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::total      1825749                       # number of overall MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_rate::cpu21.inst     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_mshr_miss_rate::total     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.demand_mshr_miss_rate::cpu21.inst     0.003261                       # mshr miss rate for demand accesses
system.cpu21.icache.demand_mshr_miss_rate::total     0.003261                       # mshr miss rate for demand accesses
system.cpu21.icache.overall_mshr_miss_rate::cpu21.inst     0.003261                       # mshr miss rate for overall accesses
system.cpu21.icache.overall_mshr_miss_rate::total     0.003261                       # mshr miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::cpu21.inst 31478.431034                       # average ReadReq mshr miss latency
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::total 31478.431034                       # average ReadReq mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::cpu21.inst 31478.431034                       # average overall mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::total 31478.431034                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::cpu21.inst 31478.431034                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::total 31478.431034                       # average overall mshr miss latency
system.cpu21.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.branchPred.lookups                 18912                       # Number of BP lookups
system.cpu22.branchPred.condPredicted           18538                       # Number of conditional branches predicted
system.cpu22.branchPred.condIncorrect             250                       # Number of conditional branches incorrect
system.cpu22.branchPred.BTBLookups              15865                       # Number of BTB lookups
system.cpu22.branchPred.BTBHits                 13597                       # Number of BTB hits
system.cpu22.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu22.branchPred.BTBHitPct           85.704381                       # BTB Hit Percentage
system.cpu22.branchPred.usedRAS                   105                       # Number of times the RAS was used to get a target.
system.cpu22.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu22.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.inst_hits                          0                       # ITB inst hits
system.cpu22.dtb.inst_misses                        0                       # ITB inst misses
system.cpu22.dtb.read_hits                          0                       # DTB read hits
system.cpu22.dtb.read_misses                        0                       # DTB read misses
system.cpu22.dtb.write_hits                         0                       # DTB write hits
system.cpu22.dtb.write_misses                       0                       # DTB write misses
system.cpu22.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.read_accesses                      0                       # DTB read accesses
system.cpu22.dtb.write_accesses                     0                       # DTB write accesses
system.cpu22.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.dtb.hits                               0                       # DTB hits
system.cpu22.dtb.misses                             0                       # DTB misses
system.cpu22.dtb.accesses                           0                       # DTB accesses
system.cpu22.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.itb.walker.walks                       0                       # Table walker walks requested
system.cpu22.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.inst_hits                          0                       # ITB inst hits
system.cpu22.itb.inst_misses                        0                       # ITB inst misses
system.cpu22.itb.read_hits                          0                       # DTB read hits
system.cpu22.itb.read_misses                        0                       # DTB read misses
system.cpu22.itb.write_hits                         0                       # DTB write hits
system.cpu22.itb.write_misses                       0                       # DTB write misses
system.cpu22.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.read_accesses                      0                       # DTB read accesses
system.cpu22.itb.write_accesses                     0                       # DTB write accesses
system.cpu22.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.itb.hits                               0                       # DTB hits
system.cpu22.itb.misses                             0                       # DTB misses
system.cpu22.itb.accesses                           0                       # DTB accesses
system.cpu22.numCycles                          62627                       # number of cpu cycles simulated
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.fetch.icacheStallCycles            18790                       # Number of cycles fetch is stalled on an Icache miss
system.cpu22.fetch.Insts                       171244                       # Number of instructions fetch has processed
system.cpu22.fetch.Branches                     18912                       # Number of branches that fetch encountered
system.cpu22.fetch.predictedBranches            13702                       # Number of branches that fetch has predicted taken
system.cpu22.fetch.Cycles                       41486                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu22.fetch.SquashCycles                   527                       # Number of cycles fetch has spent squashing
system.cpu22.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu22.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu22.fetch.CacheLines                   17827                       # Number of cache lines fetched
system.cpu22.fetch.IcacheSquashes                  91                       # Number of outstanding Icache misses that were squashed
system.cpu22.fetch.rateDist::samples            60546                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::mean            2.852129                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::stdev           3.634701                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::0                  36390     60.10%     60.10% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::1                    841      1.39%     61.49% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::2                    220      0.36%     61.86% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::3                    298      0.49%     62.35% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::4                    409      0.68%     63.02% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::5                    244      0.40%     63.43% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::6                    295      0.49%     63.91% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::7                   8908     14.71%     78.63% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::8                  12941     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::total              60546                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.branchRate                0.301978                       # Number of branch fetches per cycle
system.cpu22.fetch.rate                      2.734348                       # Number of inst fetches per cycle
system.cpu22.decode.IdleCycles                  18177                       # Number of cycles decode is idle
system.cpu22.decode.BlockedCycles               19508                       # Number of cycles decode is blocked
system.cpu22.decode.RunCycles                   18095                       # Number of cycles decode is running
system.cpu22.decode.UnblockCycles                4533                       # Number of cycles decode is unblocking
system.cpu22.decode.SquashCycles                  233                       # Number of cycles decode is squashing
system.cpu22.decode.BranchResolved                172                       # Number of times decode resolved a branch
system.cpu22.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu22.decode.DecodedInsts               170898                       # Number of instructions handled by decode
system.cpu22.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu22.rename.SquashCycles                  233                       # Number of cycles rename is squashing
system.cpu22.rename.IdleCycles                  19245                       # Number of cycles rename is idle
system.cpu22.rename.BlockCycles                  9464                       # Number of cycles rename is blocking
system.cpu22.rename.serializeStallCycles         1210                       # count of cycles rename stalled for serializing inst
system.cpu22.rename.RunCycles                   21321                       # Number of cycles rename is running
system.cpu22.rename.UnblockCycles                9073                       # Number of cycles rename is unblocking
system.cpu22.rename.RenamedInsts               169791                       # Number of instructions processed by rename
system.cpu22.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu22.rename.IQFullEvents                 7034                       # Number of times rename has blocked due to IQ full
system.cpu22.rename.LQFullEvents                 1116                       # Number of times rename has blocked due to LQ full
system.cpu22.rename.RenamedOperands            244759                       # Number of destination operands rename has renamed
system.cpu22.rename.RenameLookups              834682                       # Number of register rename lookups that rename has made
system.cpu22.rename.int_rename_lookups         269536                       # Number of integer rename lookups
system.cpu22.rename.CommittedMaps              237067                       # Number of HB maps that are committed
system.cpu22.rename.UndoneMaps                   7677                       # Number of HB maps that are undone due to squashing
system.cpu22.rename.serializingInsts               40                       # count of serializing insts renamed
system.cpu22.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.cpu22.rename.skidInsts                   18760                       # count of insts added to the skid buffer
system.cpu22.memDep0.insertedLoads              39467                       # Number of loads inserted to the mem dependence unit.
system.cpu22.memDep0.insertedStores              1065                       # Number of stores inserted to the mem dependence unit.
system.cpu22.memDep0.conflictingLoads             337                       # Number of conflicting loads.
system.cpu22.memDep0.conflictingStores            143                       # Number of conflicting stores.
system.cpu22.iq.iqInstsAdded                   168335                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu22.iq.iqNonSpecInstsAdded                42                       # Number of non-speculative instructions added to the IQ
system.cpu22.iq.iqInstsIssued                  172899                       # Number of instructions issued
system.cpu22.iq.iqSquashedInstsIssued             331                       # Number of squashed instructions issued
system.cpu22.iq.iqSquashedInstsExamined          5096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu22.iq.iqSquashedOperandsExamined        17361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu22.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu22.iq.issued_per_cycle::samples        60546                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::mean       2.855663                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::stdev      1.619548                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::0             11086     18.31%     18.31% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::1              5302      8.76%     27.07% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::2              1981      3.27%     30.34% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::3              5073      8.38%     38.72% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::4             37104     61.28%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::total         60546                       # Number of insts issued each cycle
system.cpu22.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntMult                  471    100.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IntAlu              101130     58.49%     58.49% # Type of FU issued
system.cpu22.iq.FU_type_0::IntMult              24582     14.22%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::IntDiv                   0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatAdd                 0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCmp                 0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCvt                 0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMult                0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatDiv                 0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatSqrt                0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAdd                  0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAddAcc               0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAlu                  0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCmp                  0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCvt                  0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMisc                 0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMult                 0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMultAcc              0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShift                0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSqrt                 0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMult            0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.71% # Type of FU issued
system.cpu22.iq.FU_type_0::MemRead              46471     26.88%     99.59% # Type of FU issued
system.cpu22.iq.FU_type_0::MemWrite               716      0.41%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::total               172899                       # Type of FU issued
system.cpu22.iq.rate                         2.760774                       # Inst issue rate
system.cpu22.iq.fu_busy_cnt                       471                       # FU busy when requested
system.cpu22.iq.fu_busy_rate                 0.002724                       # FU busy rate (busy events/executed inst)
system.cpu22.iq.int_inst_queue_reads           407142                       # Number of integer instruction queue reads
system.cpu22.iq.int_inst_queue_writes          173487                       # Number of integer instruction queue writes
system.cpu22.iq.int_inst_queue_wakeup_accesses       164771                       # Number of integer instruction queue wakeup accesses
system.cpu22.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu22.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu22.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu22.iq.int_alu_accesses               173370                       # Number of integer alu accesses
system.cpu22.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu22.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu22.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu22.iew.lsq.thread0.squashedLoads         1249                       # Number of loads squashed
system.cpu22.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu22.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu22.iew.lsq.thread0.squashedStores          502                       # Number of stores squashed
system.cpu22.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu22.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu22.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu22.iew.lsq.thread0.cacheBlocked         7413                       # Number of times an access to memory failed due to the cache being blocked
system.cpu22.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu22.iew.iewSquashCycles                  233                       # Number of cycles IEW is squashing
system.cpu22.iew.iewBlockCycles                  5449                       # Number of cycles IEW is blocking
system.cpu22.iew.iewUnblockCycles                 748                       # Number of cycles IEW is unblocking
system.cpu22.iew.iewDispatchedInsts            168380                       # Number of instructions dispatched to IQ
system.cpu22.iew.iewDispSquashedInsts              53                       # Number of squashed instructions skipped by dispatch
system.cpu22.iew.iewDispLoadInsts               39467                       # Number of dispatched load instructions
system.cpu22.iew.iewDispStoreInsts               1065                       # Number of dispatched store instructions
system.cpu22.iew.iewDispNonSpecInsts               18                       # Number of dispatched non-speculative instructions
system.cpu22.iew.iewIQFullEvents                   59                       # Number of times the IQ has become full, causing a stall
system.cpu22.iew.iewLSQFullEvents                 263                       # Number of times the LSQ has become full, causing a stall
system.cpu22.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu22.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu22.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu22.iew.branchMispredicts                229                       # Number of branch mispredicts detected at execute
system.cpu22.iew.iewExecutedInsts              172564                       # Number of executed instructions
system.cpu22.iew.iewExecLoadInsts               46255                       # Number of load instructions executed
system.cpu22.iew.iewExecSquashedInsts             331                       # Number of squashed instructions skipped in execute
system.cpu22.iew.exec_swp                           0                       # number of swp insts executed
system.cpu22.iew.exec_nop                           3                       # number of nop insts executed
system.cpu22.iew.exec_refs                      46933                       # number of memory reference insts executed
system.cpu22.iew.exec_branches                  18075                       # Number of branches executed
system.cpu22.iew.exec_stores                      678                       # Number of stores executed
system.cpu22.iew.exec_rate                   2.755425                       # Inst execution rate
system.cpu22.iew.wb_sent                       164874                       # cumulative count of insts sent to commit
system.cpu22.iew.wb_count                      164771                       # cumulative count of insts written-back
system.cpu22.iew.wb_producers                  137854                       # num instructions producing a value
system.cpu22.iew.wb_consumers                  227371                       # num instructions consuming a value
system.cpu22.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu22.iew.wb_rate                     2.630990                       # insts written-back per cycle
system.cpu22.iew.wb_fanout                   0.606295                       # average fanout of values written-back
system.cpu22.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu22.commit.commitSquashedInsts          5033                       # The number of squashed insts skipped by commit
system.cpu22.commit.commitNonSpecStalls            26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu22.commit.branchMispredicts             220                       # The number of times a branch was mispredicted
system.cpu22.commit.committed_per_cycle::samples        59825                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::mean     2.729310                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::stdev     3.051791                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::0        18011     30.11%     30.11% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::1        17843     29.83%     59.93% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::2         2349      3.93%     63.86% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::3         1234      2.06%     65.92% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::4          554      0.93%     66.85% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::5         6965     11.64%     78.49% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::6         1093      1.83%     80.32% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::7          769      1.29%     81.60% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::8        11007     18.40%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::total        59825                       # Number of insts commited each cycle
system.cpu22.commit.committedInsts             162915                       # Number of instructions committed
system.cpu22.commit.committedOps               163281                       # Number of ops (including micro ops) committed
system.cpu22.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu22.commit.refs                        38781                       # Number of memory references committed
system.cpu22.commit.loads                       38218                       # Number of loads committed
system.cpu22.commit.membars                        15                       # Number of memory barriers committed
system.cpu22.commit.branches                    17904                       # Number of branches committed
system.cpu22.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu22.commit.int_insts                  145420                       # Number of committed integer instructions.
system.cpu22.commit.function_calls                 29                       # Number of function calls committed.
system.cpu22.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IntAlu          99921     61.20%     61.20% # Class of committed instruction
system.cpu22.commit.op_class_0::IntMult         24579     15.05%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::IntDiv              0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatAdd            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCmp            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCvt            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMult            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatDiv            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatSqrt            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAdd             0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAddAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAlu             0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCmp             0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCvt             0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMisc            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMult            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMultAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShift            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShiftAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSqrt            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAdd            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAlu            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCmp            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCvt            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatDiv            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMisc            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMult            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.25% # Class of committed instruction
system.cpu22.commit.op_class_0::MemRead         38218     23.41%     99.66% # Class of committed instruction
system.cpu22.commit.op_class_0::MemWrite          563      0.34%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::total          163281                       # Class of committed instruction
system.cpu22.commit.bw_lim_events               11007                       # number cycles where commit BW limit reached
system.cpu22.rob.rob_reads                     217067                       # The number of ROB reads
system.cpu22.rob.rob_writes                    337423                       # The number of ROB writes
system.cpu22.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu22.idleCycles                          2081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu22.quiesceCycles                     239855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu22.committedInsts                    162915                       # Number of Instructions Simulated
system.cpu22.committedOps                      163281                       # Number of Ops (including micro ops) Simulated
system.cpu22.cpi                             0.384415                       # CPI: Cycles Per Instruction
system.cpu22.cpi_total                       0.384415                       # CPI: Total CPI of All Threads
system.cpu22.ipc                             2.601354                       # IPC: Instructions Per Cycle
system.cpu22.ipc_total                       2.601354                       # IPC: Total IPC of All Threads
system.cpu22.int_regfile_reads                 271381                       # number of integer regfile reads
system.cpu22.int_regfile_writes                131863                       # number of integer regfile writes
system.cpu22.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu22.cc_regfile_reads                  633372                       # number of cc regfile reads
system.cpu22.cc_regfile_writes                 107028                       # number of cc regfile writes
system.cpu22.misc_regfile_reads                 46461                       # number of misc regfile reads
system.cpu22.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu22.dcache.tags.replacements             348                       # number of replacements
system.cpu22.dcache.tags.tagsinuse          77.440439                       # Cycle average of tags in use
system.cpu22.dcache.tags.total_refs             36734                       # Total number of references to valid blocks.
system.cpu22.dcache.tags.sampled_refs             903                       # Sample count of references to valid blocks.
system.cpu22.dcache.tags.avg_refs           40.679956                       # Average number of references to valid blocks.
system.cpu22.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu22.dcache.tags.occ_blocks::cpu22.data    77.440439                       # Average occupied blocks per requestor
system.cpu22.dcache.tags.occ_percent::cpu22.data     0.075625                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_percent::total     0.075625                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu22.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu22.dcache.tags.tag_accesses           79635                       # Number of tag accesses
system.cpu22.dcache.tags.data_accesses          79635                       # Number of data accesses
system.cpu22.dcache.ReadReq_hits::cpu22.data        36447                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_hits::total         36447                       # number of ReadReq hits
system.cpu22.dcache.WriteReq_hits::cpu22.data          280                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_hits::total          280                       # number of WriteReq hits
system.cpu22.dcache.SoftPFReq_hits::cpu22.data            2                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu22.dcache.demand_hits::cpu22.data        36727                       # number of demand (read+write) hits
system.cpu22.dcache.demand_hits::total          36727                       # number of demand (read+write) hits
system.cpu22.dcache.overall_hits::cpu22.data        36729                       # number of overall hits
system.cpu22.dcache.overall_hits::total         36729                       # number of overall hits
system.cpu22.dcache.ReadReq_misses::cpu22.data         2342                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_misses::total         2342                       # number of ReadReq misses
system.cpu22.dcache.WriteReq_misses::cpu22.data          274                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu22.dcache.SoftPFReq_misses::cpu22.data            3                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu22.dcache.LoadLockedReq_misses::cpu22.data            7                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu22.dcache.StoreCondReq_misses::cpu22.data            4                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu22.dcache.demand_misses::cpu22.data         2616                       # number of demand (read+write) misses
system.cpu22.dcache.demand_misses::total         2616                       # number of demand (read+write) misses
system.cpu22.dcache.overall_misses::cpu22.data         2619                       # number of overall misses
system.cpu22.dcache.overall_misses::total         2619                       # number of overall misses
system.cpu22.dcache.ReadReq_miss_latency::cpu22.data     67939732                       # number of ReadReq miss cycles
system.cpu22.dcache.ReadReq_miss_latency::total     67939732                       # number of ReadReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::cpu22.data      8383998                       # number of WriteReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::total      8383998                       # number of WriteReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::cpu22.data        86965                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::total        86965                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::cpu22.data        12000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::cpu22.data        31500                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::total        31500                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.demand_miss_latency::cpu22.data     76323730                       # number of demand (read+write) miss cycles
system.cpu22.dcache.demand_miss_latency::total     76323730                       # number of demand (read+write) miss cycles
system.cpu22.dcache.overall_miss_latency::cpu22.data     76323730                       # number of overall miss cycles
system.cpu22.dcache.overall_miss_latency::total     76323730                       # number of overall miss cycles
system.cpu22.dcache.ReadReq_accesses::cpu22.data        38789                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_accesses::total        38789                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::cpu22.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::cpu22.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::cpu22.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::cpu22.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.demand_accesses::cpu22.data        39343                       # number of demand (read+write) accesses
system.cpu22.dcache.demand_accesses::total        39343                       # number of demand (read+write) accesses
system.cpu22.dcache.overall_accesses::cpu22.data        39348                       # number of overall (read+write) accesses
system.cpu22.dcache.overall_accesses::total        39348                       # number of overall (read+write) accesses
system.cpu22.dcache.ReadReq_miss_rate::cpu22.data     0.060378                       # miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_miss_rate::total     0.060378                       # miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_miss_rate::cpu22.data     0.494585                       # miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_miss_rate::total     0.494585                       # miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::cpu22.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::cpu22.data            1                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::cpu22.data            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_miss_rate::cpu22.data     0.066492                       # miss rate for demand accesses
system.cpu22.dcache.demand_miss_rate::total     0.066492                       # miss rate for demand accesses
system.cpu22.dcache.overall_miss_rate::cpu22.data     0.066560                       # miss rate for overall accesses
system.cpu22.dcache.overall_miss_rate::total     0.066560                       # miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_miss_latency::cpu22.data 29009.279249                       # average ReadReq miss latency
system.cpu22.dcache.ReadReq_avg_miss_latency::total 29009.279249                       # average ReadReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::cpu22.data 30598.532847                       # average WriteReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::total 30598.532847                       # average WriteReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::cpu22.data 12423.571429                       # average LoadLockedReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::total 12423.571429                       # average LoadLockedReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::cpu22.data         3000                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::cpu22.data          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.demand_avg_miss_latency::cpu22.data 29175.737768                       # average overall miss latency
system.cpu22.dcache.demand_avg_miss_latency::total 29175.737768                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::cpu22.data 29142.317679                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::total 29142.317679                       # average overall miss latency
system.cpu22.dcache.blocked_cycles::no_mshrs        12879                       # number of cycles access was blocked
system.cpu22.dcache.blocked_cycles::no_targets          135                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_mshrs             502                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_mshrs    25.655378                       # average number of cycles each access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_targets          135                       # average number of cycles each access was blocked
system.cpu22.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu22.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu22.dcache.writebacks::writebacks          183                       # number of writebacks
system.cpu22.dcache.writebacks::total             183                       # number of writebacks
system.cpu22.dcache.ReadReq_mshr_hits::cpu22.data         1567                       # number of ReadReq MSHR hits
system.cpu22.dcache.ReadReq_mshr_hits::total         1567                       # number of ReadReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::cpu22.data          141                       # number of WriteReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu22.dcache.demand_mshr_hits::cpu22.data         1708                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.demand_mshr_hits::total         1708                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.overall_mshr_hits::cpu22.data         1708                       # number of overall MSHR hits
system.cpu22.dcache.overall_mshr_hits::total         1708                       # number of overall MSHR hits
system.cpu22.dcache.ReadReq_mshr_misses::cpu22.data          775                       # number of ReadReq MSHR misses
system.cpu22.dcache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::cpu22.data          133                       # number of WriteReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::cpu22.data            2                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::cpu22.data            7                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::cpu22.data            4                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.demand_mshr_misses::cpu22.data          908                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.demand_mshr_misses::total          908                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.overall_mshr_misses::cpu22.data          910                       # number of overall MSHR misses
system.cpu22.dcache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu22.dcache.ReadReq_mshr_miss_latency::cpu22.data     30574502                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_latency::total     30574502                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::cpu22.data      3166001                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::total      3166001                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::cpu22.data         5500                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::total         5500                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::cpu22.data        72535                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::total        72535                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::cpu22.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::cpu22.data        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::total        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::cpu22.data     33740503                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::total     33740503                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::cpu22.data     33746003                       # number of overall MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::total     33746003                       # number of overall MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_rate::cpu22.data     0.019980                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_mshr_miss_rate::total     0.019980                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::cpu22.data     0.240072                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::total     0.240072                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::cpu22.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::cpu22.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::cpu22.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_mshr_miss_rate::cpu22.data     0.023079                       # mshr miss rate for demand accesses
system.cpu22.dcache.demand_mshr_miss_rate::total     0.023079                       # mshr miss rate for demand accesses
system.cpu22.dcache.overall_mshr_miss_rate::cpu22.data     0.023127                       # mshr miss rate for overall accesses
system.cpu22.dcache.overall_mshr_miss_rate::total     0.023127                       # mshr miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::cpu22.data 39450.970323                       # average ReadReq mshr miss latency
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::total 39450.970323                       # average ReadReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::cpu22.data 23804.518797                       # average WriteReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::total 23804.518797                       # average WriteReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::cpu22.data         2750                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::total         2750                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu22.data 10362.142857                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10362.142857                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::cpu22.data         1875                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu22.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::cpu22.data 37159.144273                       # average overall mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::total 37159.144273                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::cpu22.data 37083.519780                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::total 37083.519780                       # average overall mshr miss latency
system.cpu22.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.icache.tags.replacements               0                       # number of replacements
system.cpu22.icache.tags.tagsinuse          10.005019                       # Cycle average of tags in use
system.cpu22.icache.tags.total_refs             17760                       # Total number of references to valid blocks.
system.cpu22.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu22.icache.tags.avg_refs          317.142857                       # Average number of references to valid blocks.
system.cpu22.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu22.icache.tags.occ_blocks::cpu22.inst    10.005019                       # Average occupied blocks per requestor
system.cpu22.icache.tags.occ_percent::cpu22.inst     0.019541                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_percent::total     0.019541                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu22.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu22.icache.tags.tag_accesses           35710                       # Number of tag accesses
system.cpu22.icache.tags.data_accesses          35710                       # Number of data accesses
system.cpu22.icache.ReadReq_hits::cpu22.inst        17760                       # number of ReadReq hits
system.cpu22.icache.ReadReq_hits::total         17760                       # number of ReadReq hits
system.cpu22.icache.demand_hits::cpu22.inst        17760                       # number of demand (read+write) hits
system.cpu22.icache.demand_hits::total          17760                       # number of demand (read+write) hits
system.cpu22.icache.overall_hits::cpu22.inst        17760                       # number of overall hits
system.cpu22.icache.overall_hits::total         17760                       # number of overall hits
system.cpu22.icache.ReadReq_misses::cpu22.inst           67                       # number of ReadReq misses
system.cpu22.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu22.icache.demand_misses::cpu22.inst           67                       # number of demand (read+write) misses
system.cpu22.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu22.icache.overall_misses::cpu22.inst           67                       # number of overall misses
system.cpu22.icache.overall_misses::total           67                       # number of overall misses
system.cpu22.icache.ReadReq_miss_latency::cpu22.inst      2162000                       # number of ReadReq miss cycles
system.cpu22.icache.ReadReq_miss_latency::total      2162000                       # number of ReadReq miss cycles
system.cpu22.icache.demand_miss_latency::cpu22.inst      2162000                       # number of demand (read+write) miss cycles
system.cpu22.icache.demand_miss_latency::total      2162000                       # number of demand (read+write) miss cycles
system.cpu22.icache.overall_miss_latency::cpu22.inst      2162000                       # number of overall miss cycles
system.cpu22.icache.overall_miss_latency::total      2162000                       # number of overall miss cycles
system.cpu22.icache.ReadReq_accesses::cpu22.inst        17827                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_accesses::total        17827                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.demand_accesses::cpu22.inst        17827                       # number of demand (read+write) accesses
system.cpu22.icache.demand_accesses::total        17827                       # number of demand (read+write) accesses
system.cpu22.icache.overall_accesses::cpu22.inst        17827                       # number of overall (read+write) accesses
system.cpu22.icache.overall_accesses::total        17827                       # number of overall (read+write) accesses
system.cpu22.icache.ReadReq_miss_rate::cpu22.inst     0.003758                       # miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_miss_rate::total     0.003758                       # miss rate for ReadReq accesses
system.cpu22.icache.demand_miss_rate::cpu22.inst     0.003758                       # miss rate for demand accesses
system.cpu22.icache.demand_miss_rate::total     0.003758                       # miss rate for demand accesses
system.cpu22.icache.overall_miss_rate::cpu22.inst     0.003758                       # miss rate for overall accesses
system.cpu22.icache.overall_miss_rate::total     0.003758                       # miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_miss_latency::cpu22.inst 32268.656716                       # average ReadReq miss latency
system.cpu22.icache.ReadReq_avg_miss_latency::total 32268.656716                       # average ReadReq miss latency
system.cpu22.icache.demand_avg_miss_latency::cpu22.inst 32268.656716                       # average overall miss latency
system.cpu22.icache.demand_avg_miss_latency::total 32268.656716                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::cpu22.inst 32268.656716                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::total 32268.656716                       # average overall miss latency
system.cpu22.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.icache.fast_writes                     0                       # number of fast writes performed
system.cpu22.icache.cache_copies                    0                       # number of cache copies performed
system.cpu22.icache.ReadReq_mshr_hits::cpu22.inst           11                       # number of ReadReq MSHR hits
system.cpu22.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu22.icache.demand_mshr_hits::cpu22.inst           11                       # number of demand (read+write) MSHR hits
system.cpu22.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu22.icache.overall_mshr_hits::cpu22.inst           11                       # number of overall MSHR hits
system.cpu22.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu22.icache.ReadReq_mshr_misses::cpu22.inst           56                       # number of ReadReq MSHR misses
system.cpu22.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu22.icache.demand_mshr_misses::cpu22.inst           56                       # number of demand (read+write) MSHR misses
system.cpu22.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu22.icache.overall_mshr_misses::cpu22.inst           56                       # number of overall MSHR misses
system.cpu22.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu22.icache.ReadReq_mshr_miss_latency::cpu22.inst      1862000                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_latency::total      1862000                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::cpu22.inst      1862000                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::total      1862000                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::cpu22.inst      1862000                       # number of overall MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::total      1862000                       # number of overall MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_rate::cpu22.inst     0.003141                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_mshr_miss_rate::total     0.003141                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.demand_mshr_miss_rate::cpu22.inst     0.003141                       # mshr miss rate for demand accesses
system.cpu22.icache.demand_mshr_miss_rate::total     0.003141                       # mshr miss rate for demand accesses
system.cpu22.icache.overall_mshr_miss_rate::cpu22.inst     0.003141                       # mshr miss rate for overall accesses
system.cpu22.icache.overall_mshr_miss_rate::total     0.003141                       # mshr miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::cpu22.inst        33250                       # average ReadReq mshr miss latency
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::total        33250                       # average ReadReq mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::cpu22.inst        33250                       # average overall mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::total        33250                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::cpu22.inst        33250                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::total        33250                       # average overall mshr miss latency
system.cpu22.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.branchPred.lookups                 18157                       # Number of BP lookups
system.cpu23.branchPred.condPredicted           17882                       # Number of conditional branches predicted
system.cpu23.branchPred.condIncorrect             254                       # Number of conditional branches incorrect
system.cpu23.branchPred.BTBLookups              15258                       # Number of BTB lookups
system.cpu23.branchPred.BTBHits                 13268                       # Number of BTB hits
system.cpu23.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu23.branchPred.BTBHitPct           86.957662                       # BTB Hit Percentage
system.cpu23.branchPred.usedRAS                    87                       # Number of times the RAS was used to get a target.
system.cpu23.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu23.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.inst_hits                          0                       # ITB inst hits
system.cpu23.dtb.inst_misses                        0                       # ITB inst misses
system.cpu23.dtb.read_hits                          0                       # DTB read hits
system.cpu23.dtb.read_misses                        0                       # DTB read misses
system.cpu23.dtb.write_hits                         0                       # DTB write hits
system.cpu23.dtb.write_misses                       0                       # DTB write misses
system.cpu23.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.read_accesses                      0                       # DTB read accesses
system.cpu23.dtb.write_accesses                     0                       # DTB write accesses
system.cpu23.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.dtb.hits                               0                       # DTB hits
system.cpu23.dtb.misses                             0                       # DTB misses
system.cpu23.dtb.accesses                           0                       # DTB accesses
system.cpu23.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.itb.walker.walks                       0                       # Table walker walks requested
system.cpu23.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.inst_hits                          0                       # ITB inst hits
system.cpu23.itb.inst_misses                        0                       # ITB inst misses
system.cpu23.itb.read_hits                          0                       # DTB read hits
system.cpu23.itb.read_misses                        0                       # DTB read misses
system.cpu23.itb.write_hits                         0                       # DTB write hits
system.cpu23.itb.write_misses                       0                       # DTB write misses
system.cpu23.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.read_accesses                      0                       # DTB read accesses
system.cpu23.itb.write_accesses                     0                       # DTB write accesses
system.cpu23.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.itb.hits                               0                       # DTB hits
system.cpu23.itb.misses                             0                       # DTB misses
system.cpu23.itb.accesses                           0                       # DTB accesses
system.cpu23.numCycles                          62083                       # number of cpu cycles simulated
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.fetch.icacheStallCycles            18708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu23.fetch.Insts                       169291                       # Number of instructions fetch has processed
system.cpu23.fetch.Branches                     18157                       # Number of branches that fetch encountered
system.cpu23.fetch.predictedBranches            13355                       # Number of branches that fetch has predicted taken
system.cpu23.fetch.Cycles                       40774                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu23.fetch.SquashCycles                   533                       # Number of cycles fetch has spent squashing
system.cpu23.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu23.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu23.fetch.CacheLines                   17839                       # Number of cache lines fetched
system.cpu23.fetch.IcacheSquashes                 126                       # Number of outstanding Icache misses that were squashed
system.cpu23.fetch.rateDist::samples            59755                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::mean            2.852263                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::stdev           3.639934                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::0                  36053     60.33%     60.33% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::1                    749      1.25%     61.59% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::2                    213      0.36%     61.94% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::3                    213      0.36%     62.30% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::4                    377      0.63%     62.93% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::5                    236      0.39%     63.33% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::6                    264      0.44%     63.77% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::7                   8849     14.81%     78.58% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::8                  12801     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::total              59755                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.branchRate                0.292463                       # Number of branch fetches per cycle
system.cpu23.fetch.rate                      2.726850                       # Number of inst fetches per cycle
system.cpu23.decode.IdleCycles                  18504                       # Number of cycles decode is idle
system.cpu23.decode.BlockedCycles               18758                       # Number of cycles decode is blocked
system.cpu23.decode.RunCycles                   17951                       # Number of cycles decode is running
system.cpu23.decode.UnblockCycles                4305                       # Number of cycles decode is unblocking
system.cpu23.decode.SquashCycles                  237                       # Number of cycles decode is squashing
system.cpu23.decode.BranchResolved                123                       # Number of times decode resolved a branch
system.cpu23.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu23.decode.DecodedInsts               168250                       # Number of instructions handled by decode
system.cpu23.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu23.rename.SquashCycles                  237                       # Number of cycles rename is squashing
system.cpu23.rename.IdleCycles                  19412                       # Number of cycles rename is idle
system.cpu23.rename.BlockCycles                  9108                       # Number of cycles rename is blocking
system.cpu23.rename.serializeStallCycles         1613                       # count of cycles rename stalled for serializing inst
system.cpu23.rename.RunCycles                   21108                       # Number of cycles rename is running
system.cpu23.rename.UnblockCycles                8277                       # Number of cycles rename is unblocking
system.cpu23.rename.RenamedInsts               167326                       # Number of instructions processed by rename
system.cpu23.rename.ROBFullEvents                  23                       # Number of times rename has blocked due to ROB full
system.cpu23.rename.IQFullEvents                 6616                       # Number of times rename has blocked due to IQ full
system.cpu23.rename.LQFullEvents                  783                       # Number of times rename has blocked due to LQ full
system.cpu23.rename.RenamedOperands            240172                       # Number of destination operands rename has renamed
system.cpu23.rename.RenameLookups              822826                       # Number of register rename lookups that rename has made
system.cpu23.rename.int_rename_lookups         266592                       # Number of integer rename lookups
system.cpu23.rename.CommittedMaps              231572                       # Number of HB maps that are committed
system.cpu23.rename.UndoneMaps                   8585                       # Number of HB maps that are undone due to squashing
system.cpu23.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu23.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu23.rename.skidInsts                   16573                       # count of insts added to the skid buffer
system.cpu23.memDep0.insertedLoads              39328                       # Number of loads inserted to the mem dependence unit.
system.cpu23.memDep0.insertedStores               972                       # Number of stores inserted to the mem dependence unit.
system.cpu23.memDep0.conflictingLoads             357                       # Number of conflicting loads.
system.cpu23.memDep0.conflictingStores             35                       # Number of conflicting stores.
system.cpu23.iq.iqInstsAdded                   165784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu23.iq.iqNonSpecInstsAdded                48                       # Number of non-speculative instructions added to the IQ
system.cpu23.iq.iqInstsIssued                  169831                       # Number of instructions issued
system.cpu23.iq.iqSquashedInstsIssued             486                       # Number of squashed instructions issued
system.cpu23.iq.iqSquashedInstsExamined          5493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu23.iq.iqSquashedOperandsExamined        19697                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu23.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu23.iq.issued_per_cycle::samples        59755                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::mean       2.842122                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::stdev      1.620538                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::0             11059     18.51%     18.51% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::1              5220      8.74%     27.24% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::2              1909      3.19%     30.44% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::3              5475      9.16%     39.60% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::4             36092     60.40%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::total         59755                       # Number of insts issued each cycle
system.cpu23.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntMult                  419    100.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IntAlu               98515     58.01%     58.01% # Type of FU issued
system.cpu23.iq.FU_type_0::IntMult              24593     14.48%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::IntDiv                   0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatAdd                 0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCmp                 0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCvt                 0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMult                0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatDiv                 0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatSqrt                0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAdd                  0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAddAcc               0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAlu                  0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCmp                  0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCvt                  0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMisc                 0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMult                 0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMultAcc              0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShift                0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSqrt                 0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMult            0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.49% # Type of FU issued
system.cpu23.iq.FU_type_0::MemRead              46036     27.11%     99.60% # Type of FU issued
system.cpu23.iq.FU_type_0::MemWrite               687      0.40%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::total               169831                       # Type of FU issued
system.cpu23.iq.rate                         2.735548                       # Inst issue rate
system.cpu23.iq.fu_busy_cnt                       419                       # FU busy when requested
system.cpu23.iq.fu_busy_rate                 0.002467                       # FU busy rate (busy events/executed inst)
system.cpu23.iq.int_inst_queue_reads           400318                       # Number of integer instruction queue reads
system.cpu23.iq.int_inst_queue_writes          171338                       # Number of integer instruction queue writes
system.cpu23.iq.int_inst_queue_wakeup_accesses       161747                       # Number of integer instruction queue wakeup accesses
system.cpu23.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu23.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu23.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu23.iq.int_alu_accesses               170250                       # Number of integer alu accesses
system.cpu23.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu23.iew.lsq.thread0.forwLoads             19                       # Number of loads that had data forwarded from stores
system.cpu23.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu23.iew.lsq.thread0.squashedLoads         1483                       # Number of loads squashed
system.cpu23.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu23.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu23.iew.lsq.thread0.squashedStores          411                       # Number of stores squashed
system.cpu23.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu23.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu23.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu23.iew.lsq.thread0.cacheBlocked         7389                       # Number of times an access to memory failed due to the cache being blocked
system.cpu23.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu23.iew.iewSquashCycles                  237                       # Number of cycles IEW is squashing
system.cpu23.iew.iewBlockCycles                  5072                       # Number of cycles IEW is blocking
system.cpu23.iew.iewUnblockCycles                 661                       # Number of cycles IEW is unblocking
system.cpu23.iew.iewDispatchedInsts            165835                       # Number of instructions dispatched to IQ
system.cpu23.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu23.iew.iewDispLoadInsts               39328                       # Number of dispatched load instructions
system.cpu23.iew.iewDispStoreInsts                972                       # Number of dispatched store instructions
system.cpu23.iew.iewDispNonSpecInsts               29                       # Number of dispatched non-speculative instructions
system.cpu23.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu23.iew.iewLSQFullEvents                 206                       # Number of times the LSQ has become full, causing a stall
system.cpu23.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu23.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu23.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu23.iew.branchMispredicts                231                       # Number of branch mispredicts detected at execute
system.cpu23.iew.iewExecutedInsts              169509                       # Number of executed instructions
system.cpu23.iew.iewExecLoadInsts               45854                       # Number of load instructions executed
system.cpu23.iew.iewExecSquashedInsts             318                       # Number of squashed instructions skipped in execute
system.cpu23.iew.exec_swp                           0                       # number of swp insts executed
system.cpu23.iew.exec_nop                           3                       # number of nop insts executed
system.cpu23.iew.exec_refs                      46500                       # number of memory reference insts executed
system.cpu23.iew.exec_branches                  17316                       # Number of branches executed
system.cpu23.iew.exec_stores                      646                       # Number of stores executed
system.cpu23.iew.exec_rate                   2.730361                       # Inst execution rate
system.cpu23.iew.wb_sent                       161840                       # cumulative count of insts sent to commit
system.cpu23.iew.wb_count                      161747                       # cumulative count of insts written-back
system.cpu23.iew.wb_producers                  135187                       # num instructions producing a value
system.cpu23.iew.wb_consumers                  221877                       # num instructions consuming a value
system.cpu23.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu23.iew.wb_rate                     2.605335                       # insts written-back per cycle
system.cpu23.iew.wb_fanout                   0.609288                       # average fanout of values written-back
system.cpu23.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu23.commit.commitSquashedInsts          5429                       # The number of squashed insts skipped by commit
system.cpu23.commit.commitNonSpecStalls            40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu23.commit.branchMispredicts             225                       # The number of times a branch was mispredicted
system.cpu23.commit.committed_per_cycle::samples        58986                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::mean     2.718255                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::stdev     3.034359                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::0        17353     29.42%     29.42% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::1        18038     30.58%     60.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::2         2440      4.14%     64.14% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::3         1138      1.93%     66.06% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::4          623      1.06%     67.12% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::5         7090     12.02%     79.14% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::6          864      1.46%     80.61% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::7          639      1.08%     81.69% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::8        10801     18.31%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::total        58986                       # Number of insts commited each cycle
system.cpu23.commit.committedInsts             160002                       # Number of instructions committed
system.cpu23.commit.committedOps               160339                       # Number of ops (including micro ops) committed
system.cpu23.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu23.commit.refs                        38406                       # Number of memory references committed
system.cpu23.commit.loads                       37845                       # Number of loads committed
system.cpu23.commit.membars                        14                       # Number of memory barriers committed
system.cpu23.commit.branches                    17175                       # Number of branches committed
system.cpu23.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu23.commit.int_insts                  143202                       # Number of committed integer instructions.
system.cpu23.commit.function_calls                 26                       # Number of function calls committed.
system.cpu23.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IntAlu          97354     60.72%     60.72% # Class of committed instruction
system.cpu23.commit.op_class_0::IntMult         24579     15.33%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::IntDiv              0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatAdd            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCvt            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMult            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatDiv            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAdd             0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAddAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAlu             0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCmp             0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCvt             0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMisc            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMult            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShift            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShiftAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAdd            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAlu            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCvt            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatDiv            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMisc            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMult            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu23.commit.op_class_0::MemRead         37845     23.60%     99.65% # Class of committed instruction
system.cpu23.commit.op_class_0::MemWrite          561      0.35%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::total          160339                       # Class of committed instruction
system.cpu23.commit.bw_lim_events               10801                       # number cycles where commit BW limit reached
system.cpu23.rob.rob_reads                     213901                       # The number of ROB reads
system.cpu23.rob.rob_writes                    332379                       # The number of ROB writes
system.cpu23.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu23.idleCycles                          2328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu23.quiesceCycles                     240399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu23.committedInsts                    160002                       # Number of Instructions Simulated
system.cpu23.committedOps                      160339                       # Number of Ops (including micro ops) Simulated
system.cpu23.cpi                             0.388014                       # CPI: Cycles Per Instruction
system.cpu23.cpi_total                       0.388014                       # CPI: Total CPI of All Threads
system.cpu23.ipc                             2.577227                       # IPC: Instructions Per Cycle
system.cpu23.ipc_total                       2.577227                       # IPC: Total IPC of All Threads
system.cpu23.int_regfile_reads                 267305                       # number of integer regfile reads
system.cpu23.int_regfile_writes                130619                       # number of integer regfile writes
system.cpu23.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu23.cc_regfile_reads                  623121                       # number of cc regfile reads
system.cpu23.cc_regfile_writes                 102858                       # number of cc regfile writes
system.cpu23.misc_regfile_reads                 46058                       # number of misc regfile reads
system.cpu23.misc_regfile_writes                   95                       # number of misc regfile writes
system.cpu23.dcache.tags.replacements             343                       # number of replacements
system.cpu23.dcache.tags.tagsinuse          78.041273                       # Cycle average of tags in use
system.cpu23.dcache.tags.total_refs             36621                       # Total number of references to valid blocks.
system.cpu23.dcache.tags.sampled_refs             899                       # Sample count of references to valid blocks.
system.cpu23.dcache.tags.avg_refs           40.735261                       # Average number of references to valid blocks.
system.cpu23.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu23.dcache.tags.occ_blocks::cpu23.data    78.041273                       # Average occupied blocks per requestor
system.cpu23.dcache.tags.occ_percent::cpu23.data     0.076212                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_percent::total     0.076212                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu23.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu23.dcache.tags.tag_accesses           78892                       # Number of tag accesses
system.cpu23.dcache.tags.data_accesses          78892                       # Number of data accesses
system.cpu23.dcache.ReadReq_hits::cpu23.data        36352                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_hits::total         36352                       # number of ReadReq hits
system.cpu23.dcache.WriteReq_hits::cpu23.data          262                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_hits::total          262                       # number of WriteReq hits
system.cpu23.dcache.SoftPFReq_hits::cpu23.data            2                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu23.dcache.LoadLockedReq_hits::cpu23.data            1                       # number of LoadLockedReq hits
system.cpu23.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu23.dcache.demand_hits::cpu23.data        36614                       # number of demand (read+write) hits
system.cpu23.dcache.demand_hits::total          36614                       # number of demand (read+write) hits
system.cpu23.dcache.overall_hits::cpu23.data        36616                       # number of overall hits
system.cpu23.dcache.overall_hits::total         36616                       # number of overall hits
system.cpu23.dcache.ReadReq_misses::cpu23.data         2047                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_misses::total         2047                       # number of ReadReq misses
system.cpu23.dcache.WriteReq_misses::cpu23.data          274                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu23.dcache.SoftPFReq_misses::cpu23.data            3                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu23.dcache.LoadLockedReq_misses::cpu23.data           22                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu23.dcache.StoreCondReq_misses::cpu23.data           14                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu23.dcache.demand_misses::cpu23.data         2321                       # number of demand (read+write) misses
system.cpu23.dcache.demand_misses::total         2321                       # number of demand (read+write) misses
system.cpu23.dcache.overall_misses::cpu23.data         2324                       # number of overall misses
system.cpu23.dcache.overall_misses::total         2324                       # number of overall misses
system.cpu23.dcache.ReadReq_miss_latency::cpu23.data     62599992                       # number of ReadReq miss cycles
system.cpu23.dcache.ReadReq_miss_latency::total     62599992                       # number of ReadReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::cpu23.data      8933750                       # number of WriteReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::total      8933750                       # number of WriteReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::cpu23.data       208384                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::total       208384                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::cpu23.data        12500                       # number of StoreCondReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu23.dcache.StoreCondFailReq_miss_latency::cpu23.data       152000                       # number of StoreCondFailReq miss cycles
system.cpu23.dcache.StoreCondFailReq_miss_latency::total       152000                       # number of StoreCondFailReq miss cycles
system.cpu23.dcache.demand_miss_latency::cpu23.data     71533742                       # number of demand (read+write) miss cycles
system.cpu23.dcache.demand_miss_latency::total     71533742                       # number of demand (read+write) miss cycles
system.cpu23.dcache.overall_miss_latency::cpu23.data     71533742                       # number of overall miss cycles
system.cpu23.dcache.overall_miss_latency::total     71533742                       # number of overall miss cycles
system.cpu23.dcache.ReadReq_accesses::cpu23.data        38399                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_accesses::total        38399                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::cpu23.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::cpu23.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::cpu23.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::cpu23.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.demand_accesses::cpu23.data        38935                       # number of demand (read+write) accesses
system.cpu23.dcache.demand_accesses::total        38935                       # number of demand (read+write) accesses
system.cpu23.dcache.overall_accesses::cpu23.data        38940                       # number of overall (read+write) accesses
system.cpu23.dcache.overall_accesses::total        38940                       # number of overall (read+write) accesses
system.cpu23.dcache.ReadReq_miss_rate::cpu23.data     0.053309                       # miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_miss_rate::total     0.053309                       # miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_miss_rate::cpu23.data     0.511194                       # miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_miss_rate::total     0.511194                       # miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::cpu23.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::cpu23.data     0.956522                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::total     0.956522                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::cpu23.data            1                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_miss_rate::cpu23.data     0.059612                       # miss rate for demand accesses
system.cpu23.dcache.demand_miss_rate::total     0.059612                       # miss rate for demand accesses
system.cpu23.dcache.overall_miss_rate::cpu23.data     0.059682                       # miss rate for overall accesses
system.cpu23.dcache.overall_miss_rate::total     0.059682                       # miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_miss_latency::cpu23.data 30581.334636                       # average ReadReq miss latency
system.cpu23.dcache.ReadReq_avg_miss_latency::total 30581.334636                       # average ReadReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::cpu23.data 32604.927007                       # average WriteReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::total 32604.927007                       # average WriteReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::cpu23.data         9472                       # average LoadLockedReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::total         9472                       # average LoadLockedReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::cpu23.data   892.857143                       # average StoreCondReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::total   892.857143                       # average StoreCondReq miss latency
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::cpu23.data          inf                       # average StoreCondFailReq miss latency
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu23.dcache.demand_avg_miss_latency::cpu23.data 30820.224903                       # average overall miss latency
system.cpu23.dcache.demand_avg_miss_latency::total 30820.224903                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::cpu23.data 30780.439759                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::total 30780.439759                       # average overall miss latency
system.cpu23.dcache.blocked_cycles::no_mshrs        12790                       # number of cycles access was blocked
system.cpu23.dcache.blocked_cycles::no_targets          222                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_mshrs             501                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_mshrs    25.528942                       # average number of cycles each access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_targets          222                       # average number of cycles each access was blocked
system.cpu23.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu23.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu23.dcache.writebacks::writebacks          133                       # number of writebacks
system.cpu23.dcache.writebacks::total             133                       # number of writebacks
system.cpu23.dcache.ReadReq_mshr_hits::cpu23.data         1276                       # number of ReadReq MSHR hits
system.cpu23.dcache.ReadReq_mshr_hits::total         1276                       # number of ReadReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::cpu23.data          141                       # number of WriteReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu23.dcache.demand_mshr_hits::cpu23.data         1417                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.demand_mshr_hits::total         1417                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.overall_mshr_hits::cpu23.data         1417                       # number of overall MSHR hits
system.cpu23.dcache.overall_mshr_hits::total         1417                       # number of overall MSHR hits
system.cpu23.dcache.ReadReq_mshr_misses::cpu23.data          771                       # number of ReadReq MSHR misses
system.cpu23.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::cpu23.data          133                       # number of WriteReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::cpu23.data            2                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::cpu23.data           22                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::cpu23.data           14                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.demand_mshr_misses::cpu23.data          904                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.overall_mshr_misses::cpu23.data          906                       # number of overall MSHR misses
system.cpu23.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu23.dcache.ReadReq_mshr_miss_latency::cpu23.data     29909504                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_latency::total     29909504                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::cpu23.data      3328750                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::total      3328750                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::cpu23.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::cpu23.data       162616                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::total       162616                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::cpu23.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::cpu23.data       135500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::total       135500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::cpu23.data     33238254                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::total     33238254                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::cpu23.data     33243254                       # number of overall MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::total     33243254                       # number of overall MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_rate::cpu23.data     0.020079                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_mshr_miss_rate::total     0.020079                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::cpu23.data     0.248134                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::total     0.248134                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::cpu23.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::cpu23.data     0.956522                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::cpu23.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_mshr_miss_rate::cpu23.data     0.023218                       # mshr miss rate for demand accesses
system.cpu23.dcache.demand_mshr_miss_rate::total     0.023218                       # mshr miss rate for demand accesses
system.cpu23.dcache.overall_mshr_miss_rate::cpu23.data     0.023267                       # mshr miss rate for overall accesses
system.cpu23.dcache.overall_mshr_miss_rate::total     0.023267                       # mshr miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::cpu23.data 38793.130999                       # average ReadReq mshr miss latency
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::total 38793.130999                       # average ReadReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::cpu23.data 25028.195489                       # average WriteReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::total 25028.195489                       # average WriteReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::cpu23.data         2500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu23.data  7391.636364                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7391.636364                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::cpu23.data   571.428571                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::total   571.428571                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu23.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::cpu23.data 36767.980088                       # average overall mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::total 36767.980088                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::cpu23.data 36692.333333                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::total 36692.333333                       # average overall mshr miss latency
system.cpu23.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.icache.tags.replacements               0                       # number of replacements
system.cpu23.icache.tags.tagsinuse           9.740530                       # Cycle average of tags in use
system.cpu23.icache.tags.total_refs             17773                       # Total number of references to valid blocks.
system.cpu23.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu23.icache.tags.avg_refs          329.129630                       # Average number of references to valid blocks.
system.cpu23.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu23.icache.tags.occ_blocks::cpu23.inst     9.740530                       # Average occupied blocks per requestor
system.cpu23.icache.tags.occ_percent::cpu23.inst     0.019024                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_percent::total     0.019024                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu23.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu23.icache.tags.tag_accesses           35732                       # Number of tag accesses
system.cpu23.icache.tags.data_accesses          35732                       # Number of data accesses
system.cpu23.icache.ReadReq_hits::cpu23.inst        17773                       # number of ReadReq hits
system.cpu23.icache.ReadReq_hits::total         17773                       # number of ReadReq hits
system.cpu23.icache.demand_hits::cpu23.inst        17773                       # number of demand (read+write) hits
system.cpu23.icache.demand_hits::total          17773                       # number of demand (read+write) hits
system.cpu23.icache.overall_hits::cpu23.inst        17773                       # number of overall hits
system.cpu23.icache.overall_hits::total         17773                       # number of overall hits
system.cpu23.icache.ReadReq_misses::cpu23.inst           66                       # number of ReadReq misses
system.cpu23.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu23.icache.demand_misses::cpu23.inst           66                       # number of demand (read+write) misses
system.cpu23.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu23.icache.overall_misses::cpu23.inst           66                       # number of overall misses
system.cpu23.icache.overall_misses::total           66                       # number of overall misses
system.cpu23.icache.ReadReq_miss_latency::cpu23.inst      2553991                       # number of ReadReq miss cycles
system.cpu23.icache.ReadReq_miss_latency::total      2553991                       # number of ReadReq miss cycles
system.cpu23.icache.demand_miss_latency::cpu23.inst      2553991                       # number of demand (read+write) miss cycles
system.cpu23.icache.demand_miss_latency::total      2553991                       # number of demand (read+write) miss cycles
system.cpu23.icache.overall_miss_latency::cpu23.inst      2553991                       # number of overall miss cycles
system.cpu23.icache.overall_miss_latency::total      2553991                       # number of overall miss cycles
system.cpu23.icache.ReadReq_accesses::cpu23.inst        17839                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_accesses::total        17839                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.demand_accesses::cpu23.inst        17839                       # number of demand (read+write) accesses
system.cpu23.icache.demand_accesses::total        17839                       # number of demand (read+write) accesses
system.cpu23.icache.overall_accesses::cpu23.inst        17839                       # number of overall (read+write) accesses
system.cpu23.icache.overall_accesses::total        17839                       # number of overall (read+write) accesses
system.cpu23.icache.ReadReq_miss_rate::cpu23.inst     0.003700                       # miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_miss_rate::total     0.003700                       # miss rate for ReadReq accesses
system.cpu23.icache.demand_miss_rate::cpu23.inst     0.003700                       # miss rate for demand accesses
system.cpu23.icache.demand_miss_rate::total     0.003700                       # miss rate for demand accesses
system.cpu23.icache.overall_miss_rate::cpu23.inst     0.003700                       # miss rate for overall accesses
system.cpu23.icache.overall_miss_rate::total     0.003700                       # miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_miss_latency::cpu23.inst 38696.833333                       # average ReadReq miss latency
system.cpu23.icache.ReadReq_avg_miss_latency::total 38696.833333                       # average ReadReq miss latency
system.cpu23.icache.demand_avg_miss_latency::cpu23.inst 38696.833333                       # average overall miss latency
system.cpu23.icache.demand_avg_miss_latency::total 38696.833333                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::cpu23.inst 38696.833333                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::total 38696.833333                       # average overall miss latency
system.cpu23.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu23.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu23.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.icache.fast_writes                     0                       # number of fast writes performed
system.cpu23.icache.cache_copies                    0                       # number of cache copies performed
system.cpu23.icache.ReadReq_mshr_hits::cpu23.inst           12                       # number of ReadReq MSHR hits
system.cpu23.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu23.icache.demand_mshr_hits::cpu23.inst           12                       # number of demand (read+write) MSHR hits
system.cpu23.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu23.icache.overall_mshr_hits::cpu23.inst           12                       # number of overall MSHR hits
system.cpu23.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu23.icache.ReadReq_mshr_misses::cpu23.inst           54                       # number of ReadReq MSHR misses
system.cpu23.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu23.icache.demand_mshr_misses::cpu23.inst           54                       # number of demand (read+write) MSHR misses
system.cpu23.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu23.icache.overall_mshr_misses::cpu23.inst           54                       # number of overall MSHR misses
system.cpu23.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu23.icache.ReadReq_mshr_miss_latency::cpu23.inst      2030505                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_latency::total      2030505                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::cpu23.inst      2030505                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::total      2030505                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::cpu23.inst      2030505                       # number of overall MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::total      2030505                       # number of overall MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_rate::cpu23.inst     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.demand_mshr_miss_rate::cpu23.inst     0.003027                       # mshr miss rate for demand accesses
system.cpu23.icache.demand_mshr_miss_rate::total     0.003027                       # mshr miss rate for demand accesses
system.cpu23.icache.overall_mshr_miss_rate::cpu23.inst     0.003027                       # mshr miss rate for overall accesses
system.cpu23.icache.overall_mshr_miss_rate::total     0.003027                       # mshr miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::cpu23.inst 37601.944444                       # average ReadReq mshr miss latency
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::total 37601.944444                       # average ReadReq mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::cpu23.inst 37601.944444                       # average overall mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::total 37601.944444                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::cpu23.inst 37601.944444                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::total 37601.944444                       # average overall mshr miss latency
system.cpu23.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.branchPred.lookups                 18710                       # Number of BP lookups
system.cpu24.branchPred.condPredicted           18434                       # Number of conditional branches predicted
system.cpu24.branchPred.condIncorrect             242                       # Number of conditional branches incorrect
system.cpu24.branchPred.BTBLookups              15310                       # Number of BTB lookups
system.cpu24.branchPred.BTBHits                 13532                       # Number of BTB hits
system.cpu24.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu24.branchPred.BTBHitPct           88.386675                       # BTB Hit Percentage
system.cpu24.branchPred.usedRAS                    78                       # Number of times the RAS was used to get a target.
system.cpu24.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu24.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.inst_hits                          0                       # ITB inst hits
system.cpu24.dtb.inst_misses                        0                       # ITB inst misses
system.cpu24.dtb.read_hits                          0                       # DTB read hits
system.cpu24.dtb.read_misses                        0                       # DTB read misses
system.cpu24.dtb.write_hits                         0                       # DTB write hits
system.cpu24.dtb.write_misses                       0                       # DTB write misses
system.cpu24.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.read_accesses                      0                       # DTB read accesses
system.cpu24.dtb.write_accesses                     0                       # DTB write accesses
system.cpu24.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.dtb.hits                               0                       # DTB hits
system.cpu24.dtb.misses                             0                       # DTB misses
system.cpu24.dtb.accesses                           0                       # DTB accesses
system.cpu24.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.itb.walker.walks                       0                       # Table walker walks requested
system.cpu24.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.inst_hits                          0                       # ITB inst hits
system.cpu24.itb.inst_misses                        0                       # ITB inst misses
system.cpu24.itb.read_hits                          0                       # DTB read hits
system.cpu24.itb.read_misses                        0                       # DTB read misses
system.cpu24.itb.write_hits                         0                       # DTB write hits
system.cpu24.itb.write_misses                       0                       # DTB write misses
system.cpu24.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.read_accesses                      0                       # DTB read accesses
system.cpu24.itb.write_accesses                     0                       # DTB write accesses
system.cpu24.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.itb.hits                               0                       # DTB hits
system.cpu24.itb.misses                             0                       # DTB misses
system.cpu24.itb.accesses                           0                       # DTB accesses
system.cpu24.numCycles                          61546                       # number of cpu cycles simulated
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.fetch.icacheStallCycles            18749                       # Number of cycles fetch is stalled on an Icache miss
system.cpu24.fetch.Insts                       170533                       # Number of instructions fetch has processed
system.cpu24.fetch.Branches                     18710                       # Number of branches that fetch encountered
system.cpu24.fetch.predictedBranches            13610                       # Number of branches that fetch has predicted taken
system.cpu24.fetch.Cycles                       40328                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu24.fetch.SquashCycles                   507                       # Number of cycles fetch has spent squashing
system.cpu24.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu24.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu24.fetch.CacheLines                   17714                       # Number of cache lines fetched
system.cpu24.fetch.IcacheSquashes                 113                       # Number of outstanding Icache misses that were squashed
system.cpu24.fetch.rateDist::samples            59337                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::mean            2.892512                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::stdev           3.651215                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::0                  35493     59.82%     59.82% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::1                    735      1.24%     61.05% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::2                    211      0.36%     61.41% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::3                    223      0.38%     61.79% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::4                    390      0.66%     62.44% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::5                    226      0.38%     62.82% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::6                    277      0.47%     63.29% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::7                   8801     14.83%     78.12% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::8                  12981     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::total              59337                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.branchRate                0.304000                       # Number of branch fetches per cycle
system.cpu24.fetch.rate                      2.770822                       # Number of inst fetches per cycle
system.cpu24.decode.IdleCycles                  18732                       # Number of cycles decode is idle
system.cpu24.decode.BlockedCycles               17935                       # Number of cycles decode is blocked
system.cpu24.decode.RunCycles                   17764                       # Number of cycles decode is running
system.cpu24.decode.UnblockCycles                4683                       # Number of cycles decode is unblocking
system.cpu24.decode.SquashCycles                  223                       # Number of cycles decode is squashing
system.cpu24.decode.BranchResolved                117                       # Number of times decode resolved a branch
system.cpu24.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu24.decode.DecodedInsts               169704                       # Number of instructions handled by decode
system.cpu24.decode.SquashedInsts                 123                       # Number of squashed instructions handled by decode
system.cpu24.rename.SquashCycles                  223                       # Number of cycles rename is squashing
system.cpu24.rename.IdleCycles                  19594                       # Number of cycles rename is idle
system.cpu24.rename.BlockCycles                  8330                       # Number of cycles rename is blocking
system.cpu24.rename.serializeStallCycles         1546                       # count of cycles rename stalled for serializing inst
system.cpu24.rename.RunCycles                   21364                       # Number of cycles rename is running
system.cpu24.rename.UnblockCycles                8280                       # Number of cycles rename is unblocking
system.cpu24.rename.RenamedInsts               168811                       # Number of instructions processed by rename
system.cpu24.rename.ROBFullEvents                  14                       # Number of times rename has blocked due to ROB full
system.cpu24.rename.IQFullEvents                 6605                       # Number of times rename has blocked due to IQ full
system.cpu24.rename.LQFullEvents                  915                       # Number of times rename has blocked due to LQ full
system.cpu24.rename.RenamedOperands            243689                       # Number of destination operands rename has renamed
system.cpu24.rename.RenameLookups              830068                       # Number of register rename lookups that rename has made
system.cpu24.rename.int_rename_lookups         268426                       # Number of integer rename lookups
system.cpu24.rename.CommittedMaps              236510                       # Number of HB maps that are committed
system.cpu24.rename.UndoneMaps                   7175                       # Number of HB maps that are undone due to squashing
system.cpu24.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu24.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu24.rename.skidInsts                   16307                       # count of insts added to the skid buffer
system.cpu24.memDep0.insertedLoads              39342                       # Number of loads inserted to the mem dependence unit.
system.cpu24.memDep0.insertedStores               872                       # Number of stores inserted to the mem dependence unit.
system.cpu24.memDep0.conflictingLoads             347                       # Number of conflicting loads.
system.cpu24.memDep0.conflictingStores             22                       # Number of conflicting stores.
system.cpu24.iq.iqInstsAdded                   167411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu24.iq.iqNonSpecInstsAdded                53                       # Number of non-speculative instructions added to the IQ
system.cpu24.iq.iqInstsIssued                  172128                       # Number of instructions issued
system.cpu24.iq.iqSquashedInstsIssued             324                       # Number of squashed instructions issued
system.cpu24.iq.iqSquashedInstsExamined          4500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu24.iq.iqSquashedOperandsExamined        16031                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu24.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu24.iq.issued_per_cycle::samples        59337                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::mean       2.900854                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::stdev      1.591739                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::0             10274     17.31%     17.31% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::1              4958      8.36%     25.67% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::2              1883      3.17%     28.84% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::3              5484      9.24%     38.09% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::4             36738     61.91%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::total         59337                       # Number of insts issued each cycle
system.cpu24.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntMult                  412    100.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IntAlu              100619     58.46%     58.46% # Type of FU issued
system.cpu24.iq.FU_type_0::IntMult              24598     14.29%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::IntDiv                   0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatAdd                 0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCmp                 0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCvt                 0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMult                0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatDiv                 0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatSqrt                0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAdd                  0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAddAcc               0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAlu                  0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCmp                  0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCvt                  0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMisc                 0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMult                 0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMultAcc              0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShift                0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSqrt                 0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMult            0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.75% # Type of FU issued
system.cpu24.iq.FU_type_0::MemRead              46241     26.86%     99.61% # Type of FU issued
system.cpu24.iq.FU_type_0::MemWrite               670      0.39%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::total               172128                       # Type of FU issued
system.cpu24.iq.rate                         2.796737                       # Inst issue rate
system.cpu24.iq.fu_busy_cnt                       412                       # FU busy when requested
system.cpu24.iq.fu_busy_rate                 0.002394                       # FU busy rate (busy events/executed inst)
system.cpu24.iq.int_inst_queue_reads           404325                       # Number of integer instruction queue reads
system.cpu24.iq.int_inst_queue_writes          171972                       # Number of integer instruction queue writes
system.cpu24.iq.int_inst_queue_wakeup_accesses       164132                       # Number of integer instruction queue wakeup accesses
system.cpu24.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu24.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu24.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu24.iq.int_alu_accesses               172540                       # Number of integer alu accesses
system.cpu24.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu24.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu24.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu24.iew.lsq.thread0.squashedLoads         1169                       # Number of loads squashed
system.cpu24.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu24.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu24.iew.lsq.thread0.squashedStores          313                       # Number of stores squashed
system.cpu24.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu24.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu24.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu24.iew.lsq.thread0.cacheBlocked         7366                       # Number of times an access to memory failed due to the cache being blocked
system.cpu24.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu24.iew.iewSquashCycles                  223                       # Number of cycles IEW is squashing
system.cpu24.iew.iewBlockCycles                  4491                       # Number of cycles IEW is blocking
system.cpu24.iew.iewUnblockCycles                 622                       # Number of cycles IEW is unblocking
system.cpu24.iew.iewDispatchedInsts            167467                       # Number of instructions dispatched to IQ
system.cpu24.iew.iewDispSquashedInsts              41                       # Number of squashed instructions skipped by dispatch
system.cpu24.iew.iewDispLoadInsts               39342                       # Number of dispatched load instructions
system.cpu24.iew.iewDispStoreInsts                872                       # Number of dispatched store instructions
system.cpu24.iew.iewDispNonSpecInsts               28                       # Number of dispatched non-speculative instructions
system.cpu24.iew.iewIQFullEvents                   54                       # Number of times the IQ has become full, causing a stall
system.cpu24.iew.iewLSQFullEvents                 214                       # Number of times the LSQ has become full, causing a stall
system.cpu24.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu24.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu24.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu24.iew.branchMispredicts                218                       # Number of branch mispredicts detected at execute
system.cpu24.iew.iewExecutedInsts              171832                       # Number of executed instructions
system.cpu24.iew.iewExecLoadInsts               46054                       # Number of load instructions executed
system.cpu24.iew.iewExecSquashedInsts             292                       # Number of squashed instructions skipped in execute
system.cpu24.iew.exec_swp                           0                       # number of swp insts executed
system.cpu24.iew.exec_nop                           3                       # number of nop insts executed
system.cpu24.iew.exec_refs                      46686                       # number of memory reference insts executed
system.cpu24.iew.exec_branches                  17958                       # Number of branches executed
system.cpu24.iew.exec_stores                      632                       # Number of stores executed
system.cpu24.iew.exec_rate                   2.791928                       # Inst execution rate
system.cpu24.iew.wb_sent                       164206                       # cumulative count of insts sent to commit
system.cpu24.iew.wb_count                      164132                       # cumulative count of insts written-back
system.cpu24.iew.wb_producers                  136935                       # num instructions producing a value
system.cpu24.iew.wb_consumers                  225012                       # num instructions consuming a value
system.cpu24.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu24.iew.wb_rate                     2.666818                       # insts written-back per cycle
system.cpu24.iew.wb_fanout                   0.608568                       # average fanout of values written-back
system.cpu24.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu24.commit.commitSquashedInsts          4437                       # The number of squashed insts skipped by commit
system.cpu24.commit.commitNonSpecStalls            38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu24.commit.branchMispredicts             212                       # The number of times a branch was mispredicted
system.cpu24.commit.committed_per_cycle::samples        58700                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::mean     2.776218                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::stdev     3.045117                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::0        16545     28.19%     28.19% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::1        18100     30.83%     59.02% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::2         2568      4.37%     63.40% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::3         1112      1.89%     65.29% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::4          819      1.40%     66.68% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::5         6995     11.92%     78.60% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::6          833      1.42%     80.02% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::7          681      1.16%     81.18% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::8        11047     18.82%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::total        58700                       # Number of insts commited each cycle
system.cpu24.commit.committedInsts             162627                       # Number of instructions committed
system.cpu24.commit.committedOps               162964                       # Number of ops (including micro ops) committed
system.cpu24.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu24.commit.refs                        38732                       # Number of memory references committed
system.cpu24.commit.loads                       38173                       # Number of loads committed
system.cpu24.commit.membars                        14                       # Number of memory barriers committed
system.cpu24.commit.branches                    17832                       # Number of branches committed
system.cpu24.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu24.commit.int_insts                  145170                       # Number of committed integer instructions.
system.cpu24.commit.function_calls                 26                       # Number of function calls committed.
system.cpu24.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IntAlu          99653     61.15%     61.15% # Class of committed instruction
system.cpu24.commit.op_class_0::IntMult         24579     15.08%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::IntDiv              0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatAdd            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCmp            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCvt            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMult            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatDiv            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAdd             0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAddAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAlu             0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCmp             0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCvt             0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMisc            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMult            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMultAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShift            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShiftAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSqrt            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAdd            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAlu            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCmp            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCvt            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatDiv            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMisc            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMult            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.cpu24.commit.op_class_0::MemRead         38173     23.42%     99.66% # Class of committed instruction
system.cpu24.commit.op_class_0::MemWrite          559      0.34%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::total          162964                       # Class of committed instruction
system.cpu24.commit.bw_lim_events               11047                       # number cycles where commit BW limit reached
system.cpu24.rob.rob_reads                     215002                       # The number of ROB reads
system.cpu24.rob.rob_writes                    335513                       # The number of ROB writes
system.cpu24.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu24.idleCycles                          2209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu24.quiesceCycles                     240936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu24.committedInsts                    162627                       # Number of Instructions Simulated
system.cpu24.committedOps                      162964                       # Number of Ops (including micro ops) Simulated
system.cpu24.cpi                             0.378449                       # CPI: Cycles Per Instruction
system.cpu24.cpi_total                       0.378449                       # CPI: Total CPI of All Threads
system.cpu24.ipc                             2.642365                       # IPC: Instructions Per Cycle
system.cpu24.ipc_total                       2.642365                       # IPC: Total IPC of All Threads
system.cpu24.int_regfile_reads                 270530                       # number of integer regfile reads
system.cpu24.int_regfile_writes                131446                       # number of integer regfile writes
system.cpu24.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu24.cc_regfile_reads                  630825                       # number of cc regfile reads
system.cpu24.cc_regfile_writes                 106587                       # number of cc regfile writes
system.cpu24.misc_regfile_reads                 46270                       # number of misc regfile reads
system.cpu24.misc_regfile_writes                   86                       # number of misc regfile writes
system.cpu24.dcache.tags.replacements             336                       # number of replacements
system.cpu24.dcache.tags.tagsinuse          78.621849                       # Cycle average of tags in use
system.cpu24.dcache.tags.total_refs             36886                       # Total number of references to valid blocks.
system.cpu24.dcache.tags.sampled_refs             893                       # Sample count of references to valid blocks.
system.cpu24.dcache.tags.avg_refs           41.305711                       # Average number of references to valid blocks.
system.cpu24.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu24.dcache.tags.occ_blocks::cpu24.data    78.621849                       # Average occupied blocks per requestor
system.cpu24.dcache.tags.occ_percent::cpu24.data     0.076779                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_percent::total     0.076779                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu24.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu24.dcache.tags.tag_accesses           79357                       # Number of tag accesses
system.cpu24.dcache.tags.data_accesses          79357                       # Number of data accesses
system.cpu24.dcache.ReadReq_hits::cpu24.data        36617                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_hits::total         36617                       # number of ReadReq hits
system.cpu24.dcache.WriteReq_hits::cpu24.data          262                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_hits::total          262                       # number of WriteReq hits
system.cpu24.dcache.SoftPFReq_hits::cpu24.data            2                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu24.dcache.demand_hits::cpu24.data        36879                       # number of demand (read+write) hits
system.cpu24.dcache.demand_hits::total          36879                       # number of demand (read+write) hits
system.cpu24.dcache.overall_hits::cpu24.data        36881                       # number of overall hits
system.cpu24.dcache.overall_hits::total         36881                       # number of overall hits
system.cpu24.dcache.ReadReq_misses::cpu24.data         2023                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_misses::total         2023                       # number of ReadReq misses
system.cpu24.dcache.WriteReq_misses::cpu24.data          274                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu24.dcache.SoftPFReq_misses::cpu24.data            3                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu24.dcache.LoadLockedReq_misses::cpu24.data           21                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu24.dcache.StoreCondReq_misses::cpu24.data           12                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu24.dcache.demand_misses::cpu24.data         2297                       # number of demand (read+write) misses
system.cpu24.dcache.demand_misses::total         2297                       # number of demand (read+write) misses
system.cpu24.dcache.overall_misses::cpu24.data         2300                       # number of overall misses
system.cpu24.dcache.overall_misses::total         2300                       # number of overall misses
system.cpu24.dcache.ReadReq_miss_latency::cpu24.data     59722241                       # number of ReadReq miss cycles
system.cpu24.dcache.ReadReq_miss_latency::total     59722241                       # number of ReadReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::cpu24.data      7844749                       # number of WriteReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::total      7844749                       # number of WriteReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::cpu24.data       218381                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::total       218381                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::cpu24.data        12000                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::cpu24.data       116000                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::total       116000                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.demand_miss_latency::cpu24.data     67566990                       # number of demand (read+write) miss cycles
system.cpu24.dcache.demand_miss_latency::total     67566990                       # number of demand (read+write) miss cycles
system.cpu24.dcache.overall_miss_latency::cpu24.data     67566990                       # number of overall miss cycles
system.cpu24.dcache.overall_miss_latency::total     67566990                       # number of overall miss cycles
system.cpu24.dcache.ReadReq_accesses::cpu24.data        38640                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_accesses::total        38640                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::cpu24.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::cpu24.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::cpu24.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::cpu24.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.demand_accesses::cpu24.data        39176                       # number of demand (read+write) accesses
system.cpu24.dcache.demand_accesses::total        39176                       # number of demand (read+write) accesses
system.cpu24.dcache.overall_accesses::cpu24.data        39181                       # number of overall (read+write) accesses
system.cpu24.dcache.overall_accesses::total        39181                       # number of overall (read+write) accesses
system.cpu24.dcache.ReadReq_miss_rate::cpu24.data     0.052355                       # miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_miss_rate::total     0.052355                       # miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_miss_rate::cpu24.data     0.511194                       # miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_miss_rate::total     0.511194                       # miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::cpu24.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::cpu24.data            1                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::cpu24.data            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_miss_rate::cpu24.data     0.058633                       # miss rate for demand accesses
system.cpu24.dcache.demand_miss_rate::total     0.058633                       # miss rate for demand accesses
system.cpu24.dcache.overall_miss_rate::cpu24.data     0.058702                       # miss rate for overall accesses
system.cpu24.dcache.overall_miss_rate::total     0.058702                       # miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_miss_latency::cpu24.data 29521.621849                       # average ReadReq miss latency
system.cpu24.dcache.ReadReq_avg_miss_latency::total 29521.621849                       # average ReadReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::cpu24.data 28630.470803                       # average WriteReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::total 28630.470803                       # average WriteReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::cpu24.data 10399.095238                       # average LoadLockedReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::total 10399.095238                       # average LoadLockedReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::cpu24.data         1000                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::total         1000                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::cpu24.data          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.demand_avg_miss_latency::cpu24.data 29415.319983                       # average overall miss latency
system.cpu24.dcache.demand_avg_miss_latency::total 29415.319983                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::cpu24.data 29376.952174                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::total 29376.952174                       # average overall miss latency
system.cpu24.dcache.blocked_cycles::no_mshrs        12131                       # number of cycles access was blocked
system.cpu24.dcache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_mshrs             502                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_mshrs    24.165339                       # average number of cycles each access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_targets          132                       # average number of cycles each access was blocked
system.cpu24.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu24.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu24.dcache.writebacks::writebacks          125                       # number of writebacks
system.cpu24.dcache.writebacks::total             125                       # number of writebacks
system.cpu24.dcache.ReadReq_mshr_hits::cpu24.data         1258                       # number of ReadReq MSHR hits
system.cpu24.dcache.ReadReq_mshr_hits::total         1258                       # number of ReadReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::cpu24.data          141                       # number of WriteReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu24.dcache.demand_mshr_hits::cpu24.data         1399                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.demand_mshr_hits::total         1399                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.overall_mshr_hits::cpu24.data         1399                       # number of overall MSHR hits
system.cpu24.dcache.overall_mshr_hits::total         1399                       # number of overall MSHR hits
system.cpu24.dcache.ReadReq_mshr_misses::cpu24.data          765                       # number of ReadReq MSHR misses
system.cpu24.dcache.ReadReq_mshr_misses::total          765                       # number of ReadReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::cpu24.data          133                       # number of WriteReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::cpu24.data            2                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::cpu24.data           21                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::cpu24.data           12                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.demand_mshr_misses::cpu24.data          898                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.demand_mshr_misses::total          898                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.overall_mshr_misses::cpu24.data          900                       # number of overall MSHR misses
system.cpu24.dcache.overall_mshr_misses::total          900                       # number of overall MSHR misses
system.cpu24.dcache.ReadReq_mshr_miss_latency::cpu24.data     29024502                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_latency::total     29024502                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::cpu24.data      3014750                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::total      3014750                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::cpu24.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::cpu24.data       173119                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::total       173119                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::cpu24.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::cpu24.data       102500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::total       102500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::cpu24.data     32039252                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::total     32039252                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::cpu24.data     32044252                       # number of overall MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::total     32044252                       # number of overall MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_rate::cpu24.data     0.019798                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_mshr_miss_rate::total     0.019798                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::cpu24.data     0.248134                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::total     0.248134                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::cpu24.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::cpu24.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::cpu24.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_mshr_miss_rate::cpu24.data     0.022922                       # mshr miss rate for demand accesses
system.cpu24.dcache.demand_mshr_miss_rate::total     0.022922                       # mshr miss rate for demand accesses
system.cpu24.dcache.overall_mshr_miss_rate::cpu24.data     0.022970                       # mshr miss rate for overall accesses
system.cpu24.dcache.overall_mshr_miss_rate::total     0.022970                       # mshr miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::cpu24.data 37940.525490                       # average ReadReq mshr miss latency
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::total 37940.525490                       # average ReadReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::cpu24.data 22667.293233                       # average WriteReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::total 22667.293233                       # average WriteReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::cpu24.data         2500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu24.data  8243.761905                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8243.761905                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::cpu24.data          625                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::total          625                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu24.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::cpu24.data 35678.454343                       # average overall mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::total 35678.454343                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::cpu24.data 35604.724444                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::total 35604.724444                       # average overall mshr miss latency
system.cpu24.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.icache.tags.replacements               0                       # number of replacements
system.cpu24.icache.tags.tagsinuse           9.879315                       # Cycle average of tags in use
system.cpu24.icache.tags.total_refs             17638                       # Total number of references to valid blocks.
system.cpu24.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu24.icache.tags.avg_refs          309.438596                       # Average number of references to valid blocks.
system.cpu24.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu24.icache.tags.occ_blocks::cpu24.inst     9.879315                       # Average occupied blocks per requestor
system.cpu24.icache.tags.occ_percent::cpu24.inst     0.019296                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_percent::total     0.019296                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu24.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu24.icache.tags.tag_accesses           35485                       # Number of tag accesses
system.cpu24.icache.tags.data_accesses          35485                       # Number of data accesses
system.cpu24.icache.ReadReq_hits::cpu24.inst        17638                       # number of ReadReq hits
system.cpu24.icache.ReadReq_hits::total         17638                       # number of ReadReq hits
system.cpu24.icache.demand_hits::cpu24.inst        17638                       # number of demand (read+write) hits
system.cpu24.icache.demand_hits::total          17638                       # number of demand (read+write) hits
system.cpu24.icache.overall_hits::cpu24.inst        17638                       # number of overall hits
system.cpu24.icache.overall_hits::total         17638                       # number of overall hits
system.cpu24.icache.ReadReq_misses::cpu24.inst           76                       # number of ReadReq misses
system.cpu24.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu24.icache.demand_misses::cpu24.inst           76                       # number of demand (read+write) misses
system.cpu24.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu24.icache.overall_misses::cpu24.inst           76                       # number of overall misses
system.cpu24.icache.overall_misses::total           76                       # number of overall misses
system.cpu24.icache.ReadReq_miss_latency::cpu24.inst      2841991                       # number of ReadReq miss cycles
system.cpu24.icache.ReadReq_miss_latency::total      2841991                       # number of ReadReq miss cycles
system.cpu24.icache.demand_miss_latency::cpu24.inst      2841991                       # number of demand (read+write) miss cycles
system.cpu24.icache.demand_miss_latency::total      2841991                       # number of demand (read+write) miss cycles
system.cpu24.icache.overall_miss_latency::cpu24.inst      2841991                       # number of overall miss cycles
system.cpu24.icache.overall_miss_latency::total      2841991                       # number of overall miss cycles
system.cpu24.icache.ReadReq_accesses::cpu24.inst        17714                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_accesses::total        17714                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.demand_accesses::cpu24.inst        17714                       # number of demand (read+write) accesses
system.cpu24.icache.demand_accesses::total        17714                       # number of demand (read+write) accesses
system.cpu24.icache.overall_accesses::cpu24.inst        17714                       # number of overall (read+write) accesses
system.cpu24.icache.overall_accesses::total        17714                       # number of overall (read+write) accesses
system.cpu24.icache.ReadReq_miss_rate::cpu24.inst     0.004290                       # miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_miss_rate::total     0.004290                       # miss rate for ReadReq accesses
system.cpu24.icache.demand_miss_rate::cpu24.inst     0.004290                       # miss rate for demand accesses
system.cpu24.icache.demand_miss_rate::total     0.004290                       # miss rate for demand accesses
system.cpu24.icache.overall_miss_rate::cpu24.inst     0.004290                       # miss rate for overall accesses
system.cpu24.icache.overall_miss_rate::total     0.004290                       # miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_miss_latency::cpu24.inst 37394.618421                       # average ReadReq miss latency
system.cpu24.icache.ReadReq_avg_miss_latency::total 37394.618421                       # average ReadReq miss latency
system.cpu24.icache.demand_avg_miss_latency::cpu24.inst 37394.618421                       # average overall miss latency
system.cpu24.icache.demand_avg_miss_latency::total 37394.618421                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::cpu24.inst 37394.618421                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::total 37394.618421                       # average overall miss latency
system.cpu24.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu24.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu24.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.icache.fast_writes                     0                       # number of fast writes performed
system.cpu24.icache.cache_copies                    0                       # number of cache copies performed
system.cpu24.icache.ReadReq_mshr_hits::cpu24.inst           19                       # number of ReadReq MSHR hits
system.cpu24.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu24.icache.demand_mshr_hits::cpu24.inst           19                       # number of demand (read+write) MSHR hits
system.cpu24.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu24.icache.overall_mshr_hits::cpu24.inst           19                       # number of overall MSHR hits
system.cpu24.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu24.icache.ReadReq_mshr_misses::cpu24.inst           57                       # number of ReadReq MSHR misses
system.cpu24.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu24.icache.demand_mshr_misses::cpu24.inst           57                       # number of demand (read+write) MSHR misses
system.cpu24.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu24.icache.overall_mshr_misses::cpu24.inst           57                       # number of overall MSHR misses
system.cpu24.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu24.icache.ReadReq_mshr_miss_latency::cpu24.inst      1944002                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_latency::total      1944002                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::cpu24.inst      1944002                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::total      1944002                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::cpu24.inst      1944002                       # number of overall MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::total      1944002                       # number of overall MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_rate::cpu24.inst     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_mshr_miss_rate::total     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.demand_mshr_miss_rate::cpu24.inst     0.003218                       # mshr miss rate for demand accesses
system.cpu24.icache.demand_mshr_miss_rate::total     0.003218                       # mshr miss rate for demand accesses
system.cpu24.icache.overall_mshr_miss_rate::cpu24.inst     0.003218                       # mshr miss rate for overall accesses
system.cpu24.icache.overall_mshr_miss_rate::total     0.003218                       # mshr miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::cpu24.inst 34105.298246                       # average ReadReq mshr miss latency
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::total 34105.298246                       # average ReadReq mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::cpu24.inst 34105.298246                       # average overall mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::total 34105.298246                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::cpu24.inst 34105.298246                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::total 34105.298246                       # average overall mshr miss latency
system.cpu24.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.branchPred.lookups                 16871                       # Number of BP lookups
system.cpu25.branchPred.condPredicted           16591                       # Number of conditional branches predicted
system.cpu25.branchPred.condIncorrect             237                       # Number of conditional branches incorrect
system.cpu25.branchPred.BTBLookups              14084                       # Number of BTB lookups
system.cpu25.branchPred.BTBHits                 12625                       # Number of BTB hits
system.cpu25.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu25.branchPred.BTBHitPct           89.640727                       # BTB Hit Percentage
system.cpu25.branchPred.usedRAS                    86                       # Number of times the RAS was used to get a target.
system.cpu25.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu25.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.inst_hits                          0                       # ITB inst hits
system.cpu25.dtb.inst_misses                        0                       # ITB inst misses
system.cpu25.dtb.read_hits                          0                       # DTB read hits
system.cpu25.dtb.read_misses                        0                       # DTB read misses
system.cpu25.dtb.write_hits                         0                       # DTB write hits
system.cpu25.dtb.write_misses                       0                       # DTB write misses
system.cpu25.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.read_accesses                      0                       # DTB read accesses
system.cpu25.dtb.write_accesses                     0                       # DTB write accesses
system.cpu25.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.dtb.hits                               0                       # DTB hits
system.cpu25.dtb.misses                             0                       # DTB misses
system.cpu25.dtb.accesses                           0                       # DTB accesses
system.cpu25.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.itb.walker.walks                       0                       # Table walker walks requested
system.cpu25.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.inst_hits                          0                       # ITB inst hits
system.cpu25.itb.inst_misses                        0                       # ITB inst misses
system.cpu25.itb.read_hits                          0                       # DTB read hits
system.cpu25.itb.read_misses                        0                       # DTB read misses
system.cpu25.itb.write_hits                         0                       # DTB write hits
system.cpu25.itb.write_misses                       0                       # DTB write misses
system.cpu25.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.read_accesses                      0                       # DTB read accesses
system.cpu25.itb.write_accesses                     0                       # DTB write accesses
system.cpu25.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.itb.hits                               0                       # DTB hits
system.cpu25.itb.misses                             0                       # DTB misses
system.cpu25.itb.accesses                           0                       # DTB accesses
system.cpu25.numCycles                          61001                       # number of cpu cycles simulated
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.fetch.icacheStallCycles            18648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu25.fetch.Insts                       163209                       # Number of instructions fetch has processed
system.cpu25.fetch.Branches                     16871                       # Number of branches that fetch encountered
system.cpu25.fetch.predictedBranches            12711                       # Number of branches that fetch has predicted taken
system.cpu25.fetch.Cycles                       39796                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu25.fetch.SquashCycles                   497                       # Number of cycles fetch has spent squashing
system.cpu25.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu25.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu25.fetch.CacheLines                   17708                       # Number of cache lines fetched
system.cpu25.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu25.fetch.rateDist::samples            58699                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::mean            2.799503                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::stdev           3.620332                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::0                  35779     60.95%     60.95% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::1                    749      1.28%     62.23% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::2                    201      0.34%     62.57% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::3                    217      0.37%     62.94% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::4                    352      0.60%     63.54% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::5                    232      0.40%     63.94% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::6                    268      0.46%     64.39% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::7                   8858     15.09%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::8                  12043     20.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::total              58699                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.branchRate                0.276569                       # Number of branch fetches per cycle
system.cpu25.fetch.rate                      2.675514                       # Number of inst fetches per cycle
system.cpu25.decode.IdleCycles                  18339                       # Number of cycles decode is idle
system.cpu25.decode.BlockedCycles               18524                       # Number of cycles decode is blocked
system.cpu25.decode.RunCycles                   17681                       # Number of cycles decode is running
system.cpu25.decode.UnblockCycles                3936                       # Number of cycles decode is unblocking
system.cpu25.decode.SquashCycles                  219                       # Number of cycles decode is squashing
system.cpu25.decode.BranchResolved                128                       # Number of times decode resolved a branch
system.cpu25.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu25.decode.DecodedInsts               162772                       # Number of instructions handled by decode
system.cpu25.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu25.rename.SquashCycles                  219                       # Number of cycles rename is squashing
system.cpu25.rename.IdleCycles                  19135                       # Number of cycles rename is idle
system.cpu25.rename.BlockCycles                  9421                       # Number of cycles rename is blocking
system.cpu25.rename.serializeStallCycles         1697                       # count of cycles rename stalled for serializing inst
system.cpu25.rename.RunCycles                   20568                       # Number of cycles rename is running
system.cpu25.rename.UnblockCycles                7659                       # Number of cycles rename is unblocking
system.cpu25.rename.RenamedInsts               161644                       # Number of instructions processed by rename
system.cpu25.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu25.rename.IQFullEvents                 6171                       # Number of times rename has blocked due to IQ full
system.cpu25.rename.LQFullEvents                  744                       # Number of times rename has blocked due to LQ full
system.cpu25.rename.RenamedOperands            230060                       # Number of destination operands rename has renamed
system.cpu25.rename.RenameLookups              795088                       # Number of register rename lookups that rename has made
system.cpu25.rename.int_rename_lookups         258539                       # Number of integer rename lookups
system.cpu25.rename.CommittedMaps              222551                       # Number of HB maps that are committed
system.cpu25.rename.UndoneMaps                   7494                       # Number of HB maps that are undone due to squashing
system.cpu25.rename.serializingInsts               40                       # count of serializing insts renamed
system.cpu25.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu25.rename.skidInsts                   14972                       # count of insts added to the skid buffer
system.cpu25.memDep0.insertedLoads              38465                       # Number of loads inserted to the mem dependence unit.
system.cpu25.memDep0.insertedStores               918                       # Number of stores inserted to the mem dependence unit.
system.cpu25.memDep0.conflictingLoads             342                       # Number of conflicting loads.
system.cpu25.memDep0.conflictingStores             20                       # Number of conflicting stores.
system.cpu25.iq.iqInstsAdded                   160209                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu25.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu25.iq.iqInstsIssued                  164833                       # Number of instructions issued
system.cpu25.iq.iqSquashedInstsIssued             376                       # Number of squashed instructions issued
system.cpu25.iq.iqSquashedInstsExamined          4731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu25.iq.iqSquashedOperandsExamined        16751                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu25.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu25.iq.issued_per_cycle::samples        58699                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::mean       2.808106                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::stdev      1.634289                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::0             11403     19.43%     19.43% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::1              4931      8.40%     27.83% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::2              1890      3.22%     31.05% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::3              5778      9.84%     40.89% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::4             34697     59.11%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::total         58699                       # Number of insts issued each cycle
system.cpu25.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntMult                  395    100.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IntAlu               94196     57.15%     57.15% # Type of FU issued
system.cpu25.iq.FU_type_0::IntMult              24581     14.91%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::IntDiv                   0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatAdd                 0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCmp                 0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCvt                 0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMult                0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatDiv                 0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatSqrt                0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAdd                  0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAddAcc               0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAlu                  0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCmp                  0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCvt                  0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMisc                 0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMult                 0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMultAcc              0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShift                0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSqrt                 0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMult            0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.06% # Type of FU issued
system.cpu25.iq.FU_type_0::MemRead              45370     27.52%     99.58% # Type of FU issued
system.cpu25.iq.FU_type_0::MemWrite               686      0.42%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::total               164833                       # Type of FU issued
system.cpu25.iq.rate                         2.702136                       # Inst issue rate
system.cpu25.iq.fu_busy_cnt                       395                       # FU busy when requested
system.cpu25.iq.fu_busy_rate                 0.002396                       # FU busy rate (busy events/executed inst)
system.cpu25.iq.int_inst_queue_reads           389132                       # Number of integer instruction queue reads
system.cpu25.iq.int_inst_queue_writes          164997                       # Number of integer instruction queue writes
system.cpu25.iq.int_inst_queue_wakeup_accesses       156789                       # Number of integer instruction queue wakeup accesses
system.cpu25.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu25.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu25.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu25.iq.int_alu_accesses               165228                       # Number of integer alu accesses
system.cpu25.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu25.iew.lsq.thread0.forwLoads             17                       # Number of loads that had data forwarded from stores
system.cpu25.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu25.iew.lsq.thread0.squashedLoads         1222                       # Number of loads squashed
system.cpu25.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu25.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu25.iew.lsq.thread0.squashedStores          358                       # Number of stores squashed
system.cpu25.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu25.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu25.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu25.iew.lsq.thread0.cacheBlocked         7362                       # Number of times an access to memory failed due to the cache being blocked
system.cpu25.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu25.iew.iewSquashCycles                  219                       # Number of cycles IEW is squashing
system.cpu25.iew.iewBlockCycles                  4789                       # Number of cycles IEW is blocking
system.cpu25.iew.iewUnblockCycles                1266                       # Number of cycles IEW is unblocking
system.cpu25.iew.iewDispatchedInsts            160261                       # Number of instructions dispatched to IQ
system.cpu25.iew.iewDispSquashedInsts              35                       # Number of squashed instructions skipped by dispatch
system.cpu25.iew.iewDispLoadInsts               38465                       # Number of dispatched load instructions
system.cpu25.iew.iewDispStoreInsts                918                       # Number of dispatched store instructions
system.cpu25.iew.iewDispNonSpecInsts               29                       # Number of dispatched non-speculative instructions
system.cpu25.iew.iewIQFullEvents                   51                       # Number of times the IQ has become full, causing a stall
system.cpu25.iew.iewLSQFullEvents                 836                       # Number of times the LSQ has become full, causing a stall
system.cpu25.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu25.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu25.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu25.iew.branchMispredicts                215                       # Number of branch mispredicts detected at execute
system.cpu25.iew.iewExecutedInsts              164518                       # Number of executed instructions
system.cpu25.iew.iewExecLoadInsts               45165                       # Number of load instructions executed
system.cpu25.iew.iewExecSquashedInsts             311                       # Number of squashed instructions skipped in execute
system.cpu25.iew.exec_swp                           0                       # number of swp insts executed
system.cpu25.iew.exec_nop                           3                       # number of nop insts executed
system.cpu25.iew.exec_refs                      45807                       # number of memory reference insts executed
system.cpu25.iew.exec_branches                  16110                       # Number of branches executed
system.cpu25.iew.exec_stores                      642                       # Number of stores executed
system.cpu25.iew.exec_rate                   2.696972                       # Inst execution rate
system.cpu25.iew.wb_sent                       156893                       # cumulative count of insts sent to commit
system.cpu25.iew.wb_count                      156789                       # cumulative count of insts written-back
system.cpu25.iew.wb_producers                  131270                       # num instructions producing a value
system.cpu25.iew.wb_consumers                  213844                       # num instructions consuming a value
system.cpu25.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu25.iew.wb_rate                     2.570269                       # insts written-back per cycle
system.cpu25.iew.wb_fanout                   0.613859                       # average fanout of values written-back
system.cpu25.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu25.commit.commitSquashedInsts          4668                       # The number of squashed insts skipped by commit
system.cpu25.commit.commitNonSpecStalls            39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu25.commit.branchMispredicts             208                       # The number of times a branch was mispredicted
system.cpu25.commit.committed_per_cycle::samples        58036                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::mean     2.679837                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::stdev     3.023016                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::0        17429     30.03%     30.03% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::1        17719     30.53%     60.56% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::2         2392      4.12%     64.68% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::3         1064      1.83%     66.52% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::4          622      1.07%     67.59% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::5         7012     12.08%     79.67% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::6          730      1.26%     80.93% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::7          640      1.10%     82.03% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::8        10428     17.97%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::total        58036                       # Number of insts commited each cycle
system.cpu25.commit.committedInsts             155190                       # Number of instructions committed
system.cpu25.commit.committedOps               155527                       # Number of ops (including micro ops) committed
system.cpu25.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu25.commit.refs                        37803                       # Number of memory references committed
system.cpu25.commit.loads                       37243                       # Number of loads committed
system.cpu25.commit.membars                        14                       # Number of memory barriers committed
system.cpu25.commit.branches                    15972                       # Number of branches committed
system.cpu25.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu25.commit.int_insts                  139593                       # Number of committed integer instructions.
system.cpu25.commit.function_calls                 26                       # Number of function calls committed.
system.cpu25.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IntAlu          93145     59.89%     59.89% # Class of committed instruction
system.cpu25.commit.op_class_0::IntMult         24579     15.80%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::IntDiv              0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAdd             0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAlu             0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCmp             0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCvt             0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMult            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShift            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAlu            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu25.commit.op_class_0::MemRead         37243     23.95%     99.64% # Class of committed instruction
system.cpu25.commit.op_class_0::MemWrite          560      0.36%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::total          155527                       # Class of committed instruction
system.cpu25.commit.bw_lim_events               10428                       # number cycles where commit BW limit reached
system.cpu25.rob.rob_reads                     207751                       # The number of ROB reads
system.cpu25.rob.rob_writes                    321128                       # The number of ROB writes
system.cpu25.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu25.idleCycles                          2302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu25.quiesceCycles                     241481                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu25.committedInsts                    155190                       # Number of Instructions Simulated
system.cpu25.committedOps                      155527                       # Number of Ops (including micro ops) Simulated
system.cpu25.cpi                             0.393073                       # CPI: Cycles Per Instruction
system.cpu25.cpi_total                       0.393073                       # CPI: Total CPI of All Threads
system.cpu25.ipc                             2.544057                       # IPC: Instructions Per Cycle
system.cpu25.ipc_total                       2.544057                       # IPC: Total IPC of All Threads
system.cpu25.int_regfile_reads                 260458                       # number of integer regfile reads
system.cpu25.int_regfile_writes                128707                       # number of integer regfile writes
system.cpu25.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu25.cc_regfile_reads                  606204                       # number of cc regfile reads
system.cpu25.cc_regfile_writes                  95547                       # number of cc regfile writes
system.cpu25.misc_regfile_reads                 45406                       # number of misc regfile reads
system.cpu25.misc_regfile_writes                   88                       # number of misc regfile writes
system.cpu25.dcache.tags.replacements             342                       # number of replacements
system.cpu25.dcache.tags.tagsinuse          76.846912                       # Cycle average of tags in use
system.cpu25.dcache.tags.total_refs             36029                       # Total number of references to valid blocks.
system.cpu25.dcache.tags.sampled_refs             896                       # Sample count of references to valid blocks.
system.cpu25.dcache.tags.avg_refs           40.210938                       # Average number of references to valid blocks.
system.cpu25.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu25.dcache.tags.occ_blocks::cpu25.data    76.846912                       # Average occupied blocks per requestor
system.cpu25.dcache.tags.occ_percent::cpu25.data     0.075046                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_percent::total     0.075046                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu25.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu25.dcache.tags.tag_accesses           77553                       # Number of tag accesses
system.cpu25.dcache.tags.data_accesses          77553                       # Number of data accesses
system.cpu25.dcache.ReadReq_hits::cpu25.data        35760                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_hits::total         35760                       # number of ReadReq hits
system.cpu25.dcache.WriteReq_hits::cpu25.data          262                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_hits::total          262                       # number of WriteReq hits
system.cpu25.dcache.SoftPFReq_hits::cpu25.data            2                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu25.dcache.LoadLockedReq_hits::cpu25.data            2                       # number of LoadLockedReq hits
system.cpu25.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu25.dcache.demand_hits::cpu25.data        36022                       # number of demand (read+write) hits
system.cpu25.dcache.demand_hits::total          36022                       # number of demand (read+write) hits
system.cpu25.dcache.overall_hits::cpu25.data        36024                       # number of overall hits
system.cpu25.dcache.overall_hits::total         36024                       # number of overall hits
system.cpu25.dcache.ReadReq_misses::cpu25.data         1979                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_misses::total         1979                       # number of ReadReq misses
system.cpu25.dcache.WriteReq_misses::cpu25.data          274                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu25.dcache.SoftPFReq_misses::cpu25.data            3                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu25.dcache.LoadLockedReq_misses::cpu25.data           20                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu25.dcache.StoreCondReq_misses::cpu25.data           10                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu25.dcache.demand_misses::cpu25.data         2253                       # number of demand (read+write) misses
system.cpu25.dcache.demand_misses::total         2253                       # number of demand (read+write) misses
system.cpu25.dcache.overall_misses::cpu25.data         2256                       # number of overall misses
system.cpu25.dcache.overall_misses::total         2256                       # number of overall misses
system.cpu25.dcache.ReadReq_miss_latency::cpu25.data     60927994                       # number of ReadReq miss cycles
system.cpu25.dcache.ReadReq_miss_latency::total     60927994                       # number of ReadReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::cpu25.data      9879999                       # number of WriteReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::total      9879999                       # number of WriteReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::cpu25.data       248914                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::total       248914                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::cpu25.data        12000                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::cpu25.data       112000                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::total       112000                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.demand_miss_latency::cpu25.data     70807993                       # number of demand (read+write) miss cycles
system.cpu25.dcache.demand_miss_latency::total     70807993                       # number of demand (read+write) miss cycles
system.cpu25.dcache.overall_miss_latency::cpu25.data     70807993                       # number of overall miss cycles
system.cpu25.dcache.overall_miss_latency::total     70807993                       # number of overall miss cycles
system.cpu25.dcache.ReadReq_accesses::cpu25.data        37739                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_accesses::total        37739                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::cpu25.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::cpu25.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::cpu25.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::cpu25.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.demand_accesses::cpu25.data        38275                       # number of demand (read+write) accesses
system.cpu25.dcache.demand_accesses::total        38275                       # number of demand (read+write) accesses
system.cpu25.dcache.overall_accesses::cpu25.data        38280                       # number of overall (read+write) accesses
system.cpu25.dcache.overall_accesses::total        38280                       # number of overall (read+write) accesses
system.cpu25.dcache.ReadReq_miss_rate::cpu25.data     0.052439                       # miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_miss_rate::total     0.052439                       # miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_miss_rate::cpu25.data     0.511194                       # miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_miss_rate::total     0.511194                       # miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::cpu25.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::cpu25.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::cpu25.data            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_miss_rate::cpu25.data     0.058863                       # miss rate for demand accesses
system.cpu25.dcache.demand_miss_rate::total     0.058863                       # miss rate for demand accesses
system.cpu25.dcache.overall_miss_rate::cpu25.data     0.058934                       # miss rate for overall accesses
system.cpu25.dcache.overall_miss_rate::total     0.058934                       # miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_miss_latency::cpu25.data 30787.263264                       # average ReadReq miss latency
system.cpu25.dcache.ReadReq_avg_miss_latency::total 30787.263264                       # average ReadReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::cpu25.data 36058.390511                       # average WriteReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::total 36058.390511                       # average WriteReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::cpu25.data 12445.700000                       # average LoadLockedReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::total 12445.700000                       # average LoadLockedReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::cpu25.data         1200                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::total         1200                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::cpu25.data          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.demand_avg_miss_latency::cpu25.data 31428.314692                       # average overall miss latency
system.cpu25.dcache.demand_avg_miss_latency::total 31428.314692                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::cpu25.data 31386.521720                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::total 31386.521720                       # average overall miss latency
system.cpu25.dcache.blocked_cycles::no_mshrs        12389                       # number of cycles access was blocked
system.cpu25.dcache.blocked_cycles::no_targets          220                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_mshrs             500                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_mshrs    24.778000                       # average number of cycles each access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_targets          220                       # average number of cycles each access was blocked
system.cpu25.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu25.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu25.dcache.writebacks::writebacks          125                       # number of writebacks
system.cpu25.dcache.writebacks::total             125                       # number of writebacks
system.cpu25.dcache.ReadReq_mshr_hits::cpu25.data         1211                       # number of ReadReq MSHR hits
system.cpu25.dcache.ReadReq_mshr_hits::total         1211                       # number of ReadReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::cpu25.data          141                       # number of WriteReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu25.dcache.demand_mshr_hits::cpu25.data         1352                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.demand_mshr_hits::total         1352                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.overall_mshr_hits::cpu25.data         1352                       # number of overall MSHR hits
system.cpu25.dcache.overall_mshr_hits::total         1352                       # number of overall MSHR hits
system.cpu25.dcache.ReadReq_mshr_misses::cpu25.data          768                       # number of ReadReq MSHR misses
system.cpu25.dcache.ReadReq_mshr_misses::total          768                       # number of ReadReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::cpu25.data          133                       # number of WriteReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::cpu25.data            2                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::cpu25.data           20                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::cpu25.data           10                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.demand_mshr_misses::cpu25.data          901                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.demand_mshr_misses::total          901                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.overall_mshr_misses::cpu25.data          903                       # number of overall MSHR misses
system.cpu25.dcache.overall_mshr_misses::total          903                       # number of overall MSHR misses
system.cpu25.dcache.ReadReq_mshr_miss_latency::cpu25.data     29036501                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_latency::total     29036501                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::cpu25.data      3635000                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::total      3635000                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::cpu25.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::cpu25.data       204086                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::total       204086                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::cpu25.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::cpu25.data       101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::total       101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::cpu25.data     32671501                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::total     32671501                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::cpu25.data     32676501                       # number of overall MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::total     32676501                       # number of overall MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_rate::cpu25.data     0.020350                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_mshr_miss_rate::total     0.020350                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::cpu25.data     0.248134                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::total     0.248134                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::cpu25.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::cpu25.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::cpu25.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_mshr_miss_rate::cpu25.data     0.023540                       # mshr miss rate for demand accesses
system.cpu25.dcache.demand_mshr_miss_rate::total     0.023540                       # mshr miss rate for demand accesses
system.cpu25.dcache.overall_mshr_miss_rate::cpu25.data     0.023589                       # mshr miss rate for overall accesses
system.cpu25.dcache.overall_mshr_miss_rate::total     0.023589                       # mshr miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::cpu25.data 37807.944010                       # average ReadReq mshr miss latency
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::total 37807.944010                       # average ReadReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::cpu25.data 27330.827068                       # average WriteReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::total 27330.827068                       # average WriteReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::cpu25.data         2500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu25.data 10204.300000                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10204.300000                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::cpu25.data          750                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::total          750                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu25.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::cpu25.data 36261.377358                       # average overall mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::total 36261.377358                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::cpu25.data 36186.601329                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::total 36186.601329                       # average overall mshr miss latency
system.cpu25.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.icache.tags.replacements               0                       # number of replacements
system.cpu25.icache.tags.tagsinuse           9.780311                       # Cycle average of tags in use
system.cpu25.icache.tags.total_refs             17641                       # Total number of references to valid blocks.
system.cpu25.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu25.icache.tags.avg_refs          320.745455                       # Average number of references to valid blocks.
system.cpu25.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu25.icache.tags.occ_blocks::cpu25.inst     9.780311                       # Average occupied blocks per requestor
system.cpu25.icache.tags.occ_percent::cpu25.inst     0.019102                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_percent::total     0.019102                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu25.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu25.icache.tags.tag_accesses           35471                       # Number of tag accesses
system.cpu25.icache.tags.data_accesses          35471                       # Number of data accesses
system.cpu25.icache.ReadReq_hits::cpu25.inst        17641                       # number of ReadReq hits
system.cpu25.icache.ReadReq_hits::total         17641                       # number of ReadReq hits
system.cpu25.icache.demand_hits::cpu25.inst        17641                       # number of demand (read+write) hits
system.cpu25.icache.demand_hits::total          17641                       # number of demand (read+write) hits
system.cpu25.icache.overall_hits::cpu25.inst        17641                       # number of overall hits
system.cpu25.icache.overall_hits::total         17641                       # number of overall hits
system.cpu25.icache.ReadReq_misses::cpu25.inst           67                       # number of ReadReq misses
system.cpu25.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu25.icache.demand_misses::cpu25.inst           67                       # number of demand (read+write) misses
system.cpu25.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu25.icache.overall_misses::cpu25.inst           67                       # number of overall misses
system.cpu25.icache.overall_misses::total           67                       # number of overall misses
system.cpu25.icache.ReadReq_miss_latency::cpu25.inst      2515502                       # number of ReadReq miss cycles
system.cpu25.icache.ReadReq_miss_latency::total      2515502                       # number of ReadReq miss cycles
system.cpu25.icache.demand_miss_latency::cpu25.inst      2515502                       # number of demand (read+write) miss cycles
system.cpu25.icache.demand_miss_latency::total      2515502                       # number of demand (read+write) miss cycles
system.cpu25.icache.overall_miss_latency::cpu25.inst      2515502                       # number of overall miss cycles
system.cpu25.icache.overall_miss_latency::total      2515502                       # number of overall miss cycles
system.cpu25.icache.ReadReq_accesses::cpu25.inst        17708                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_accesses::total        17708                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.demand_accesses::cpu25.inst        17708                       # number of demand (read+write) accesses
system.cpu25.icache.demand_accesses::total        17708                       # number of demand (read+write) accesses
system.cpu25.icache.overall_accesses::cpu25.inst        17708                       # number of overall (read+write) accesses
system.cpu25.icache.overall_accesses::total        17708                       # number of overall (read+write) accesses
system.cpu25.icache.ReadReq_miss_rate::cpu25.inst     0.003784                       # miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_miss_rate::total     0.003784                       # miss rate for ReadReq accesses
system.cpu25.icache.demand_miss_rate::cpu25.inst     0.003784                       # miss rate for demand accesses
system.cpu25.icache.demand_miss_rate::total     0.003784                       # miss rate for demand accesses
system.cpu25.icache.overall_miss_rate::cpu25.inst     0.003784                       # miss rate for overall accesses
system.cpu25.icache.overall_miss_rate::total     0.003784                       # miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_miss_latency::cpu25.inst 37544.805970                       # average ReadReq miss latency
system.cpu25.icache.ReadReq_avg_miss_latency::total 37544.805970                       # average ReadReq miss latency
system.cpu25.icache.demand_avg_miss_latency::cpu25.inst 37544.805970                       # average overall miss latency
system.cpu25.icache.demand_avg_miss_latency::total 37544.805970                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::cpu25.inst 37544.805970                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::total 37544.805970                       # average overall miss latency
system.cpu25.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu25.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu25.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.icache.fast_writes                     0                       # number of fast writes performed
system.cpu25.icache.cache_copies                    0                       # number of cache copies performed
system.cpu25.icache.ReadReq_mshr_hits::cpu25.inst           12                       # number of ReadReq MSHR hits
system.cpu25.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu25.icache.demand_mshr_hits::cpu25.inst           12                       # number of demand (read+write) MSHR hits
system.cpu25.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu25.icache.overall_mshr_hits::cpu25.inst           12                       # number of overall MSHR hits
system.cpu25.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu25.icache.ReadReq_mshr_misses::cpu25.inst           55                       # number of ReadReq MSHR misses
system.cpu25.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu25.icache.demand_mshr_misses::cpu25.inst           55                       # number of demand (read+write) MSHR misses
system.cpu25.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu25.icache.overall_mshr_misses::cpu25.inst           55                       # number of overall MSHR misses
system.cpu25.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu25.icache.ReadReq_mshr_miss_latency::cpu25.inst      1809999                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_latency::total      1809999                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::cpu25.inst      1809999                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::total      1809999                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::cpu25.inst      1809999                       # number of overall MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::total      1809999                       # number of overall MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_rate::cpu25.inst     0.003106                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_mshr_miss_rate::total     0.003106                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.demand_mshr_miss_rate::cpu25.inst     0.003106                       # mshr miss rate for demand accesses
system.cpu25.icache.demand_mshr_miss_rate::total     0.003106                       # mshr miss rate for demand accesses
system.cpu25.icache.overall_mshr_miss_rate::cpu25.inst     0.003106                       # mshr miss rate for overall accesses
system.cpu25.icache.overall_mshr_miss_rate::total     0.003106                       # mshr miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::cpu25.inst 32909.072727                       # average ReadReq mshr miss latency
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::total 32909.072727                       # average ReadReq mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::cpu25.inst 32909.072727                       # average overall mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::total 32909.072727                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::cpu25.inst 32909.072727                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::total 32909.072727                       # average overall mshr miss latency
system.cpu25.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.branchPred.lookups                 16882                       # Number of BP lookups
system.cpu26.branchPred.condPredicted           16591                       # Number of conditional branches predicted
system.cpu26.branchPred.condIncorrect             257                       # Number of conditional branches incorrect
system.cpu26.branchPred.BTBLookups              13821                       # Number of BTB lookups
system.cpu26.branchPred.BTBHits                 12614                       # Number of BTB hits
system.cpu26.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu26.branchPred.BTBHitPct           91.266913                       # BTB Hit Percentage
system.cpu26.branchPred.usedRAS                   100                       # Number of times the RAS was used to get a target.
system.cpu26.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu26.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.inst_hits                          0                       # ITB inst hits
system.cpu26.dtb.inst_misses                        0                       # ITB inst misses
system.cpu26.dtb.read_hits                          0                       # DTB read hits
system.cpu26.dtb.read_misses                        0                       # DTB read misses
system.cpu26.dtb.write_hits                         0                       # DTB write hits
system.cpu26.dtb.write_misses                       0                       # DTB write misses
system.cpu26.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.read_accesses                      0                       # DTB read accesses
system.cpu26.dtb.write_accesses                     0                       # DTB write accesses
system.cpu26.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.dtb.hits                               0                       # DTB hits
system.cpu26.dtb.misses                             0                       # DTB misses
system.cpu26.dtb.accesses                           0                       # DTB accesses
system.cpu26.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.itb.walker.walks                       0                       # Table walker walks requested
system.cpu26.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.inst_hits                          0                       # ITB inst hits
system.cpu26.itb.inst_misses                        0                       # ITB inst misses
system.cpu26.itb.read_hits                          0                       # DTB read hits
system.cpu26.itb.read_misses                        0                       # DTB read misses
system.cpu26.itb.write_hits                         0                       # DTB write hits
system.cpu26.itb.write_misses                       0                       # DTB write misses
system.cpu26.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.read_accesses                      0                       # DTB read accesses
system.cpu26.itb.write_accesses                     0                       # DTB write accesses
system.cpu26.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.itb.hits                               0                       # DTB hits
system.cpu26.itb.misses                             0                       # DTB misses
system.cpu26.itb.accesses                           0                       # DTB accesses
system.cpu26.numCycles                          60468                       # number of cpu cycles simulated
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.fetch.icacheStallCycles            18762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu26.fetch.Insts                       163986                       # Number of instructions fetch has processed
system.cpu26.fetch.Branches                     16882                       # Number of branches that fetch encountered
system.cpu26.fetch.predictedBranches            12714                       # Number of branches that fetch has predicted taken
system.cpu26.fetch.Cycles                       39141                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu26.fetch.SquashCycles                   541                       # Number of cycles fetch has spent squashing
system.cpu26.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu26.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu26.fetch.CacheLines                   17845                       # Number of cache lines fetched
system.cpu26.fetch.IcacheSquashes                 116                       # Number of outstanding Icache misses that were squashed
system.cpu26.fetch.rateDist::samples            58180                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::mean            2.839859                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::stdev           3.626703                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::0                  35024     60.20%     60.20% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::1                    833      1.43%     61.63% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::2                    217      0.37%     62.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::3                    236      0.41%     62.41% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::4                    392      0.67%     63.08% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::5                    227      0.39%     63.47% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::6                    273      0.47%     63.94% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::7                   8917     15.33%     79.27% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::8                  12061     20.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::total              58180                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.branchRate                0.279189                       # Number of branch fetches per cycle
system.cpu26.fetch.rate                      2.711947                       # Number of inst fetches per cycle
system.cpu26.decode.IdleCycles                  18387                       # Number of cycles decode is idle
system.cpu26.decode.BlockedCycles               17925                       # Number of cycles decode is blocked
system.cpu26.decode.RunCycles                   17644                       # Number of cycles decode is running
system.cpu26.decode.UnblockCycles                3983                       # Number of cycles decode is unblocking
system.cpu26.decode.SquashCycles                  241                       # Number of cycles decode is squashing
system.cpu26.decode.BranchResolved                134                       # Number of times decode resolved a branch
system.cpu26.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu26.decode.DecodedInsts               163078                       # Number of instructions handled by decode
system.cpu26.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu26.rename.SquashCycles                  241                       # Number of cycles rename is squashing
system.cpu26.rename.IdleCycles                  19150                       # Number of cycles rename is idle
system.cpu26.rename.BlockCycles                  9399                       # Number of cycles rename is blocking
system.cpu26.rename.serializeStallCycles         1086                       # count of cycles rename stalled for serializing inst
system.cpu26.rename.RunCycles                   20629                       # Number of cycles rename is running
system.cpu26.rename.UnblockCycles                7675                       # Number of cycles rename is unblocking
system.cpu26.rename.RenamedInsts               162112                       # Number of instructions processed by rename
system.cpu26.rename.ROBFullEvents                  36                       # Number of times rename has blocked due to ROB full
system.cpu26.rename.IQFullEvents                 6125                       # Number of times rename has blocked due to IQ full
system.cpu26.rename.LQFullEvents                  863                       # Number of times rename has blocked due to LQ full
system.cpu26.rename.RenamedOperands            230343                       # Number of destination operands rename has renamed
system.cpu26.rename.RenameLookups              797397                       # Number of register rename lookups that rename has made
system.cpu26.rename.int_rename_lookups         259301                       # Number of integer rename lookups
system.cpu26.rename.CommittedMaps              222167                       # Number of HB maps that are committed
system.cpu26.rename.UndoneMaps                   8164                       # Number of HB maps that are undone due to squashing
system.cpu26.rename.serializingInsts               28                       # count of serializing insts renamed
system.cpu26.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.cpu26.rename.skidInsts                   15156                       # count of insts added to the skid buffer
system.cpu26.memDep0.insertedLoads              38602                       # Number of loads inserted to the mem dependence unit.
system.cpu26.memDep0.insertedStores              1011                       # Number of stores inserted to the mem dependence unit.
system.cpu26.memDep0.conflictingLoads             372                       # Number of conflicting loads.
system.cpu26.memDep0.conflictingStores             38                       # Number of conflicting stores.
system.cpu26.iq.iqInstsAdded                   160577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu26.iq.iqNonSpecInstsAdded                34                       # Number of non-speculative instructions added to the IQ
system.cpu26.iq.iqInstsIssued                  164823                       # Number of instructions issued
system.cpu26.iq.iqSquashedInstsIssued             476                       # Number of squashed instructions issued
system.cpu26.iq.iqSquashedInstsExamined          5316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu26.iq.iqSquashedOperandsExamined        18565                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu26.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu26.iq.issued_per_cycle::samples        58180                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::mean       2.832984                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::stdev      1.623832                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::0             10882     18.70%     18.70% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::1              5053      8.69%     27.39% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::2              1923      3.31%     30.69% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::3              5364      9.22%     39.91% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::4             34958     60.09%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::total         58180                       # Number of insts issued each cycle
system.cpu26.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntMult                  419    100.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IntAlu               94103     57.09%     57.09% # Type of FU issued
system.cpu26.iq.FU_type_0::IntMult              24610     14.93%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::IntDiv                   0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatAdd                 0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCmp                 0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCvt                 0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMult                0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatDiv                 0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatSqrt                0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAdd                  0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAddAcc               0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAlu                  0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCmp                  0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCvt                  0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMisc                 0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMult                 0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMultAcc              0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShift                0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSqrt                 0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMult            0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.02% # Type of FU issued
system.cpu26.iq.FU_type_0::MemRead              45401     27.55%     99.57% # Type of FU issued
system.cpu26.iq.FU_type_0::MemWrite               709      0.43%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::total               164823                       # Type of FU issued
system.cpu26.iq.rate                         2.725789                       # Inst issue rate
system.cpu26.iq.fu_busy_cnt                       419                       # FU busy when requested
system.cpu26.iq.fu_busy_rate                 0.002542                       # FU busy rate (busy events/executed inst)
system.cpu26.iq.int_inst_queue_reads           388717                       # Number of integer instruction queue reads
system.cpu26.iq.int_inst_queue_writes          165940                       # Number of integer instruction queue writes
system.cpu26.iq.int_inst_queue_wakeup_accesses       156737                       # Number of integer instruction queue wakeup accesses
system.cpu26.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu26.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu26.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu26.iq.int_alu_accesses               165242                       # Number of integer alu accesses
system.cpu26.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu26.iew.lsq.thread0.forwLoads             22                       # Number of loads that had data forwarded from stores
system.cpu26.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu26.iew.lsq.thread0.squashedLoads         1393                       # Number of loads squashed
system.cpu26.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu26.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu26.iew.lsq.thread0.squashedStores          465                       # Number of stores squashed
system.cpu26.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu26.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu26.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu26.iew.lsq.thread0.cacheBlocked         7393                       # Number of times an access to memory failed due to the cache being blocked
system.cpu26.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu26.iew.iewSquashCycles                  241                       # Number of cycles IEW is squashing
system.cpu26.iew.iewBlockCycles                  5051                       # Number of cycles IEW is blocking
system.cpu26.iew.iewUnblockCycles                1015                       # Number of cycles IEW is unblocking
system.cpu26.iew.iewDispatchedInsts            160614                       # Number of instructions dispatched to IQ
system.cpu26.iew.iewDispSquashedInsts              41                       # Number of squashed instructions skipped by dispatch
system.cpu26.iew.iewDispLoadInsts               38602                       # Number of dispatched load instructions
system.cpu26.iew.iewDispStoreInsts               1011                       # Number of dispatched store instructions
system.cpu26.iew.iewDispNonSpecInsts               15                       # Number of dispatched non-speculative instructions
system.cpu26.iew.iewIQFullEvents                   54                       # Number of times the IQ has become full, causing a stall
system.cpu26.iew.iewLSQFullEvents                 563                       # Number of times the LSQ has become full, causing a stall
system.cpu26.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu26.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu26.iew.predictedNotTakenIncorrect           92                       # Number of branches that were predicted not taken incorrectly
system.cpu26.iew.branchMispredicts                234                       # Number of branch mispredicts detected at execute
system.cpu26.iew.iewExecutedInsts              164511                       # Number of executed instructions
system.cpu26.iew.iewExecLoadInsts               45240                       # Number of load instructions executed
system.cpu26.iew.iewExecSquashedInsts             308                       # Number of squashed instructions skipped in execute
system.cpu26.iew.exec_swp                           0                       # number of swp insts executed
system.cpu26.iew.exec_nop                           3                       # number of nop insts executed
system.cpu26.iew.exec_refs                      45907                       # number of memory reference insts executed
system.cpu26.iew.exec_branches                  16058                       # Number of branches executed
system.cpu26.iew.exec_stores                      667                       # Number of stores executed
system.cpu26.iew.exec_rate                   2.720629                       # Inst execution rate
system.cpu26.iew.wb_sent                       156846                       # cumulative count of insts sent to commit
system.cpu26.iew.wb_count                      156737                       # cumulative count of insts written-back
system.cpu26.iew.wb_producers                  131573                       # num instructions producing a value
system.cpu26.iew.wb_consumers                  214616                       # num instructions consuming a value
system.cpu26.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu26.iew.wb_rate                     2.592065                       # insts written-back per cycle
system.cpu26.iew.wb_fanout                   0.613062                       # average fanout of values written-back
system.cpu26.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu26.commit.commitSquashedInsts          5259                       # The number of squashed insts skipped by commit
system.cpu26.commit.commitNonSpecStalls            25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu26.commit.branchMispredicts             228                       # The number of times a branch was mispredicted
system.cpu26.commit.committed_per_cycle::samples        57420                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::mean     2.704545                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::stdev     3.041069                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::0        17312     30.15%     30.15% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::1        17290     30.11%     60.26% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::2         2361      4.11%     64.37% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::3         1065      1.85%     66.23% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::4          574      1.00%     67.23% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::5         6791     11.83%     79.05% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::6          849      1.48%     80.53% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::7          681      1.19%     81.72% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::8        10497     18.28%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::total        57420                       # Number of insts commited each cycle
system.cpu26.commit.committedInsts             154958                       # Number of instructions committed
system.cpu26.commit.committedOps               155295                       # Number of ops (including micro ops) committed
system.cpu26.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu26.commit.refs                        37755                       # Number of memory references committed
system.cpu26.commit.loads                       37209                       # Number of loads committed
system.cpu26.commit.membars                        14                       # Number of memory barriers committed
system.cpu26.commit.branches                    15918                       # Number of branches committed
system.cpu26.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu26.commit.int_insts                  139415                       # Number of committed integer instructions.
system.cpu26.commit.function_calls                 26                       # Number of function calls committed.
system.cpu26.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IntAlu          92961     59.86%     59.86% # Class of committed instruction
system.cpu26.commit.op_class_0::IntMult         24579     15.83%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::IntDiv              0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAdd             0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAlu             0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCmp             0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCvt             0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMult            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShift            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAlu            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu26.commit.op_class_0::MemRead         37209     23.96%     99.65% # Class of committed instruction
system.cpu26.commit.op_class_0::MemWrite          546      0.35%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::total          155295                       # Class of committed instruction
system.cpu26.commit.bw_lim_events               10497                       # number cycles where commit BW limit reached
system.cpu26.rob.rob_reads                     207425                       # The number of ROB reads
system.cpu26.rob.rob_writes                    321940                       # The number of ROB writes
system.cpu26.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu26.idleCycles                          2288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu26.quiesceCycles                     242014                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu26.committedInsts                    154958                       # Number of Instructions Simulated
system.cpu26.committedOps                      155295                       # Number of Ops (including micro ops) Simulated
system.cpu26.cpi                             0.390222                       # CPI: Cycles Per Instruction
system.cpu26.cpi_total                       0.390222                       # CPI: Total CPI of All Threads
system.cpu26.ipc                             2.562645                       # IPC: Instructions Per Cycle
system.cpu26.ipc_total                       2.562645                       # IPC: Total IPC of All Threads
system.cpu26.int_regfile_reads                 260465                       # number of integer regfile reads
system.cpu26.int_regfile_writes                128758                       # number of integer regfile writes
system.cpu26.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu26.cc_regfile_reads                  606243                       # number of cc regfile reads
system.cpu26.cc_regfile_writes                  95280                       # number of cc regfile writes
system.cpu26.misc_regfile_reads                 45456                       # number of misc regfile reads
system.cpu26.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu26.dcache.tags.replacements             341                       # number of replacements
system.cpu26.dcache.tags.tagsinuse          77.394772                       # Cycle average of tags in use
system.cpu26.dcache.tags.total_refs             35967                       # Total number of references to valid blocks.
system.cpu26.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu26.dcache.tags.avg_refs           40.052339                       # Average number of references to valid blocks.
system.cpu26.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu26.dcache.tags.occ_blocks::cpu26.data    77.394772                       # Average occupied blocks per requestor
system.cpu26.dcache.tags.occ_percent::cpu26.data     0.075581                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_percent::total     0.075581                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu26.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu26.dcache.tags.tag_accesses           77602                       # Number of tag accesses
system.cpu26.dcache.tags.data_accesses          77602                       # Number of data accesses
system.cpu26.dcache.ReadReq_hits::cpu26.data        35696                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_hits::total         35696                       # number of ReadReq hits
system.cpu26.dcache.WriteReq_hits::cpu26.data          264                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_hits::total          264                       # number of WriteReq hits
system.cpu26.dcache.SoftPFReq_hits::cpu26.data            2                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu26.dcache.demand_hits::cpu26.data        35960                       # number of demand (read+write) hits
system.cpu26.dcache.demand_hits::total          35960                       # number of demand (read+write) hits
system.cpu26.dcache.overall_hits::cpu26.data        35962                       # number of overall hits
system.cpu26.dcache.overall_hits::total         35962                       # number of overall hits
system.cpu26.dcache.ReadReq_misses::cpu26.data         2093                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_misses::total         2093                       # number of ReadReq misses
system.cpu26.dcache.WriteReq_misses::cpu26.data          272                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu26.dcache.SoftPFReq_misses::cpu26.data            3                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu26.dcache.LoadLockedReq_misses::cpu26.data            8                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu26.dcache.StoreCondReq_misses::cpu26.data            4                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu26.dcache.demand_misses::cpu26.data         2365                       # number of demand (read+write) misses
system.cpu26.dcache.demand_misses::total         2365                       # number of demand (read+write) misses
system.cpu26.dcache.overall_misses::cpu26.data         2368                       # number of overall misses
system.cpu26.dcache.overall_misses::total         2368                       # number of overall misses
system.cpu26.dcache.ReadReq_miss_latency::cpu26.data     62905000                       # number of ReadReq miss cycles
system.cpu26.dcache.ReadReq_miss_latency::total     62905000                       # number of ReadReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::cpu26.data      9570749                       # number of WriteReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::total      9570749                       # number of WriteReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::cpu26.data       115964                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::total       115964                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::cpu26.data        12000                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::cpu26.data        36000                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::total        36000                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.demand_miss_latency::cpu26.data     72475749                       # number of demand (read+write) miss cycles
system.cpu26.dcache.demand_miss_latency::total     72475749                       # number of demand (read+write) miss cycles
system.cpu26.dcache.overall_miss_latency::cpu26.data     72475749                       # number of overall miss cycles
system.cpu26.dcache.overall_miss_latency::total     72475749                       # number of overall miss cycles
system.cpu26.dcache.ReadReq_accesses::cpu26.data        37789                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_accesses::total        37789                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::cpu26.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::cpu26.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::cpu26.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::cpu26.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.demand_accesses::cpu26.data        38325                       # number of demand (read+write) accesses
system.cpu26.dcache.demand_accesses::total        38325                       # number of demand (read+write) accesses
system.cpu26.dcache.overall_accesses::cpu26.data        38330                       # number of overall (read+write) accesses
system.cpu26.dcache.overall_accesses::total        38330                       # number of overall (read+write) accesses
system.cpu26.dcache.ReadReq_miss_rate::cpu26.data     0.055386                       # miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_miss_rate::total     0.055386                       # miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_miss_rate::cpu26.data     0.507463                       # miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_miss_rate::total     0.507463                       # miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::cpu26.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::cpu26.data            1                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::cpu26.data            1                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_miss_rate::cpu26.data     0.061709                       # miss rate for demand accesses
system.cpu26.dcache.demand_miss_rate::total     0.061709                       # miss rate for demand accesses
system.cpu26.dcache.overall_miss_rate::cpu26.data     0.061779                       # miss rate for overall accesses
system.cpu26.dcache.overall_miss_rate::total     0.061779                       # miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_miss_latency::cpu26.data 30054.945055                       # average ReadReq miss latency
system.cpu26.dcache.ReadReq_avg_miss_latency::total 30054.945055                       # average ReadReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::cpu26.data 35186.577206                       # average WriteReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::total 35186.577206                       # average WriteReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::cpu26.data 14495.500000                       # average LoadLockedReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::total 14495.500000                       # average LoadLockedReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::cpu26.data         3000                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::cpu26.data          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.demand_avg_miss_latency::cpu26.data 30645.136998                       # average overall miss latency
system.cpu26.dcache.demand_avg_miss_latency::total 30645.136998                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::cpu26.data 30606.312922                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::total 30606.312922                       # average overall miss latency
system.cpu26.dcache.blocked_cycles::no_mshrs        12627                       # number of cycles access was blocked
system.cpu26.dcache.blocked_cycles::no_targets          234                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_mshrs             502                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_mshrs    25.153386                       # average number of cycles each access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_targets          234                       # average number of cycles each access was blocked
system.cpu26.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu26.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu26.dcache.writebacks::writebacks          131                       # number of writebacks
system.cpu26.dcache.writebacks::total             131                       # number of writebacks
system.cpu26.dcache.ReadReq_mshr_hits::cpu26.data         1317                       # number of ReadReq MSHR hits
system.cpu26.dcache.ReadReq_mshr_hits::total         1317                       # number of ReadReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::cpu26.data          140                       # number of WriteReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu26.dcache.demand_mshr_hits::cpu26.data         1457                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.demand_mshr_hits::total         1457                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.overall_mshr_hits::cpu26.data         1457                       # number of overall MSHR hits
system.cpu26.dcache.overall_mshr_hits::total         1457                       # number of overall MSHR hits
system.cpu26.dcache.ReadReq_mshr_misses::cpu26.data          776                       # number of ReadReq MSHR misses
system.cpu26.dcache.ReadReq_mshr_misses::total          776                       # number of ReadReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::cpu26.data          132                       # number of WriteReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::cpu26.data            2                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::cpu26.data            8                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::cpu26.data            4                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.demand_mshr_misses::cpu26.data          908                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.demand_mshr_misses::total          908                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.overall_mshr_misses::cpu26.data          910                       # number of overall MSHR misses
system.cpu26.dcache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu26.dcache.ReadReq_mshr_miss_latency::cpu26.data     29762000                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_latency::total     29762000                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::cpu26.data      3548250                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::total      3548250                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::cpu26.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::cpu26.data        99036                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::total        99036                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::cpu26.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::cpu26.data        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::total        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::cpu26.data     33310250                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::total     33310250                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::cpu26.data     33315250                       # number of overall MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::total     33315250                       # number of overall MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_rate::cpu26.data     0.020535                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_mshr_miss_rate::total     0.020535                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::cpu26.data     0.246269                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::total     0.246269                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::cpu26.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::cpu26.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::cpu26.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_mshr_miss_rate::cpu26.data     0.023692                       # mshr miss rate for demand accesses
system.cpu26.dcache.demand_mshr_miss_rate::total     0.023692                       # mshr miss rate for demand accesses
system.cpu26.dcache.overall_mshr_miss_rate::cpu26.data     0.023741                       # mshr miss rate for overall accesses
system.cpu26.dcache.overall_mshr_miss_rate::total     0.023741                       # mshr miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::cpu26.data 38353.092784                       # average ReadReq mshr miss latency
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::total 38353.092784                       # average ReadReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::cpu26.data 26880.681818                       # average WriteReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::total 26880.681818                       # average WriteReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::cpu26.data         2500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu26.data 12379.500000                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12379.500000                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::cpu26.data         1875                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu26.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::cpu26.data 36685.297357                       # average overall mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::total 36685.297357                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::cpu26.data 36610.164835                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::total 36610.164835                       # average overall mshr miss latency
system.cpu26.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.icache.tags.replacements               0                       # number of replacements
system.cpu26.icache.tags.tagsinuse           9.553703                       # Cycle average of tags in use
system.cpu26.icache.tags.total_refs             17778                       # Total number of references to valid blocks.
system.cpu26.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu26.icache.tags.avg_refs          329.222222                       # Average number of references to valid blocks.
system.cpu26.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu26.icache.tags.occ_blocks::cpu26.inst     9.553703                       # Average occupied blocks per requestor
system.cpu26.icache.tags.occ_percent::cpu26.inst     0.018660                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_percent::total     0.018660                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu26.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu26.icache.tags.tag_accesses           35744                       # Number of tag accesses
system.cpu26.icache.tags.data_accesses          35744                       # Number of data accesses
system.cpu26.icache.ReadReq_hits::cpu26.inst        17778                       # number of ReadReq hits
system.cpu26.icache.ReadReq_hits::total         17778                       # number of ReadReq hits
system.cpu26.icache.demand_hits::cpu26.inst        17778                       # number of demand (read+write) hits
system.cpu26.icache.demand_hits::total          17778                       # number of demand (read+write) hits
system.cpu26.icache.overall_hits::cpu26.inst        17778                       # number of overall hits
system.cpu26.icache.overall_hits::total         17778                       # number of overall hits
system.cpu26.icache.ReadReq_misses::cpu26.inst           67                       # number of ReadReq misses
system.cpu26.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu26.icache.demand_misses::cpu26.inst           67                       # number of demand (read+write) misses
system.cpu26.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu26.icache.overall_misses::cpu26.inst           67                       # number of overall misses
system.cpu26.icache.overall_misses::total           67                       # number of overall misses
system.cpu26.icache.ReadReq_miss_latency::cpu26.inst      2536500                       # number of ReadReq miss cycles
system.cpu26.icache.ReadReq_miss_latency::total      2536500                       # number of ReadReq miss cycles
system.cpu26.icache.demand_miss_latency::cpu26.inst      2536500                       # number of demand (read+write) miss cycles
system.cpu26.icache.demand_miss_latency::total      2536500                       # number of demand (read+write) miss cycles
system.cpu26.icache.overall_miss_latency::cpu26.inst      2536500                       # number of overall miss cycles
system.cpu26.icache.overall_miss_latency::total      2536500                       # number of overall miss cycles
system.cpu26.icache.ReadReq_accesses::cpu26.inst        17845                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_accesses::total        17845                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.demand_accesses::cpu26.inst        17845                       # number of demand (read+write) accesses
system.cpu26.icache.demand_accesses::total        17845                       # number of demand (read+write) accesses
system.cpu26.icache.overall_accesses::cpu26.inst        17845                       # number of overall (read+write) accesses
system.cpu26.icache.overall_accesses::total        17845                       # number of overall (read+write) accesses
system.cpu26.icache.ReadReq_miss_rate::cpu26.inst     0.003755                       # miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_miss_rate::total     0.003755                       # miss rate for ReadReq accesses
system.cpu26.icache.demand_miss_rate::cpu26.inst     0.003755                       # miss rate for demand accesses
system.cpu26.icache.demand_miss_rate::total     0.003755                       # miss rate for demand accesses
system.cpu26.icache.overall_miss_rate::cpu26.inst     0.003755                       # miss rate for overall accesses
system.cpu26.icache.overall_miss_rate::total     0.003755                       # miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_miss_latency::cpu26.inst 37858.208955                       # average ReadReq miss latency
system.cpu26.icache.ReadReq_avg_miss_latency::total 37858.208955                       # average ReadReq miss latency
system.cpu26.icache.demand_avg_miss_latency::cpu26.inst 37858.208955                       # average overall miss latency
system.cpu26.icache.demand_avg_miss_latency::total 37858.208955                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::cpu26.inst 37858.208955                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::total 37858.208955                       # average overall miss latency
system.cpu26.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu26.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu26.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.icache.fast_writes                     0                       # number of fast writes performed
system.cpu26.icache.cache_copies                    0                       # number of cache copies performed
system.cpu26.icache.ReadReq_mshr_hits::cpu26.inst           13                       # number of ReadReq MSHR hits
system.cpu26.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu26.icache.demand_mshr_hits::cpu26.inst           13                       # number of demand (read+write) MSHR hits
system.cpu26.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu26.icache.overall_mshr_hits::cpu26.inst           13                       # number of overall MSHR hits
system.cpu26.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu26.icache.ReadReq_mshr_misses::cpu26.inst           54                       # number of ReadReq MSHR misses
system.cpu26.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu26.icache.demand_mshr_misses::cpu26.inst           54                       # number of demand (read+write) MSHR misses
system.cpu26.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu26.icache.overall_mshr_misses::cpu26.inst           54                       # number of overall MSHR misses
system.cpu26.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu26.icache.ReadReq_mshr_miss_latency::cpu26.inst      1864500                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_latency::total      1864500                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::cpu26.inst      1864500                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::total      1864500                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::cpu26.inst      1864500                       # number of overall MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::total      1864500                       # number of overall MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_rate::cpu26.inst     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.demand_mshr_miss_rate::cpu26.inst     0.003026                       # mshr miss rate for demand accesses
system.cpu26.icache.demand_mshr_miss_rate::total     0.003026                       # mshr miss rate for demand accesses
system.cpu26.icache.overall_mshr_miss_rate::cpu26.inst     0.003026                       # mshr miss rate for overall accesses
system.cpu26.icache.overall_mshr_miss_rate::total     0.003026                       # mshr miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::cpu26.inst 34527.777778                       # average ReadReq mshr miss latency
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::total 34527.777778                       # average ReadReq mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::cpu26.inst 34527.777778                       # average overall mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::total 34527.777778                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::cpu26.inst 34527.777778                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::total 34527.777778                       # average overall mshr miss latency
system.cpu26.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.branchPred.lookups                 16689                       # Number of BP lookups
system.cpu27.branchPred.condPredicted           16457                       # Number of conditional branches predicted
system.cpu27.branchPred.condIncorrect             250                       # Number of conditional branches incorrect
system.cpu27.branchPred.BTBLookups              13589                       # Number of BTB lookups
system.cpu27.branchPred.BTBHits                 12519                       # Number of BTB hits
system.cpu27.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu27.branchPred.BTBHitPct           92.125984                       # BTB Hit Percentage
system.cpu27.branchPred.usedRAS                    71                       # Number of times the RAS was used to get a target.
system.cpu27.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu27.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.inst_hits                          0                       # ITB inst hits
system.cpu27.dtb.inst_misses                        0                       # ITB inst misses
system.cpu27.dtb.read_hits                          0                       # DTB read hits
system.cpu27.dtb.read_misses                        0                       # DTB read misses
system.cpu27.dtb.write_hits                         0                       # DTB write hits
system.cpu27.dtb.write_misses                       0                       # DTB write misses
system.cpu27.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.read_accesses                      0                       # DTB read accesses
system.cpu27.dtb.write_accesses                     0                       # DTB write accesses
system.cpu27.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.dtb.hits                               0                       # DTB hits
system.cpu27.dtb.misses                             0                       # DTB misses
system.cpu27.dtb.accesses                           0                       # DTB accesses
system.cpu27.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.itb.walker.walks                       0                       # Table walker walks requested
system.cpu27.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.inst_hits                          0                       # ITB inst hits
system.cpu27.itb.inst_misses                        0                       # ITB inst misses
system.cpu27.itb.read_hits                          0                       # DTB read hits
system.cpu27.itb.read_misses                        0                       # DTB read misses
system.cpu27.itb.write_hits                         0                       # DTB write hits
system.cpu27.itb.write_misses                       0                       # DTB write misses
system.cpu27.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.read_accesses                      0                       # DTB read accesses
system.cpu27.itb.write_accesses                     0                       # DTB write accesses
system.cpu27.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.itb.hits                               0                       # DTB hits
system.cpu27.itb.misses                             0                       # DTB misses
system.cpu27.itb.accesses                           0                       # DTB accesses
system.cpu27.numCycles                          59923                       # number of cpu cycles simulated
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.fetch.icacheStallCycles            18618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu27.fetch.Insts                       163165                       # Number of instructions fetch has processed
system.cpu27.fetch.Branches                     16689                       # Number of branches that fetch encountered
system.cpu27.fetch.predictedBranches            12590                       # Number of branches that fetch has predicted taken
system.cpu27.fetch.Cycles                       38976                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu27.fetch.SquashCycles                   525                       # Number of cycles fetch has spent squashing
system.cpu27.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu27.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu27.fetch.CacheLines                   17717                       # Number of cache lines fetched
system.cpu27.fetch.IcacheSquashes                  80                       # Number of outstanding Icache misses that were squashed
system.cpu27.fetch.rateDist::samples            57863                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::mean            2.836510                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::stdev           3.642954                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::0                  35367     61.12%     61.12% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::1                    352      0.61%     61.73% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::2                    195      0.34%     62.07% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::3                    207      0.36%     62.43% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::4                    397      0.69%     63.11% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::5                    204      0.35%     63.46% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::6                    263      0.45%     63.92% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::7                   8444     14.59%     78.51% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::8                  12434     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::total              57863                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.branchRate                0.278507                       # Number of branch fetches per cycle
system.cpu27.fetch.rate                      2.722911                       # Number of inst fetches per cycle
system.cpu27.decode.IdleCycles                  18704                       # Number of cycles decode is idle
system.cpu27.decode.BlockedCycles               17438                       # Number of cycles decode is blocked
system.cpu27.decode.RunCycles                   16822                       # Number of cycles decode is running
system.cpu27.decode.UnblockCycles                4665                       # Number of cycles decode is unblocking
system.cpu27.decode.SquashCycles                  234                       # Number of cycles decode is squashing
system.cpu27.decode.BranchResolved                103                       # Number of times decode resolved a branch
system.cpu27.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu27.decode.DecodedInsts               161905                       # Number of instructions handled by decode
system.cpu27.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu27.rename.SquashCycles                  234                       # Number of cycles rename is squashing
system.cpu27.rename.IdleCycles                  19234                       # Number of cycles rename is idle
system.cpu27.rename.BlockCycles                  9402                       # Number of cycles rename is blocking
system.cpu27.rename.serializeStallCycles          884                       # count of cycles rename stalled for serializing inst
system.cpu27.rename.RunCycles                   20687                       # Number of cycles rename is running
system.cpu27.rename.UnblockCycles                7422                       # Number of cycles rename is unblocking
system.cpu27.rename.RenamedInsts               160671                       # Number of instructions processed by rename
system.cpu27.rename.ROBFullEvents                  34                       # Number of times rename has blocked due to ROB full
system.cpu27.rename.IQFullEvents                 6037                       # Number of times rename has blocked due to IQ full
system.cpu27.rename.LQFullEvents                  911                       # Number of times rename has blocked due to LQ full
system.cpu27.rename.RenamedOperands            228493                       # Number of destination operands rename has renamed
system.cpu27.rename.RenameLookups              790511                       # Number of register rename lookups that rename has made
system.cpu27.rename.int_rename_lookups         257277                       # Number of integer rename lookups
system.cpu27.rename.CommittedMaps              221404                       # Number of HB maps that are committed
system.cpu27.rename.UndoneMaps                   7078                       # Number of HB maps that are undone due to squashing
system.cpu27.rename.serializingInsts               16                       # count of serializing insts renamed
system.cpu27.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.cpu27.rename.skidInsts                   12611                       # count of insts added to the skid buffer
system.cpu27.memDep0.insertedLoads              38281                       # Number of loads inserted to the mem dependence unit.
system.cpu27.memDep0.insertedStores               859                       # Number of stores inserted to the mem dependence unit.
system.cpu27.memDep0.conflictingLoads             376                       # Number of conflicting loads.
system.cpu27.memDep0.conflictingStores             24                       # Number of conflicting stores.
system.cpu27.iq.iqInstsAdded                   159047                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu27.iq.iqNonSpecInstsAdded                30                       # Number of non-speculative instructions added to the IQ
system.cpu27.iq.iqInstsIssued                  164002                       # Number of instructions issued
system.cpu27.iq.iqSquashedInstsIssued             214                       # Number of squashed instructions issued
system.cpu27.iq.iqSquashedInstsExamined          4230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu27.iq.iqSquashedOperandsExamined        15033                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu27.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu27.iq.issued_per_cycle::samples        57863                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::mean       2.834316                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::stdev      1.613498                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::0             10631     18.37%     18.37% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::1              5053      8.73%     27.11% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::2              1961      3.39%     30.49% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::3              5845     10.10%     40.60% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::4             34373     59.40%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::total         57863                       # Number of insts issued each cycle
system.cpu27.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntMult                  360    100.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IntAlu               93559     57.05%     57.05% # Type of FU issued
system.cpu27.iq.FU_type_0::IntMult              24586     14.99%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::IntDiv                   0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatAdd                 0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCmp                 0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCvt                 0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMult                0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatDiv                 0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatSqrt                0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAdd                  0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAddAcc               0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAlu                  0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCmp                  0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCvt                  0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMisc                 0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMult                 0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMultAcc              0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShift                0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSqrt                 0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMult            0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.04% # Type of FU issued
system.cpu27.iq.FU_type_0::MemRead              45239     27.58%     99.62% # Type of FU issued
system.cpu27.iq.FU_type_0::MemWrite               618      0.38%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::total               164002                       # Type of FU issued
system.cpu27.iq.rate                         2.736879                       # Inst issue rate
system.cpu27.iq.fu_busy_cnt                       360                       # FU busy when requested
system.cpu27.iq.fu_busy_rate                 0.002195                       # FU busy rate (busy events/executed inst)
system.cpu27.iq.int_inst_queue_reads           386437                       # Number of integer instruction queue reads
system.cpu27.iq.int_inst_queue_writes          163320                       # Number of integer instruction queue writes
system.cpu27.iq.int_inst_queue_wakeup_accesses       155949                       # Number of integer instruction queue wakeup accesses
system.cpu27.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu27.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu27.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu27.iq.int_alu_accesses               164362                       # Number of integer alu accesses
system.cpu27.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu27.iew.lsq.thread0.forwLoads             24                       # Number of loads that had data forwarded from stores
system.cpu27.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu27.iew.lsq.thread0.squashedLoads         1140                       # Number of loads squashed
system.cpu27.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu27.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu27.iew.lsq.thread0.squashedStores          332                       # Number of stores squashed
system.cpu27.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu27.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu27.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu27.iew.lsq.thread0.cacheBlocked         7354                       # Number of times an access to memory failed due to the cache being blocked
system.cpu27.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu27.iew.iewSquashCycles                  234                       # Number of cycles IEW is squashing
system.cpu27.iew.iewBlockCycles                  4617                       # Number of cycles IEW is blocking
system.cpu27.iew.iewUnblockCycles                1437                       # Number of cycles IEW is unblocking
system.cpu27.iew.iewDispatchedInsts            159080                       # Number of instructions dispatched to IQ
system.cpu27.iew.iewDispSquashedInsts              53                       # Number of squashed instructions skipped by dispatch
system.cpu27.iew.iewDispLoadInsts               38281                       # Number of dispatched load instructions
system.cpu27.iew.iewDispStoreInsts                859                       # Number of dispatched store instructions
system.cpu27.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu27.iew.iewIQFullEvents                   56                       # Number of times the IQ has become full, causing a stall
system.cpu27.iew.iewLSQFullEvents                1000                       # Number of times the LSQ has become full, causing a stall
system.cpu27.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu27.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu27.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu27.iew.branchMispredicts                228                       # Number of branch mispredicts detected at execute
system.cpu27.iew.iewExecutedInsts              163641                       # Number of executed instructions
system.cpu27.iew.iewExecLoadInsts               45005                       # Number of load instructions executed
system.cpu27.iew.iewExecSquashedInsts             357                       # Number of squashed instructions skipped in execute
system.cpu27.iew.exec_swp                           0                       # number of swp insts executed
system.cpu27.iew.exec_nop                           3                       # number of nop insts executed
system.cpu27.iew.exec_refs                      45594                       # number of memory reference insts executed
system.cpu27.iew.exec_branches                  15930                       # Number of branches executed
system.cpu27.iew.exec_stores                      589                       # Number of stores executed
system.cpu27.iew.exec_rate                   2.730855                       # Inst execution rate
system.cpu27.iew.wb_sent                       156022                       # cumulative count of insts sent to commit
system.cpu27.iew.wb_count                      155949                       # cumulative count of insts written-back
system.cpu27.iew.wb_producers                  130604                       # num instructions producing a value
system.cpu27.iew.wb_consumers                  212186                       # num instructions consuming a value
system.cpu27.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu27.iew.wb_rate                     2.602490                       # insts written-back per cycle
system.cpu27.iew.wb_fanout                   0.615517                       # average fanout of values written-back
system.cpu27.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu27.commit.commitSquashedInsts          4174                       # The number of squashed insts skipped by commit
system.cpu27.commit.commitNonSpecStalls            22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu27.commit.branchMispredicts             222                       # The number of times a branch was mispredicted
system.cpu27.commit.committed_per_cycle::samples        57236                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::mean     2.705413                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::stdev     3.000370                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::0        16853     29.44%     29.44% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::1        16809     29.37%     58.81% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::2         2705      4.73%     63.54% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::3         1541      2.69%     66.23% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::4          870      1.52%     67.75% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::5         7265     12.69%     80.44% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::6          466      0.81%     81.26% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::7          412      0.72%     81.98% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::8        10315     18.02%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::total        57236                       # Number of insts commited each cycle
system.cpu27.commit.committedInsts             154539                       # Number of instructions committed
system.cpu27.commit.committedOps               154847                       # Number of ops (including micro ops) committed
system.cpu27.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu27.commit.refs                        37668                       # Number of memory references committed
system.cpu27.commit.loads                       37141                       # Number of loads committed
system.cpu27.commit.membars                        13                       # Number of memory barriers committed
system.cpu27.commit.branches                    15816                       # Number of branches committed
system.cpu27.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu27.commit.int_insts                  139064                       # Number of committed integer instructions.
system.cpu27.commit.function_calls                 23                       # Number of function calls committed.
system.cpu27.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IntAlu          92600     59.80%     59.80% # Class of committed instruction
system.cpu27.commit.op_class_0::IntMult         24579     15.87%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::IntDiv              0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatAdd            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCmp            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCvt            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMult            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatDiv            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatSqrt            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAdd             0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAddAcc            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAlu             0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCmp             0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCvt             0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMisc            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMult            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMultAcc            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShift            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShiftAcc            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSqrt            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAdd            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAlu            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCmp            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCvt            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatDiv            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMisc            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMult            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.67% # Class of committed instruction
system.cpu27.commit.op_class_0::MemRead         37141     23.99%     99.66% # Class of committed instruction
system.cpu27.commit.op_class_0::MemWrite          527      0.34%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::total          154847                       # Class of committed instruction
system.cpu27.commit.bw_lim_events               10315                       # number cycles where commit BW limit reached
system.cpu27.rob.rob_reads                     205903                       # The number of ROB reads
system.cpu27.rob.rob_writes                    318744                       # The number of ROB writes
system.cpu27.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu27.idleCycles                          2060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu27.quiesceCycles                     242559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu27.committedInsts                    154539                       # Number of Instructions Simulated
system.cpu27.committedOps                      154847                       # Number of Ops (including micro ops) Simulated
system.cpu27.cpi                             0.387753                       # CPI: Cycles Per Instruction
system.cpu27.cpi_total                       0.387753                       # CPI: Total CPI of All Threads
system.cpu27.ipc                             2.578960                       # IPC: Instructions Per Cycle
system.cpu27.ipc_total                       2.578960                       # IPC: Total IPC of All Threads
system.cpu27.int_regfile_reads                 259324                       # number of integer regfile reads
system.cpu27.int_regfile_writes                128249                       # number of integer regfile writes
system.cpu27.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu27.cc_regfile_reads                  603066                       # number of cc regfile reads
system.cpu27.cc_regfile_writes                  94596                       # number of cc regfile writes
system.cpu27.misc_regfile_reads                 45159                       # number of misc regfile reads
system.cpu27.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu27.dcache.tags.replacements             339                       # number of replacements
system.cpu27.dcache.tags.tagsinuse          77.306554                       # Cycle average of tags in use
system.cpu27.dcache.tags.total_refs             35830                       # Total number of references to valid blocks.
system.cpu27.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu27.dcache.tags.avg_refs           39.811111                       # Average number of references to valid blocks.
system.cpu27.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu27.dcache.tags.occ_blocks::cpu27.data    77.306554                       # Average occupied blocks per requestor
system.cpu27.dcache.tags.occ_percent::cpu27.data     0.075495                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_percent::total     0.075495                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_task_id_blocks::1024          561                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu27.dcache.tags.occ_task_id_percent::1024     0.547852                       # Percentage of cache occupancy per task id
system.cpu27.dcache.tags.tag_accesses           77173                       # Number of tag accesses
system.cpu27.dcache.tags.data_accesses          77173                       # Number of data accesses
system.cpu27.dcache.ReadReq_hits::cpu27.data        35579                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_hits::total         35579                       # number of ReadReq hits
system.cpu27.dcache.WriteReq_hits::cpu27.data          244                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_hits::total          244                       # number of WriteReq hits
system.cpu27.dcache.SoftPFReq_hits::cpu27.data            2                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu27.dcache.LoadLockedReq_hits::cpu27.data            2                       # number of LoadLockedReq hits
system.cpu27.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu27.dcache.demand_hits::cpu27.data        35823                       # number of demand (read+write) hits
system.cpu27.dcache.demand_hits::total          35823                       # number of demand (read+write) hits
system.cpu27.dcache.overall_hits::cpu27.data        35825                       # number of overall hits
system.cpu27.dcache.overall_hits::total         35825                       # number of overall hits
system.cpu27.dcache.ReadReq_misses::cpu27.data         2018                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_misses::total         2018                       # number of ReadReq misses
system.cpu27.dcache.WriteReq_misses::cpu27.data          274                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu27.dcache.SoftPFReq_misses::cpu27.data            3                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu27.dcache.LoadLockedReq_misses::cpu27.data            5                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu27.dcache.StoreCondReq_misses::cpu27.data            4                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu27.dcache.demand_misses::cpu27.data         2292                       # number of demand (read+write) misses
system.cpu27.dcache.demand_misses::total         2292                       # number of demand (read+write) misses
system.cpu27.dcache.overall_misses::cpu27.data         2295                       # number of overall misses
system.cpu27.dcache.overall_misses::total         2295                       # number of overall misses
system.cpu27.dcache.ReadReq_miss_latency::cpu27.data     61847241                       # number of ReadReq miss cycles
system.cpu27.dcache.ReadReq_miss_latency::total     61847241                       # number of ReadReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::cpu27.data      9450997                       # number of WriteReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::total      9450997                       # number of WriteReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::cpu27.data        58980                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::total        58980                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::cpu27.data        12000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.StoreCondFailReq_miss_latency::cpu27.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu27.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu27.dcache.demand_miss_latency::cpu27.data     71298238                       # number of demand (read+write) miss cycles
system.cpu27.dcache.demand_miss_latency::total     71298238                       # number of demand (read+write) miss cycles
system.cpu27.dcache.overall_miss_latency::cpu27.data     71298238                       # number of overall miss cycles
system.cpu27.dcache.overall_miss_latency::total     71298238                       # number of overall miss cycles
system.cpu27.dcache.ReadReq_accesses::cpu27.data        37597                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_accesses::total        37597                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::cpu27.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::cpu27.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::cpu27.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::cpu27.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.demand_accesses::cpu27.data        38115                       # number of demand (read+write) accesses
system.cpu27.dcache.demand_accesses::total        38115                       # number of demand (read+write) accesses
system.cpu27.dcache.overall_accesses::cpu27.data        38120                       # number of overall (read+write) accesses
system.cpu27.dcache.overall_accesses::total        38120                       # number of overall (read+write) accesses
system.cpu27.dcache.ReadReq_miss_rate::cpu27.data     0.053674                       # miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_miss_rate::total     0.053674                       # miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_miss_rate::cpu27.data     0.528958                       # miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_miss_rate::total     0.528958                       # miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::cpu27.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::cpu27.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::cpu27.data            1                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_miss_rate::cpu27.data     0.060134                       # miss rate for demand accesses
system.cpu27.dcache.demand_miss_rate::total     0.060134                       # miss rate for demand accesses
system.cpu27.dcache.overall_miss_rate::cpu27.data     0.060205                       # miss rate for overall accesses
system.cpu27.dcache.overall_miss_rate::total     0.060205                       # miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_miss_latency::cpu27.data 30647.790387                       # average ReadReq miss latency
system.cpu27.dcache.ReadReq_avg_miss_latency::total 30647.790387                       # average ReadReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::cpu27.data 34492.689781                       # average WriteReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::total 34492.689781                       # average WriteReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::cpu27.data        11796                       # average LoadLockedReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::total        11796                       # average LoadLockedReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::cpu27.data         3000                       # average StoreCondReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::cpu27.data          inf                       # average StoreCondFailReq miss latency
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu27.dcache.demand_avg_miss_latency::cpu27.data 31107.433682                       # average overall miss latency
system.cpu27.dcache.demand_avg_miss_latency::total 31107.433682                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::cpu27.data 31066.770370                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::total 31066.770370                       # average overall miss latency
system.cpu27.dcache.blocked_cycles::no_mshrs        12359                       # number of cycles access was blocked
system.cpu27.dcache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_mshrs             502                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_mshrs    24.619522                       # average number of cycles each access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_targets          132                       # average number of cycles each access was blocked
system.cpu27.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu27.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu27.dcache.writebacks::writebacks          139                       # number of writebacks
system.cpu27.dcache.writebacks::total             139                       # number of writebacks
system.cpu27.dcache.ReadReq_mshr_hits::cpu27.data         1247                       # number of ReadReq MSHR hits
system.cpu27.dcache.ReadReq_mshr_hits::total         1247                       # number of ReadReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::cpu27.data          141                       # number of WriteReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu27.dcache.demand_mshr_hits::cpu27.data         1388                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.demand_mshr_hits::total         1388                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.overall_mshr_hits::cpu27.data         1388                       # number of overall MSHR hits
system.cpu27.dcache.overall_mshr_hits::total         1388                       # number of overall MSHR hits
system.cpu27.dcache.ReadReq_mshr_misses::cpu27.data          771                       # number of ReadReq MSHR misses
system.cpu27.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::cpu27.data          133                       # number of WriteReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::cpu27.data            2                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::cpu27.data            5                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::cpu27.data            4                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.demand_mshr_misses::cpu27.data          904                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.overall_mshr_misses::cpu27.data          906                       # number of overall MSHR misses
system.cpu27.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu27.dcache.ReadReq_mshr_miss_latency::cpu27.data     29220003                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_latency::total     29220003                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::cpu27.data      3513501                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::total      3513501                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::cpu27.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::cpu27.data        49520                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::total        49520                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::cpu27.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::cpu27.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::cpu27.data     32733504                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::total     32733504                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::cpu27.data     32738504                       # number of overall MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::total     32738504                       # number of overall MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_rate::cpu27.data     0.020507                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_mshr_miss_rate::total     0.020507                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::cpu27.data     0.256757                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::total     0.256757                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::cpu27.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::cpu27.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::cpu27.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_mshr_miss_rate::cpu27.data     0.023718                       # mshr miss rate for demand accesses
system.cpu27.dcache.demand_mshr_miss_rate::total     0.023718                       # mshr miss rate for demand accesses
system.cpu27.dcache.overall_mshr_miss_rate::cpu27.data     0.023767                       # mshr miss rate for overall accesses
system.cpu27.dcache.overall_mshr_miss_rate::total     0.023767                       # mshr miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::cpu27.data 37898.836576                       # average ReadReq mshr miss latency
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::total 37898.836576                       # average ReadReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::cpu27.data 26417.300752                       # average WriteReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::total 26417.300752                       # average WriteReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::cpu27.data         2500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu27.data         9904                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9904                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::cpu27.data         1875                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu27.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::cpu27.data 36209.628319                       # average overall mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::total 36209.628319                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::cpu27.data 36135.214128                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::total 36135.214128                       # average overall mshr miss latency
system.cpu27.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.icache.tags.replacements               0                       # number of replacements
system.cpu27.icache.tags.tagsinuse           8.835759                       # Cycle average of tags in use
system.cpu27.icache.tags.total_refs             17649                       # Total number of references to valid blocks.
system.cpu27.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu27.icache.tags.avg_refs          320.890909                       # Average number of references to valid blocks.
system.cpu27.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu27.icache.tags.occ_blocks::cpu27.inst     8.835759                       # Average occupied blocks per requestor
system.cpu27.icache.tags.occ_percent::cpu27.inst     0.017257                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_percent::total     0.017257                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu27.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu27.icache.tags.tag_accesses           35489                       # Number of tag accesses
system.cpu27.icache.tags.data_accesses          35489                       # Number of data accesses
system.cpu27.icache.ReadReq_hits::cpu27.inst        17649                       # number of ReadReq hits
system.cpu27.icache.ReadReq_hits::total         17649                       # number of ReadReq hits
system.cpu27.icache.demand_hits::cpu27.inst        17649                       # number of demand (read+write) hits
system.cpu27.icache.demand_hits::total          17649                       # number of demand (read+write) hits
system.cpu27.icache.overall_hits::cpu27.inst        17649                       # number of overall hits
system.cpu27.icache.overall_hits::total         17649                       # number of overall hits
system.cpu27.icache.ReadReq_misses::cpu27.inst           68                       # number of ReadReq misses
system.cpu27.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu27.icache.demand_misses::cpu27.inst           68                       # number of demand (read+write) misses
system.cpu27.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu27.icache.overall_misses::cpu27.inst           68                       # number of overall misses
system.cpu27.icache.overall_misses::total           68                       # number of overall misses
system.cpu27.icache.ReadReq_miss_latency::cpu27.inst      2419500                       # number of ReadReq miss cycles
system.cpu27.icache.ReadReq_miss_latency::total      2419500                       # number of ReadReq miss cycles
system.cpu27.icache.demand_miss_latency::cpu27.inst      2419500                       # number of demand (read+write) miss cycles
system.cpu27.icache.demand_miss_latency::total      2419500                       # number of demand (read+write) miss cycles
system.cpu27.icache.overall_miss_latency::cpu27.inst      2419500                       # number of overall miss cycles
system.cpu27.icache.overall_miss_latency::total      2419500                       # number of overall miss cycles
system.cpu27.icache.ReadReq_accesses::cpu27.inst        17717                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_accesses::total        17717                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.demand_accesses::cpu27.inst        17717                       # number of demand (read+write) accesses
system.cpu27.icache.demand_accesses::total        17717                       # number of demand (read+write) accesses
system.cpu27.icache.overall_accesses::cpu27.inst        17717                       # number of overall (read+write) accesses
system.cpu27.icache.overall_accesses::total        17717                       # number of overall (read+write) accesses
system.cpu27.icache.ReadReq_miss_rate::cpu27.inst     0.003838                       # miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_miss_rate::total     0.003838                       # miss rate for ReadReq accesses
system.cpu27.icache.demand_miss_rate::cpu27.inst     0.003838                       # miss rate for demand accesses
system.cpu27.icache.demand_miss_rate::total     0.003838                       # miss rate for demand accesses
system.cpu27.icache.overall_miss_rate::cpu27.inst     0.003838                       # miss rate for overall accesses
system.cpu27.icache.overall_miss_rate::total     0.003838                       # miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_miss_latency::cpu27.inst 35580.882353                       # average ReadReq miss latency
system.cpu27.icache.ReadReq_avg_miss_latency::total 35580.882353                       # average ReadReq miss latency
system.cpu27.icache.demand_avg_miss_latency::cpu27.inst 35580.882353                       # average overall miss latency
system.cpu27.icache.demand_avg_miss_latency::total 35580.882353                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::cpu27.inst 35580.882353                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::total 35580.882353                       # average overall miss latency
system.cpu27.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu27.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu27.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.icache.fast_writes                     0                       # number of fast writes performed
system.cpu27.icache.cache_copies                    0                       # number of cache copies performed
system.cpu27.icache.ReadReq_mshr_hits::cpu27.inst           13                       # number of ReadReq MSHR hits
system.cpu27.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu27.icache.demand_mshr_hits::cpu27.inst           13                       # number of demand (read+write) MSHR hits
system.cpu27.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu27.icache.overall_mshr_hits::cpu27.inst           13                       # number of overall MSHR hits
system.cpu27.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu27.icache.ReadReq_mshr_misses::cpu27.inst           55                       # number of ReadReq MSHR misses
system.cpu27.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu27.icache.demand_mshr_misses::cpu27.inst           55                       # number of demand (read+write) MSHR misses
system.cpu27.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu27.icache.overall_mshr_misses::cpu27.inst           55                       # number of overall MSHR misses
system.cpu27.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu27.icache.ReadReq_mshr_miss_latency::cpu27.inst      1872500                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_latency::total      1872500                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::cpu27.inst      1872500                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::total      1872500                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::cpu27.inst      1872500                       # number of overall MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::total      1872500                       # number of overall MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_rate::cpu27.inst     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_mshr_miss_rate::total     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.demand_mshr_miss_rate::cpu27.inst     0.003104                       # mshr miss rate for demand accesses
system.cpu27.icache.demand_mshr_miss_rate::total     0.003104                       # mshr miss rate for demand accesses
system.cpu27.icache.overall_mshr_miss_rate::cpu27.inst     0.003104                       # mshr miss rate for overall accesses
system.cpu27.icache.overall_mshr_miss_rate::total     0.003104                       # mshr miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::cpu27.inst 34045.454545                       # average ReadReq mshr miss latency
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::total 34045.454545                       # average ReadReq mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::cpu27.inst 34045.454545                       # average overall mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::total 34045.454545                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::cpu27.inst 34045.454545                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::total 34045.454545                       # average overall mshr miss latency
system.cpu27.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.branchPred.lookups                 16502                       # Number of BP lookups
system.cpu28.branchPred.condPredicted           16285                       # Number of conditional branches predicted
system.cpu28.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu28.branchPred.BTBLookups              13217                       # Number of BTB lookups
system.cpu28.branchPred.BTBHits                 12409                       # Number of BTB hits
system.cpu28.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu28.branchPred.BTBHitPct           93.886661                       # BTB Hit Percentage
system.cpu28.branchPred.usedRAS                    68                       # Number of times the RAS was used to get a target.
system.cpu28.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu28.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.inst_hits                          0                       # ITB inst hits
system.cpu28.dtb.inst_misses                        0                       # ITB inst misses
system.cpu28.dtb.read_hits                          0                       # DTB read hits
system.cpu28.dtb.read_misses                        0                       # DTB read misses
system.cpu28.dtb.write_hits                         0                       # DTB write hits
system.cpu28.dtb.write_misses                       0                       # DTB write misses
system.cpu28.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.read_accesses                      0                       # DTB read accesses
system.cpu28.dtb.write_accesses                     0                       # DTB write accesses
system.cpu28.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.dtb.hits                               0                       # DTB hits
system.cpu28.dtb.misses                             0                       # DTB misses
system.cpu28.dtb.accesses                           0                       # DTB accesses
system.cpu28.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.itb.walker.walks                       0                       # Table walker walks requested
system.cpu28.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.inst_hits                          0                       # ITB inst hits
system.cpu28.itb.inst_misses                        0                       # ITB inst misses
system.cpu28.itb.read_hits                          0                       # DTB read hits
system.cpu28.itb.read_misses                        0                       # DTB read misses
system.cpu28.itb.write_hits                         0                       # DTB write hits
system.cpu28.itb.write_misses                       0                       # DTB write misses
system.cpu28.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.read_accesses                      0                       # DTB read accesses
system.cpu28.itb.write_accesses                     0                       # DTB write accesses
system.cpu28.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.itb.hits                               0                       # DTB hits
system.cpu28.itb.misses                             0                       # DTB misses
system.cpu28.itb.accesses                           0                       # DTB accesses
system.cpu28.numCycles                          59377                       # number of cpu cycles simulated
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.fetch.icacheStallCycles            18530                       # Number of cycles fetch is stalled on an Icache miss
system.cpu28.fetch.Insts                       161994                       # Number of instructions fetch has processed
system.cpu28.fetch.Branches                     16502                       # Number of branches that fetch encountered
system.cpu28.fetch.predictedBranches            12477                       # Number of branches that fetch has predicted taken
system.cpu28.fetch.Cycles                       38258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu28.fetch.SquashCycles                   511                       # Number of cycles fetch has spent squashing
system.cpu28.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu28.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu28.fetch.CacheLines                   17632                       # Number of cache lines fetched
system.cpu28.fetch.IcacheSquashes                  98                       # Number of outstanding Icache misses that were squashed
system.cpu28.fetch.rateDist::samples            57050                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::mean            2.855565                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::stdev           3.650477                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::0                  34758     60.93%     60.93% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::1                    349      0.61%     61.54% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::2                    190      0.33%     61.87% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::3                    197      0.35%     62.22% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::4                    351      0.62%     62.83% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::5                    191      0.33%     63.17% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::6                    240      0.42%     63.59% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::7                   8401     14.73%     78.31% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::8                  12373     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::total              57050                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.branchRate                0.277919                       # Number of branch fetches per cycle
system.cpu28.fetch.rate                      2.728228                       # Number of inst fetches per cycle
system.cpu28.decode.IdleCycles                  18706                       # Number of cycles decode is idle
system.cpu28.decode.BlockedCycles               16818                       # Number of cycles decode is blocked
system.cpu28.decode.RunCycles                   16675                       # Number of cycles decode is running
system.cpu28.decode.UnblockCycles                4624                       # Number of cycles decode is unblocking
system.cpu28.decode.SquashCycles                  227                       # Number of cycles decode is squashing
system.cpu28.decode.BranchResolved                 94                       # Number of times decode resolved a branch
system.cpu28.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu28.decode.DecodedInsts               160532                       # Number of instructions handled by decode
system.cpu28.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu28.rename.SquashCycles                  227                       # Number of cycles rename is squashing
system.cpu28.rename.IdleCycles                  19160                       # Number of cycles rename is idle
system.cpu28.rename.BlockCycles                  9225                       # Number of cycles rename is blocking
system.cpu28.rename.serializeStallCycles          803                       # count of cycles rename stalled for serializing inst
system.cpu28.rename.RunCycles                   20612                       # Number of cycles rename is running
system.cpu28.rename.UnblockCycles                7023                       # Number of cycles rename is unblocking
system.cpu28.rename.RenamedInsts               159446                       # Number of instructions processed by rename
system.cpu28.rename.ROBFullEvents                  21                       # Number of times rename has blocked due to ROB full
system.cpu28.rename.IQFullEvents                 5890                       # Number of times rename has blocked due to IQ full
system.cpu28.rename.LQFullEvents                  796                       # Number of times rename has blocked due to LQ full
system.cpu28.rename.RenamedOperands            226683                       # Number of destination operands rename has renamed
system.cpu28.rename.RenameLookups              784510                       # Number of register rename lookups that rename has made
system.cpu28.rename.int_rename_lookups         255510                       # Number of integer rename lookups
system.cpu28.rename.CommittedMaps              220452                       # Number of HB maps that are committed
system.cpu28.rename.UndoneMaps                   6227                       # Number of HB maps that are undone due to squashing
system.cpu28.rename.serializingInsts               11                       # count of serializing insts renamed
system.cpu28.rename.tempSerializingInsts           11                       # count of temporary serializing insts renamed
system.cpu28.rename.skidInsts                   11716                       # count of insts added to the skid buffer
system.cpu28.memDep0.insertedLoads              38161                       # Number of loads inserted to the mem dependence unit.
system.cpu28.memDep0.insertedStores               828                       # Number of stores inserted to the mem dependence unit.
system.cpu28.memDep0.conflictingLoads             365                       # Number of conflicting loads.
system.cpu28.memDep0.conflictingStores             34                       # Number of conflicting stores.
system.cpu28.iq.iqInstsAdded                   158140                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu28.iq.iqNonSpecInstsAdded                23                       # Number of non-speculative instructions added to the IQ
system.cpu28.iq.iqInstsIssued                  163439                       # Number of instructions issued
system.cpu28.iq.iqSquashedInstsIssued             273                       # Number of squashed instructions issued
system.cpu28.iq.iqSquashedInstsExamined          3832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu28.iq.iqSquashedOperandsExamined        12900                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu28.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu28.iq.issued_per_cycle::samples        57050                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::mean       2.864838                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::stdev      1.601179                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::0             10203     17.88%     17.88% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::1              4800      8.41%     26.30% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::2              1889      3.31%     29.61% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::3              5771     10.12%     39.72% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::4             34387     60.28%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::total         57050                       # Number of insts issued each cycle
system.cpu28.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntMult                  359    100.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IntAlu               93087     56.96%     56.96% # Type of FU issued
system.cpu28.iq.FU_type_0::IntMult              24594     15.05%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IntDiv                   0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatAdd                 0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCmp                 0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCvt                 0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMult                0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatDiv                 0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatSqrt                0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAdd                  0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAddAcc               0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAlu                  0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCmp                  0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCvt                  0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMisc                 0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMult                 0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMultAcc              0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShift                0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSqrt                 0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMult            0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.00% # Type of FU issued
system.cpu28.iq.FU_type_0::MemRead              45152     27.63%     99.63% # Type of FU issued
system.cpu28.iq.FU_type_0::MemWrite               606      0.37%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::total               163439                       # Type of FU issued
system.cpu28.iq.rate                         2.752564                       # Inst issue rate
system.cpu28.iq.fu_busy_cnt                       359                       # FU busy when requested
system.cpu28.iq.fu_busy_rate                 0.002197                       # FU busy rate (busy events/executed inst)
system.cpu28.iq.int_inst_queue_reads           384556                       # Number of integer instruction queue reads
system.cpu28.iq.int_inst_queue_writes          162007                       # Number of integer instruction queue writes
system.cpu28.iq.int_inst_queue_wakeup_accesses       155435                       # Number of integer instruction queue wakeup accesses
system.cpu28.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu28.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu28.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu28.iq.int_alu_accesses               163798                       # Number of integer alu accesses
system.cpu28.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu28.iew.lsq.thread0.forwLoads             21                       # Number of loads that had data forwarded from stores
system.cpu28.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu28.iew.lsq.thread0.squashedLoads         1085                       # Number of loads squashed
system.cpu28.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu28.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu28.iew.lsq.thread0.squashedStores          304                       # Number of stores squashed
system.cpu28.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu28.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu28.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu28.iew.lsq.thread0.cacheBlocked         7404                       # Number of times an access to memory failed due to the cache being blocked
system.cpu28.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu28.iew.iewSquashCycles                  227                       # Number of cycles IEW is squashing
system.cpu28.iew.iewBlockCycles                  4589                       # Number of cycles IEW is blocking
system.cpu28.iew.iewUnblockCycles                1547                       # Number of cycles IEW is unblocking
system.cpu28.iew.iewDispatchedInsts            158166                       # Number of instructions dispatched to IQ
system.cpu28.iew.iewDispSquashedInsts              51                       # Number of squashed instructions skipped by dispatch
system.cpu28.iew.iewDispLoadInsts               38161                       # Number of dispatched load instructions
system.cpu28.iew.iewDispStoreInsts                828                       # Number of dispatched store instructions
system.cpu28.iew.iewDispNonSpecInsts                7                       # Number of dispatched non-speculative instructions
system.cpu28.iew.iewIQFullEvents                   47                       # Number of times the IQ has become full, causing a stall
system.cpu28.iew.iewLSQFullEvents                1131                       # Number of times the LSQ has become full, causing a stall
system.cpu28.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu28.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu28.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu28.iew.branchMispredicts                222                       # Number of branch mispredicts detected at execute
system.cpu28.iew.iewExecutedInsts              163120                       # Number of executed instructions
system.cpu28.iew.iewExecLoadInsts               44979                       # Number of load instructions executed
system.cpu28.iew.iewExecSquashedInsts             315                       # Number of squashed instructions skipped in execute
system.cpu28.iew.exec_swp                           0                       # number of swp insts executed
system.cpu28.iew.exec_nop                           3                       # number of nop insts executed
system.cpu28.iew.exec_refs                      45566                       # number of memory reference insts executed
system.cpu28.iew.exec_branches                  15794                       # Number of branches executed
system.cpu28.iew.exec_stores                      587                       # Number of stores executed
system.cpu28.iew.exec_rate                   2.747192                       # Inst execution rate
system.cpu28.iew.wb_sent                       155493                       # cumulative count of insts sent to commit
system.cpu28.iew.wb_count                      155435                       # cumulative count of insts written-back
system.cpu28.iew.wb_producers                  130549                       # num instructions producing a value
system.cpu28.iew.wb_consumers                  212258                       # num instructions consuming a value
system.cpu28.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu28.iew.wb_rate                     2.617764                       # insts written-back per cycle
system.cpu28.iew.wb_fanout                   0.615049                       # average fanout of values written-back
system.cpu28.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu28.commit.commitSquashedInsts          3767                       # The number of squashed insts skipped by commit
system.cpu28.commit.commitNonSpecStalls            19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu28.commit.branchMispredicts             216                       # The number of times a branch was mispredicted
system.cpu28.commit.committed_per_cycle::samples        56479                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::mean     2.732538                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::stdev     2.997933                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::0        16259     28.79%     28.79% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::1        16661     29.50%     58.29% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::2         2614      4.63%     62.92% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::3         1612      2.85%     65.77% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::4          972      1.72%     67.49% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::5         7263     12.86%     80.35% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::6          504      0.89%     81.24% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::7          373      0.66%     81.90% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::8        10221     18.10%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::total        56479                       # Number of insts commited each cycle
system.cpu28.commit.committedInsts             154023                       # Number of instructions committed
system.cpu28.commit.committedOps               154331                       # Number of ops (including micro ops) committed
system.cpu28.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu28.commit.refs                        37600                       # Number of memory references committed
system.cpu28.commit.loads                       37076                       # Number of loads committed
system.cpu28.commit.membars                        13                       # Number of memory barriers committed
system.cpu28.commit.branches                    15688                       # Number of branches committed
system.cpu28.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu28.commit.int_insts                  138676                       # Number of committed integer instructions.
system.cpu28.commit.function_calls                 23                       # Number of function calls committed.
system.cpu28.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IntAlu          92152     59.71%     59.71% # Class of committed instruction
system.cpu28.commit.op_class_0::IntMult         24579     15.93%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::IntDiv              0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatAdd            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCmp            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCvt            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMult            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatDiv            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatSqrt            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAdd             0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAddAcc            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAlu             0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCmp             0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCvt             0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMisc            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMult            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMultAcc            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShift            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShiftAcc            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSqrt            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAdd            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAlu            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCmp            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCvt            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatDiv            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMisc            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMult            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.64% # Class of committed instruction
system.cpu28.commit.op_class_0::MemRead         37076     24.02%     99.66% # Class of committed instruction
system.cpu28.commit.op_class_0::MemWrite          524      0.34%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::total          154331                       # Class of committed instruction
system.cpu28.commit.bw_lim_events               10221                       # number cycles where commit BW limit reached
system.cpu28.rob.rob_reads                     204317                       # The number of ROB reads
system.cpu28.rob.rob_writes                    316842                       # The number of ROB writes
system.cpu28.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu28.idleCycles                          2327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu28.quiesceCycles                     243105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu28.committedInsts                    154023                       # Number of Instructions Simulated
system.cpu28.committedOps                      154331                       # Number of Ops (including micro ops) Simulated
system.cpu28.cpi                             0.385507                       # CPI: Cycles Per Instruction
system.cpu28.cpi_total                       0.385507                       # CPI: Total CPI of All Threads
system.cpu28.ipc                             2.593984                       # IPC: Instructions Per Cycle
system.cpu28.ipc_total                       2.593984                       # IPC: Total IPC of All Threads
system.cpu28.int_regfile_reads                 258612                       # number of integer regfile reads
system.cpu28.int_regfile_writes                128032                       # number of integer regfile writes
system.cpu28.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu28.cc_regfile_reads                  601392                       # number of cc regfile reads
system.cpu28.cc_regfile_writes                  93867                       # number of cc regfile writes
system.cpu28.misc_regfile_reads                 45131                       # number of misc regfile reads
system.cpu28.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu28.dcache.tags.replacements             344                       # number of replacements
system.cpu28.dcache.tags.tagsinuse          76.641096                       # Cycle average of tags in use
system.cpu28.dcache.tags.total_refs             35746                       # Total number of references to valid blocks.
system.cpu28.dcache.tags.sampled_refs             901                       # Sample count of references to valid blocks.
system.cpu28.dcache.tags.avg_refs           39.673696                       # Average number of references to valid blocks.
system.cpu28.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu28.dcache.tags.occ_blocks::cpu28.data    76.641096                       # Average occupied blocks per requestor
system.cpu28.dcache.tags.occ_percent::cpu28.data     0.074845                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_percent::total     0.074845                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu28.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu28.dcache.tags.tag_accesses           77047                       # Number of tag accesses
system.cpu28.dcache.tags.data_accesses          77047                       # Number of data accesses
system.cpu28.dcache.ReadReq_hits::cpu28.data        35495                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_hits::total         35495                       # number of ReadReq hits
system.cpu28.dcache.WriteReq_hits::cpu28.data          244                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_hits::total          244                       # number of WriteReq hits
system.cpu28.dcache.SoftPFReq_hits::cpu28.data            2                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu28.dcache.demand_hits::cpu28.data        35739                       # number of demand (read+write) hits
system.cpu28.dcache.demand_hits::total          35739                       # number of demand (read+write) hits
system.cpu28.dcache.overall_hits::cpu28.data        35741                       # number of overall hits
system.cpu28.dcache.overall_hits::total         35741                       # number of overall hits
system.cpu28.dcache.ReadReq_misses::cpu28.data         2044                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_misses::total         2044                       # number of ReadReq misses
system.cpu28.dcache.WriteReq_misses::cpu28.data          274                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu28.dcache.SoftPFReq_misses::cpu28.data            3                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu28.dcache.LoadLockedReq_misses::cpu28.data            3                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu28.dcache.StoreCondReq_misses::cpu28.data            3                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu28.dcache.demand_misses::cpu28.data         2318                       # number of demand (read+write) misses
system.cpu28.dcache.demand_misses::total         2318                       # number of demand (read+write) misses
system.cpu28.dcache.overall_misses::cpu28.data         2321                       # number of overall misses
system.cpu28.dcache.overall_misses::total         2321                       # number of overall misses
system.cpu28.dcache.ReadReq_miss_latency::cpu28.data     59583243                       # number of ReadReq miss cycles
system.cpu28.dcache.ReadReq_miss_latency::total     59583243                       # number of ReadReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::cpu28.data     10358495                       # number of WriteReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::total     10358495                       # number of WriteReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::cpu28.data        31000                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::total        31000                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::cpu28.data        16500                       # number of StoreCondReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::total        16500                       # number of StoreCondReq miss cycles
system.cpu28.dcache.demand_miss_latency::cpu28.data     69941738                       # number of demand (read+write) miss cycles
system.cpu28.dcache.demand_miss_latency::total     69941738                       # number of demand (read+write) miss cycles
system.cpu28.dcache.overall_miss_latency::cpu28.data     69941738                       # number of overall miss cycles
system.cpu28.dcache.overall_miss_latency::total     69941738                       # number of overall miss cycles
system.cpu28.dcache.ReadReq_accesses::cpu28.data        37539                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_accesses::total        37539                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::cpu28.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::cpu28.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::cpu28.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::cpu28.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.demand_accesses::cpu28.data        38057                       # number of demand (read+write) accesses
system.cpu28.dcache.demand_accesses::total        38057                       # number of demand (read+write) accesses
system.cpu28.dcache.overall_accesses::cpu28.data        38062                       # number of overall (read+write) accesses
system.cpu28.dcache.overall_accesses::total        38062                       # number of overall (read+write) accesses
system.cpu28.dcache.ReadReq_miss_rate::cpu28.data     0.054450                       # miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_miss_rate::total     0.054450                       # miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_miss_rate::cpu28.data     0.528958                       # miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_miss_rate::total     0.528958                       # miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::cpu28.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::cpu28.data            1                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::cpu28.data            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_miss_rate::cpu28.data     0.060909                       # miss rate for demand accesses
system.cpu28.dcache.demand_miss_rate::total     0.060909                       # miss rate for demand accesses
system.cpu28.dcache.overall_miss_rate::cpu28.data     0.060979                       # miss rate for overall accesses
system.cpu28.dcache.overall_miss_rate::total     0.060979                       # miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_miss_latency::cpu28.data 29150.314579                       # average ReadReq miss latency
system.cpu28.dcache.ReadReq_avg_miss_latency::total 29150.314579                       # average ReadReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::cpu28.data 37804.726277                       # average WriteReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::total 37804.726277                       # average WriteReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::cpu28.data 10333.333333                       # average LoadLockedReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::total 10333.333333                       # average LoadLockedReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::cpu28.data         5500                       # average StoreCondReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::total         5500                       # average StoreCondReq miss latency
system.cpu28.dcache.demand_avg_miss_latency::cpu28.data 30173.312338                       # average overall miss latency
system.cpu28.dcache.demand_avg_miss_latency::total 30173.312338                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::cpu28.data 30134.311935                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::total 30134.311935                       # average overall miss latency
system.cpu28.dcache.blocked_cycles::no_mshrs        12043                       # number of cycles access was blocked
system.cpu28.dcache.blocked_cycles::no_targets          121                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_mshrs             503                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_mshrs    23.942346                       # average number of cycles each access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_targets          121                       # average number of cycles each access was blocked
system.cpu28.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu28.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu28.dcache.writebacks::writebacks          132                       # number of writebacks
system.cpu28.dcache.writebacks::total             132                       # number of writebacks
system.cpu28.dcache.ReadReq_mshr_hits::cpu28.data         1270                       # number of ReadReq MSHR hits
system.cpu28.dcache.ReadReq_mshr_hits::total         1270                       # number of ReadReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::cpu28.data          141                       # number of WriteReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu28.dcache.demand_mshr_hits::cpu28.data         1411                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.demand_mshr_hits::total         1411                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.overall_mshr_hits::cpu28.data         1411                       # number of overall MSHR hits
system.cpu28.dcache.overall_mshr_hits::total         1411                       # number of overall MSHR hits
system.cpu28.dcache.ReadReq_mshr_misses::cpu28.data          774                       # number of ReadReq MSHR misses
system.cpu28.dcache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::cpu28.data          133                       # number of WriteReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::cpu28.data            2                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::cpu28.data            3                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::cpu28.data            3                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.demand_mshr_misses::cpu28.data          907                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.overall_mshr_misses::cpu28.data          909                       # number of overall MSHR misses
system.cpu28.dcache.overall_mshr_misses::total          909                       # number of overall MSHR misses
system.cpu28.dcache.ReadReq_mshr_miss_latency::cpu28.data     28220002                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_latency::total     28220002                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::cpu28.data      4000995                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::total      4000995                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::cpu28.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::cpu28.data        26500                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::total        26500                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::cpu28.data        12000                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::total        12000                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::cpu28.data     32220997                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::total     32220997                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::cpu28.data     32225997                       # number of overall MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::total     32225997                       # number of overall MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_rate::cpu28.data     0.020619                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_mshr_miss_rate::total     0.020619                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::cpu28.data     0.256757                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::total     0.256757                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::cpu28.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::cpu28.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::cpu28.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_mshr_miss_rate::cpu28.data     0.023833                       # mshr miss rate for demand accesses
system.cpu28.dcache.demand_mshr_miss_rate::total     0.023833                       # mshr miss rate for demand accesses
system.cpu28.dcache.overall_mshr_miss_rate::cpu28.data     0.023882                       # mshr miss rate for overall accesses
system.cpu28.dcache.overall_mshr_miss_rate::total     0.023882                       # mshr miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::cpu28.data 36459.950904                       # average ReadReq mshr miss latency
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::total 36459.950904                       # average ReadReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::cpu28.data 30082.669173                       # average WriteReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::total 30082.669173                       # average WriteReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::cpu28.data         2500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu28.data  8833.333333                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8833.333333                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::cpu28.data         4000                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::total         4000                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::cpu28.data 35524.803749                       # average overall mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::total 35524.803749                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::cpu28.data 35452.141914                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::total 35452.141914                       # average overall mshr miss latency
system.cpu28.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.icache.tags.replacements               0                       # number of replacements
system.cpu28.icache.tags.tagsinuse           8.775686                       # Cycle average of tags in use
system.cpu28.icache.tags.total_refs             17564                       # Total number of references to valid blocks.
system.cpu28.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu28.icache.tags.avg_refs          319.345455                       # Average number of references to valid blocks.
system.cpu28.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu28.icache.tags.occ_blocks::cpu28.inst     8.775686                       # Average occupied blocks per requestor
system.cpu28.icache.tags.occ_percent::cpu28.inst     0.017140                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_percent::total     0.017140                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu28.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu28.icache.tags.tag_accesses           35319                       # Number of tag accesses
system.cpu28.icache.tags.data_accesses          35319                       # Number of data accesses
system.cpu28.icache.ReadReq_hits::cpu28.inst        17564                       # number of ReadReq hits
system.cpu28.icache.ReadReq_hits::total         17564                       # number of ReadReq hits
system.cpu28.icache.demand_hits::cpu28.inst        17564                       # number of demand (read+write) hits
system.cpu28.icache.demand_hits::total          17564                       # number of demand (read+write) hits
system.cpu28.icache.overall_hits::cpu28.inst        17564                       # number of overall hits
system.cpu28.icache.overall_hits::total         17564                       # number of overall hits
system.cpu28.icache.ReadReq_misses::cpu28.inst           68                       # number of ReadReq misses
system.cpu28.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu28.icache.demand_misses::cpu28.inst           68                       # number of demand (read+write) misses
system.cpu28.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu28.icache.overall_misses::cpu28.inst           68                       # number of overall misses
system.cpu28.icache.overall_misses::total           68                       # number of overall misses
system.cpu28.icache.ReadReq_miss_latency::cpu28.inst      2511974                       # number of ReadReq miss cycles
system.cpu28.icache.ReadReq_miss_latency::total      2511974                       # number of ReadReq miss cycles
system.cpu28.icache.demand_miss_latency::cpu28.inst      2511974                       # number of demand (read+write) miss cycles
system.cpu28.icache.demand_miss_latency::total      2511974                       # number of demand (read+write) miss cycles
system.cpu28.icache.overall_miss_latency::cpu28.inst      2511974                       # number of overall miss cycles
system.cpu28.icache.overall_miss_latency::total      2511974                       # number of overall miss cycles
system.cpu28.icache.ReadReq_accesses::cpu28.inst        17632                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_accesses::total        17632                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.demand_accesses::cpu28.inst        17632                       # number of demand (read+write) accesses
system.cpu28.icache.demand_accesses::total        17632                       # number of demand (read+write) accesses
system.cpu28.icache.overall_accesses::cpu28.inst        17632                       # number of overall (read+write) accesses
system.cpu28.icache.overall_accesses::total        17632                       # number of overall (read+write) accesses
system.cpu28.icache.ReadReq_miss_rate::cpu28.inst     0.003857                       # miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_miss_rate::total     0.003857                       # miss rate for ReadReq accesses
system.cpu28.icache.demand_miss_rate::cpu28.inst     0.003857                       # miss rate for demand accesses
system.cpu28.icache.demand_miss_rate::total     0.003857                       # miss rate for demand accesses
system.cpu28.icache.overall_miss_rate::cpu28.inst     0.003857                       # miss rate for overall accesses
system.cpu28.icache.overall_miss_rate::total     0.003857                       # miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_miss_latency::cpu28.inst 36940.794118                       # average ReadReq miss latency
system.cpu28.icache.ReadReq_avg_miss_latency::total 36940.794118                       # average ReadReq miss latency
system.cpu28.icache.demand_avg_miss_latency::cpu28.inst 36940.794118                       # average overall miss latency
system.cpu28.icache.demand_avg_miss_latency::total 36940.794118                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::cpu28.inst 36940.794118                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::total 36940.794118                       # average overall miss latency
system.cpu28.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu28.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu28.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.icache.fast_writes                     0                       # number of fast writes performed
system.cpu28.icache.cache_copies                    0                       # number of cache copies performed
system.cpu28.icache.ReadReq_mshr_hits::cpu28.inst           13                       # number of ReadReq MSHR hits
system.cpu28.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu28.icache.demand_mshr_hits::cpu28.inst           13                       # number of demand (read+write) MSHR hits
system.cpu28.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu28.icache.overall_mshr_hits::cpu28.inst           13                       # number of overall MSHR hits
system.cpu28.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu28.icache.ReadReq_mshr_misses::cpu28.inst           55                       # number of ReadReq MSHR misses
system.cpu28.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu28.icache.demand_mshr_misses::cpu28.inst           55                       # number of demand (read+write) MSHR misses
system.cpu28.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu28.icache.overall_mshr_misses::cpu28.inst           55                       # number of overall MSHR misses
system.cpu28.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu28.icache.ReadReq_mshr_miss_latency::cpu28.inst      1798025                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_latency::total      1798025                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::cpu28.inst      1798025                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::total      1798025                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::cpu28.inst      1798025                       # number of overall MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::total      1798025                       # number of overall MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_rate::cpu28.inst     0.003119                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_mshr_miss_rate::total     0.003119                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.demand_mshr_miss_rate::cpu28.inst     0.003119                       # mshr miss rate for demand accesses
system.cpu28.icache.demand_mshr_miss_rate::total     0.003119                       # mshr miss rate for demand accesses
system.cpu28.icache.overall_mshr_miss_rate::cpu28.inst     0.003119                       # mshr miss rate for overall accesses
system.cpu28.icache.overall_mshr_miss_rate::total     0.003119                       # mshr miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::cpu28.inst 32691.363636                       # average ReadReq mshr miss latency
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::total 32691.363636                       # average ReadReq mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::cpu28.inst 32691.363636                       # average overall mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::total 32691.363636                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::cpu28.inst 32691.363636                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::total 32691.363636                       # average overall mshr miss latency
system.cpu28.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.branchPred.lookups                 15658                       # Number of BP lookups
system.cpu29.branchPred.condPredicted           15434                       # Number of conditional branches predicted
system.cpu29.branchPred.condIncorrect             246                       # Number of conditional branches incorrect
system.cpu29.branchPred.BTBLookups              12536                       # Number of BTB lookups
system.cpu29.branchPred.BTBHits                 11990                       # Number of BTB hits
system.cpu29.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu29.branchPred.BTBHitPct           95.644544                       # BTB Hit Percentage
system.cpu29.branchPred.usedRAS                    71                       # Number of times the RAS was used to get a target.
system.cpu29.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu29.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.inst_hits                          0                       # ITB inst hits
system.cpu29.dtb.inst_misses                        0                       # ITB inst misses
system.cpu29.dtb.read_hits                          0                       # DTB read hits
system.cpu29.dtb.read_misses                        0                       # DTB read misses
system.cpu29.dtb.write_hits                         0                       # DTB write hits
system.cpu29.dtb.write_misses                       0                       # DTB write misses
system.cpu29.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.read_accesses                      0                       # DTB read accesses
system.cpu29.dtb.write_accesses                     0                       # DTB write accesses
system.cpu29.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.dtb.hits                               0                       # DTB hits
system.cpu29.dtb.misses                             0                       # DTB misses
system.cpu29.dtb.accesses                           0                       # DTB accesses
system.cpu29.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.itb.walker.walks                       0                       # Table walker walks requested
system.cpu29.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.inst_hits                          0                       # ITB inst hits
system.cpu29.itb.inst_misses                        0                       # ITB inst misses
system.cpu29.itb.read_hits                          0                       # DTB read hits
system.cpu29.itb.read_misses                        0                       # DTB read misses
system.cpu29.itb.write_hits                         0                       # DTB write hits
system.cpu29.itb.write_misses                       0                       # DTB write misses
system.cpu29.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.read_accesses                      0                       # DTB read accesses
system.cpu29.itb.write_accesses                     0                       # DTB write accesses
system.cpu29.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.itb.hits                               0                       # DTB hits
system.cpu29.itb.misses                             0                       # DTB misses
system.cpu29.itb.accesses                           0                       # DTB accesses
system.cpu29.numCycles                          58844                       # number of cpu cycles simulated
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.fetch.icacheStallCycles            18559                       # Number of cycles fetch is stalled on an Icache miss
system.cpu29.fetch.Insts                       159002                       # Number of instructions fetch has processed
system.cpu29.fetch.Branches                     15658                       # Number of branches that fetch encountered
system.cpu29.fetch.predictedBranches            12061                       # Number of branches that fetch has predicted taken
system.cpu29.fetch.Cycles                       37934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu29.fetch.SquashCycles                   515                       # Number of cycles fetch has spent squashing
system.cpu29.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu29.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu29.fetch.CacheLines                   17711                       # Number of cache lines fetched
system.cpu29.fetch.IcacheSquashes                 155                       # Number of outstanding Icache misses that were squashed
system.cpu29.fetch.rateDist::samples            56757                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::mean            2.817855                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::stdev           3.632399                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::0                  34771     61.26%     61.26% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::1                    349      0.61%     61.88% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::2                    188      0.33%     62.21% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::3                    255      0.45%     62.66% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::4                    360      0.63%     63.29% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::5                    257      0.45%     63.75% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::6                    243      0.43%     64.17% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::7                   8412     14.82%     78.99% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::8                  11922     21.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::total              56757                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.branchRate                0.266093                       # Number of branch fetches per cycle
system.cpu29.fetch.rate                      2.702094                       # Number of inst fetches per cycle
system.cpu29.decode.IdleCycles                  18696                       # Number of cycles decode is idle
system.cpu29.decode.BlockedCycles               16947                       # Number of cycles decode is blocked
system.cpu29.decode.RunCycles                   16656                       # Number of cycles decode is running
system.cpu29.decode.UnblockCycles                4230                       # Number of cycles decode is unblocking
system.cpu29.decode.SquashCycles                  228                       # Number of cycles decode is squashing
system.cpu29.decode.BranchResolved                 98                       # Number of times decode resolved a branch
system.cpu29.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu29.decode.DecodedInsts               157576                       # Number of instructions handled by decode
system.cpu29.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu29.rename.SquashCycles                  228                       # Number of cycles rename is squashing
system.cpu29.rename.IdleCycles                  19089                       # Number of cycles rename is idle
system.cpu29.rename.BlockCycles                  9566                       # Number of cycles rename is blocking
system.cpu29.rename.serializeStallCycles         1046                       # count of cycles rename stalled for serializing inst
system.cpu29.rename.RunCycles                   20279                       # Number of cycles rename is running
system.cpu29.rename.UnblockCycles                6549                       # Number of cycles rename is unblocking
system.cpu29.rename.RenamedInsts               156970                       # Number of instructions processed by rename
system.cpu29.rename.ROBFullEvents                  17                       # Number of times rename has blocked due to ROB full
system.cpu29.rename.IQFullEvents                 5686                       # Number of times rename has blocked due to IQ full
system.cpu29.rename.LQFullEvents                  518                       # Number of times rename has blocked due to LQ full
system.cpu29.rename.RenamedOperands            221520                       # Number of destination operands rename has renamed
system.cpu29.rename.RenameLookups              772463                       # Number of register rename lookups that rename has made
system.cpu29.rename.int_rename_lookups         252380                       # Number of integer rename lookups
system.cpu29.rename.CommittedMaps              214101                       # Number of HB maps that are committed
system.cpu29.rename.UndoneMaps                   7415                       # Number of HB maps that are undone due to squashing
system.cpu29.rename.serializingInsts               15                       # count of serializing insts renamed
system.cpu29.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.cpu29.rename.skidInsts                   10834                       # count of insts added to the skid buffer
system.cpu29.memDep0.insertedLoads              37989                       # Number of loads inserted to the mem dependence unit.
system.cpu29.memDep0.insertedStores               836                       # Number of stores inserted to the mem dependence unit.
system.cpu29.memDep0.conflictingLoads             377                       # Number of conflicting loads.
system.cpu29.memDep0.conflictingStores             34                       # Number of conflicting stores.
system.cpu29.iq.iqInstsAdded                   155445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu29.iq.iqNonSpecInstsAdded                28                       # Number of non-speculative instructions added to the IQ
system.cpu29.iq.iqInstsIssued                  160141                       # Number of instructions issued
system.cpu29.iq.iqSquashedInstsIssued             328                       # Number of squashed instructions issued
system.cpu29.iq.iqSquashedInstsExamined          4522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu29.iq.iqSquashedOperandsExamined        16477                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu29.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.cpu29.iq.issued_per_cycle::samples        56757                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::mean       2.821520                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::stdev      1.626532                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::0             10787     19.01%     19.01% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::1              4838      8.52%     27.53% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::2              1810      3.19%     30.72% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::3              5605      9.88%     40.59% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::4             33717     59.41%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::total         56757                       # Number of insts issued each cycle
system.cpu29.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntMult                  352    100.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IntAlu               90136     56.29%     56.29% # Type of FU issued
system.cpu29.iq.FU_type_0::IntMult              24581     15.35%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::IntDiv                   0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatAdd                 0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCmp                 0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCvt                 0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMult                0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatDiv                 0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatSqrt                0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAdd                  0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAddAcc               0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAlu                  0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCmp                  0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCvt                  0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMisc                 0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMult                 0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMultAcc              0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShift                0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSqrt                 0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMult            0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.63% # Type of FU issued
system.cpu29.iq.FU_type_0::MemRead              44809     27.98%     99.62% # Type of FU issued
system.cpu29.iq.FU_type_0::MemWrite               615      0.38%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::total               160141                       # Type of FU issued
system.cpu29.iq.rate                         2.721450                       # Inst issue rate
system.cpu29.iq.fu_busy_cnt                       352                       # FU busy when requested
system.cpu29.iq.fu_busy_rate                 0.002198                       # FU busy rate (busy events/executed inst)
system.cpu29.iq.int_inst_queue_reads           377715                       # Number of integer instruction queue reads
system.cpu29.iq.int_inst_queue_writes          160004                       # Number of integer instruction queue writes
system.cpu29.iq.int_inst_queue_wakeup_accesses       152014                       # Number of integer instruction queue wakeup accesses
system.cpu29.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu29.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu29.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu29.iq.int_alu_accesses               160493                       # Number of integer alu accesses
system.cpu29.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu29.iew.lsq.thread0.forwLoads             25                       # Number of loads that had data forwarded from stores
system.cpu29.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu29.iew.lsq.thread0.squashedLoads         1334                       # Number of loads squashed
system.cpu29.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu29.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu29.iew.lsq.thread0.squashedStores          308                       # Number of stores squashed
system.cpu29.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu29.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu29.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu29.iew.lsq.thread0.cacheBlocked         7435                       # Number of times an access to memory failed due to the cache being blocked
system.cpu29.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu29.iew.iewSquashCycles                  228                       # Number of cycles IEW is squashing
system.cpu29.iew.iewBlockCycles                  4760                       # Number of cycles IEW is blocking
system.cpu29.iew.iewUnblockCycles                1744                       # Number of cycles IEW is unblocking
system.cpu29.iew.iewDispatchedInsts            155476                       # Number of instructions dispatched to IQ
system.cpu29.iew.iewDispSquashedInsts              33                       # Number of squashed instructions skipped by dispatch
system.cpu29.iew.iewDispLoadInsts               37989                       # Number of dispatched load instructions
system.cpu29.iew.iewDispStoreInsts                836                       # Number of dispatched store instructions
system.cpu29.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu29.iew.iewIQFullEvents                   56                       # Number of times the IQ has become full, causing a stall
system.cpu29.iew.iewLSQFullEvents                1314                       # Number of times the LSQ has become full, causing a stall
system.cpu29.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu29.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu29.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu29.iew.branchMispredicts                223                       # Number of branch mispredicts detected at execute
system.cpu29.iew.iewExecutedInsts              159790                       # Number of executed instructions
system.cpu29.iew.iewExecLoadInsts               44627                       # Number of load instructions executed
system.cpu29.iew.iewExecSquashedInsts             347                       # Number of squashed instructions skipped in execute
system.cpu29.iew.exec_swp                           0                       # number of swp insts executed
system.cpu29.iew.exec_nop                           3                       # number of nop insts executed
system.cpu29.iew.exec_refs                      45219                       # number of memory reference insts executed
system.cpu29.iew.exec_branches                  14938                       # Number of branches executed
system.cpu29.iew.exec_stores                      592                       # Number of stores executed
system.cpu29.iew.exec_rate                   2.715485                       # Inst execution rate
system.cpu29.iew.wb_sent                       152076                       # cumulative count of insts sent to commit
system.cpu29.iew.wb_count                      152014                       # cumulative count of insts written-back
system.cpu29.iew.wb_producers                  128080                       # num instructions producing a value
system.cpu29.iew.wb_consumers                  207634                       # num instructions consuming a value
system.cpu29.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu29.iew.wb_rate                     2.583339                       # insts written-back per cycle
system.cpu29.iew.wb_fanout                   0.616855                       # average fanout of values written-back
system.cpu29.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu29.commit.commitSquashedInsts          4463                       # The number of squashed insts skipped by commit
system.cpu29.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu29.commit.branchMispredicts             217                       # The number of times a branch was mispredicted
system.cpu29.commit.committed_per_cycle::samples        56114                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::mean     2.690077                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::stdev     2.994054                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::0        16655     29.68%     29.68% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::1        16576     29.54%     59.22% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::2         2541      4.53%     63.75% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::3         1375      2.45%     66.20% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::4          903      1.61%     67.81% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::5         7094     12.64%     80.45% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::6          602      1.07%     81.52% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::7          470      0.84%     82.36% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::8         9898     17.64%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::total        56114                       # Number of insts commited each cycle
system.cpu29.commit.committedInsts             150643                       # Number of instructions committed
system.cpu29.commit.committedOps               150951                       # Number of ops (including micro ops) committed
system.cpu29.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu29.commit.refs                        37183                       # Number of memory references committed
system.cpu29.commit.loads                       36655                       # Number of loads committed
system.cpu29.commit.membars                        13                       # Number of memory barriers committed
system.cpu29.commit.branches                    14842                       # Number of branches committed
system.cpu29.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu29.commit.int_insts                  136142                       # Number of committed integer instructions.
system.cpu29.commit.function_calls                 23                       # Number of function calls committed.
system.cpu29.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IntAlu          89189     59.08%     59.08% # Class of committed instruction
system.cpu29.commit.op_class_0::IntMult         24579     16.28%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::IntDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAdd             0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAlu             0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCmp             0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCvt             0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMult            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu29.commit.op_class_0::MemRead         36655     24.28%     99.65% # Class of committed instruction
system.cpu29.commit.op_class_0::MemWrite          528      0.35%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::total          150951                       # Class of committed instruction
system.cpu29.commit.bw_lim_events                9898                       # number cycles where commit BW limit reached
system.cpu29.rob.rob_reads                     201591                       # The number of ROB reads
system.cpu29.rob.rob_writes                    311545                       # The number of ROB writes
system.cpu29.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu29.idleCycles                          2087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu29.quiesceCycles                     243638                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu29.committedInsts                    150643                       # Number of Instructions Simulated
system.cpu29.committedOps                      150951                       # Number of Ops (including micro ops) Simulated
system.cpu29.cpi                             0.390619                       # CPI: Cycles Per Instruction
system.cpu29.cpi_total                       0.390619                       # CPI: Total CPI of All Threads
system.cpu29.ipc                             2.560040                       # IPC: Instructions Per Cycle
system.cpu29.ipc_total                       2.560040                       # IPC: Total IPC of All Threads
system.cpu29.int_regfile_reads                 254019                       # number of integer regfile reads
system.cpu29.int_regfile_writes                126781                       # number of integer regfile writes
system.cpu29.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu29.cc_regfile_reads                  590097                       # number of cc regfile reads
system.cpu29.cc_regfile_writes                  88632                       # number of cc regfile writes
system.cpu29.misc_regfile_reads                 44701                       # number of misc regfile reads
system.cpu29.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu29.dcache.tags.replacements             342                       # number of replacements
system.cpu29.dcache.tags.tagsinuse          76.559311                       # Cycle average of tags in use
system.cpu29.dcache.tags.total_refs             35438                       # Total number of references to valid blocks.
system.cpu29.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu29.dcache.tags.avg_refs           39.463252                       # Average number of references to valid blocks.
system.cpu29.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu29.dcache.tags.occ_blocks::cpu29.data    76.559311                       # Average occupied blocks per requestor
system.cpu29.dcache.tags.occ_percent::cpu29.data     0.074765                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_percent::total     0.074765                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu29.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu29.dcache.tags.tag_accesses           76285                       # Number of tag accesses
system.cpu29.dcache.tags.data_accesses          76285                       # Number of data accesses
system.cpu29.dcache.ReadReq_hits::cpu29.data        35189                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_hits::total         35189                       # number of ReadReq hits
system.cpu29.dcache.WriteReq_hits::cpu29.data          242                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_hits::total          242                       # number of WriteReq hits
system.cpu29.dcache.SoftPFReq_hits::cpu29.data            2                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu29.dcache.demand_hits::cpu29.data        35431                       # number of demand (read+write) hits
system.cpu29.dcache.demand_hits::total          35431                       # number of demand (read+write) hits
system.cpu29.dcache.overall_hits::cpu29.data        35433                       # number of overall hits
system.cpu29.dcache.overall_hits::total         35433                       # number of overall hits
system.cpu29.dcache.ReadReq_misses::cpu29.data         1961                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_misses::total         1961                       # number of ReadReq misses
system.cpu29.dcache.WriteReq_misses::cpu29.data          276                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu29.dcache.SoftPFReq_misses::cpu29.data            3                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu29.dcache.LoadLockedReq_misses::cpu29.data            7                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu29.dcache.StoreCondReq_misses::cpu29.data            5                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu29.dcache.demand_misses::cpu29.data         2237                       # number of demand (read+write) misses
system.cpu29.dcache.demand_misses::total         2237                       # number of demand (read+write) misses
system.cpu29.dcache.overall_misses::cpu29.data         2240                       # number of overall misses
system.cpu29.dcache.overall_misses::total         2240                       # number of overall misses
system.cpu29.dcache.ReadReq_miss_latency::cpu29.data     59108992                       # number of ReadReq miss cycles
system.cpu29.dcache.ReadReq_miss_latency::total     59108992                       # number of ReadReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::cpu29.data     10557993                       # number of WriteReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::total     10557993                       # number of WriteReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::cpu29.data        79477                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::total        79477                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::cpu29.data        12000                       # number of StoreCondReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu29.dcache.StoreCondFailReq_miss_latency::cpu29.data        64000                       # number of StoreCondFailReq miss cycles
system.cpu29.dcache.StoreCondFailReq_miss_latency::total        64000                       # number of StoreCondFailReq miss cycles
system.cpu29.dcache.demand_miss_latency::cpu29.data     69666985                       # number of demand (read+write) miss cycles
system.cpu29.dcache.demand_miss_latency::total     69666985                       # number of demand (read+write) miss cycles
system.cpu29.dcache.overall_miss_latency::cpu29.data     69666985                       # number of overall miss cycles
system.cpu29.dcache.overall_miss_latency::total     69666985                       # number of overall miss cycles
system.cpu29.dcache.ReadReq_accesses::cpu29.data        37150                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_accesses::total        37150                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::cpu29.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::cpu29.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::cpu29.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::cpu29.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.demand_accesses::cpu29.data        37668                       # number of demand (read+write) accesses
system.cpu29.dcache.demand_accesses::total        37668                       # number of demand (read+write) accesses
system.cpu29.dcache.overall_accesses::cpu29.data        37673                       # number of overall (read+write) accesses
system.cpu29.dcache.overall_accesses::total        37673                       # number of overall (read+write) accesses
system.cpu29.dcache.ReadReq_miss_rate::cpu29.data     0.052786                       # miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_miss_rate::total     0.052786                       # miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_miss_rate::cpu29.data     0.532819                       # miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_miss_rate::total     0.532819                       # miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::cpu29.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::cpu29.data            1                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::cpu29.data            1                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_miss_rate::cpu29.data     0.059387                       # miss rate for demand accesses
system.cpu29.dcache.demand_miss_rate::total     0.059387                       # miss rate for demand accesses
system.cpu29.dcache.overall_miss_rate::cpu29.data     0.059459                       # miss rate for overall accesses
system.cpu29.dcache.overall_miss_rate::total     0.059459                       # miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_miss_latency::cpu29.data 30142.270270                       # average ReadReq miss latency
system.cpu29.dcache.ReadReq_avg_miss_latency::total 30142.270270                       # average ReadReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::cpu29.data 38253.597826                       # average WriteReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::total 38253.597826                       # average WriteReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::cpu29.data 11353.857143                       # average LoadLockedReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::total 11353.857143                       # average LoadLockedReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::cpu29.data         2400                       # average StoreCondReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::cpu29.data          inf                       # average StoreCondFailReq miss latency
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu29.dcache.demand_avg_miss_latency::cpu29.data 31143.042021                       # average overall miss latency
system.cpu29.dcache.demand_avg_miss_latency::total 31143.042021                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::cpu29.data 31101.332589                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::total 31101.332589                       # average overall miss latency
system.cpu29.dcache.blocked_cycles::no_mshrs        12155                       # number of cycles access was blocked
system.cpu29.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_mshrs             503                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_mshrs    24.165010                       # average number of cycles each access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu29.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu29.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu29.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu29.dcache.writebacks::total             126                       # number of writebacks
system.cpu29.dcache.ReadReq_mshr_hits::cpu29.data         1190                       # number of ReadReq MSHR hits
system.cpu29.dcache.ReadReq_mshr_hits::total         1190                       # number of ReadReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::cpu29.data          142                       # number of WriteReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu29.dcache.demand_mshr_hits::cpu29.data         1332                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.demand_mshr_hits::total         1332                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.overall_mshr_hits::cpu29.data         1332                       # number of overall MSHR hits
system.cpu29.dcache.overall_mshr_hits::total         1332                       # number of overall MSHR hits
system.cpu29.dcache.ReadReq_mshr_misses::cpu29.data          771                       # number of ReadReq MSHR misses
system.cpu29.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::cpu29.data          134                       # number of WriteReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::cpu29.data            2                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::cpu29.data            7                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::cpu29.data            5                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.demand_mshr_misses::cpu29.data          905                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.overall_mshr_misses::cpu29.data          907                       # number of overall MSHR misses
system.cpu29.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu29.dcache.ReadReq_mshr_miss_latency::cpu29.data     28501250                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_latency::total     28501250                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::cpu29.data      4052493                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::total      4052493                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::cpu29.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::cpu29.data        67023                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::total        67023                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::cpu29.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::cpu29.data        61000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::total        61000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::cpu29.data     32553743                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::total     32553743                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::cpu29.data     32558743                       # number of overall MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::total     32558743                       # number of overall MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_rate::cpu29.data     0.020754                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_mshr_miss_rate::total     0.020754                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::cpu29.data     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::total     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::cpu29.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::cpu29.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::cpu29.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_mshr_miss_rate::cpu29.data     0.024026                       # mshr miss rate for demand accesses
system.cpu29.dcache.demand_mshr_miss_rate::total     0.024026                       # mshr miss rate for demand accesses
system.cpu29.dcache.overall_mshr_miss_rate::cpu29.data     0.024076                       # mshr miss rate for overall accesses
system.cpu29.dcache.overall_mshr_miss_rate::total     0.024076                       # mshr miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::cpu29.data 36966.601816                       # average ReadReq mshr miss latency
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::total 36966.601816                       # average ReadReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::cpu29.data 30242.485075                       # average WriteReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::total 30242.485075                       # average WriteReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::cpu29.data         2500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu29.data  9574.714286                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9574.714286                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::cpu29.data         1500                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu29.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::cpu29.data 35970.986740                       # average overall mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::total 35970.986740                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::cpu29.data 35897.180816                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::total 35897.180816                       # average overall mshr miss latency
system.cpu29.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.icache.tags.replacements               0                       # number of replacements
system.cpu29.icache.tags.tagsinuse           8.714892                       # Cycle average of tags in use
system.cpu29.icache.tags.total_refs             17645                       # Total number of references to valid blocks.
system.cpu29.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu29.icache.tags.avg_refs          326.759259                       # Average number of references to valid blocks.
system.cpu29.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu29.icache.tags.occ_blocks::cpu29.inst     8.714892                       # Average occupied blocks per requestor
system.cpu29.icache.tags.occ_percent::cpu29.inst     0.017021                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_percent::total     0.017021                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu29.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu29.icache.tags.tag_accesses           35476                       # Number of tag accesses
system.cpu29.icache.tags.data_accesses          35476                       # Number of data accesses
system.cpu29.icache.ReadReq_hits::cpu29.inst        17645                       # number of ReadReq hits
system.cpu29.icache.ReadReq_hits::total         17645                       # number of ReadReq hits
system.cpu29.icache.demand_hits::cpu29.inst        17645                       # number of demand (read+write) hits
system.cpu29.icache.demand_hits::total          17645                       # number of demand (read+write) hits
system.cpu29.icache.overall_hits::cpu29.inst        17645                       # number of overall hits
system.cpu29.icache.overall_hits::total         17645                       # number of overall hits
system.cpu29.icache.ReadReq_misses::cpu29.inst           66                       # number of ReadReq misses
system.cpu29.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu29.icache.demand_misses::cpu29.inst           66                       # number of demand (read+write) misses
system.cpu29.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu29.icache.overall_misses::cpu29.inst           66                       # number of overall misses
system.cpu29.icache.overall_misses::total           66                       # number of overall misses
system.cpu29.icache.ReadReq_miss_latency::cpu29.inst      2443002                       # number of ReadReq miss cycles
system.cpu29.icache.ReadReq_miss_latency::total      2443002                       # number of ReadReq miss cycles
system.cpu29.icache.demand_miss_latency::cpu29.inst      2443002                       # number of demand (read+write) miss cycles
system.cpu29.icache.demand_miss_latency::total      2443002                       # number of demand (read+write) miss cycles
system.cpu29.icache.overall_miss_latency::cpu29.inst      2443002                       # number of overall miss cycles
system.cpu29.icache.overall_miss_latency::total      2443002                       # number of overall miss cycles
system.cpu29.icache.ReadReq_accesses::cpu29.inst        17711                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_accesses::total        17711                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.demand_accesses::cpu29.inst        17711                       # number of demand (read+write) accesses
system.cpu29.icache.demand_accesses::total        17711                       # number of demand (read+write) accesses
system.cpu29.icache.overall_accesses::cpu29.inst        17711                       # number of overall (read+write) accesses
system.cpu29.icache.overall_accesses::total        17711                       # number of overall (read+write) accesses
system.cpu29.icache.ReadReq_miss_rate::cpu29.inst     0.003726                       # miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_miss_rate::total     0.003726                       # miss rate for ReadReq accesses
system.cpu29.icache.demand_miss_rate::cpu29.inst     0.003726                       # miss rate for demand accesses
system.cpu29.icache.demand_miss_rate::total     0.003726                       # miss rate for demand accesses
system.cpu29.icache.overall_miss_rate::cpu29.inst     0.003726                       # miss rate for overall accesses
system.cpu29.icache.overall_miss_rate::total     0.003726                       # miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_miss_latency::cpu29.inst 37015.181818                       # average ReadReq miss latency
system.cpu29.icache.ReadReq_avg_miss_latency::total 37015.181818                       # average ReadReq miss latency
system.cpu29.icache.demand_avg_miss_latency::cpu29.inst 37015.181818                       # average overall miss latency
system.cpu29.icache.demand_avg_miss_latency::total 37015.181818                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::cpu29.inst 37015.181818                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::total 37015.181818                       # average overall miss latency
system.cpu29.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu29.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu29.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.icache.fast_writes                     0                       # number of fast writes performed
system.cpu29.icache.cache_copies                    0                       # number of cache copies performed
system.cpu29.icache.ReadReq_mshr_hits::cpu29.inst           12                       # number of ReadReq MSHR hits
system.cpu29.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu29.icache.demand_mshr_hits::cpu29.inst           12                       # number of demand (read+write) MSHR hits
system.cpu29.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu29.icache.overall_mshr_hits::cpu29.inst           12                       # number of overall MSHR hits
system.cpu29.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu29.icache.ReadReq_mshr_misses::cpu29.inst           54                       # number of ReadReq MSHR misses
system.cpu29.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu29.icache.demand_mshr_misses::cpu29.inst           54                       # number of demand (read+write) MSHR misses
system.cpu29.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu29.icache.overall_mshr_misses::cpu29.inst           54                       # number of overall MSHR misses
system.cpu29.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu29.icache.ReadReq_mshr_miss_latency::cpu29.inst      1785499                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_latency::total      1785499                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::cpu29.inst      1785499                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::total      1785499                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::cpu29.inst      1785499                       # number of overall MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::total      1785499                       # number of overall MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_rate::cpu29.inst     0.003049                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_mshr_miss_rate::total     0.003049                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.demand_mshr_miss_rate::cpu29.inst     0.003049                       # mshr miss rate for demand accesses
system.cpu29.icache.demand_mshr_miss_rate::total     0.003049                       # mshr miss rate for demand accesses
system.cpu29.icache.overall_mshr_miss_rate::cpu29.inst     0.003049                       # mshr miss rate for overall accesses
system.cpu29.icache.overall_mshr_miss_rate::total     0.003049                       # mshr miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::cpu29.inst 33064.796296                       # average ReadReq mshr miss latency
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::total 33064.796296                       # average ReadReq mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::cpu29.inst 33064.796296                       # average overall mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::total 33064.796296                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::cpu29.inst 33064.796296                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::total 33064.796296                       # average overall mshr miss latency
system.cpu29.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.branchPred.lookups                 14491                       # Number of BP lookups
system.cpu30.branchPred.condPredicted           14265                       # Number of conditional branches predicted
system.cpu30.branchPred.condIncorrect             247                       # Number of conditional branches incorrect
system.cpu30.branchPred.BTBLookups              11710                       # Number of BTB lookups
system.cpu30.branchPred.BTBHits                 11428                       # Number of BTB hits
system.cpu30.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu30.branchPred.BTBHitPct           97.591802                       # BTB Hit Percentage
system.cpu30.branchPred.usedRAS                    70                       # Number of times the RAS was used to get a target.
system.cpu30.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu30.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.inst_hits                          0                       # ITB inst hits
system.cpu30.dtb.inst_misses                        0                       # ITB inst misses
system.cpu30.dtb.read_hits                          0                       # DTB read hits
system.cpu30.dtb.read_misses                        0                       # DTB read misses
system.cpu30.dtb.write_hits                         0                       # DTB write hits
system.cpu30.dtb.write_misses                       0                       # DTB write misses
system.cpu30.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.read_accesses                      0                       # DTB read accesses
system.cpu30.dtb.write_accesses                     0                       # DTB write accesses
system.cpu30.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.dtb.hits                               0                       # DTB hits
system.cpu30.dtb.misses                             0                       # DTB misses
system.cpu30.dtb.accesses                           0                       # DTB accesses
system.cpu30.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.itb.walker.walks                       0                       # Table walker walks requested
system.cpu30.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.inst_hits                          0                       # ITB inst hits
system.cpu30.itb.inst_misses                        0                       # ITB inst misses
system.cpu30.itb.read_hits                          0                       # DTB read hits
system.cpu30.itb.read_misses                        0                       # DTB read misses
system.cpu30.itb.write_hits                         0                       # DTB write hits
system.cpu30.itb.write_misses                       0                       # DTB write misses
system.cpu30.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.read_accesses                      0                       # DTB read accesses
system.cpu30.itb.write_accesses                     0                       # DTB write accesses
system.cpu30.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.itb.hits                               0                       # DTB hits
system.cpu30.itb.misses                             0                       # DTB misses
system.cpu30.itb.accesses                           0                       # DTB accesses
system.cpu30.numCycles                          58310                       # number of cpu cycles simulated
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.fetch.icacheStallCycles            18587                       # Number of cycles fetch is stalled on an Icache miss
system.cpu30.fetch.Insts                       153769                       # Number of instructions fetch has processed
system.cpu30.fetch.Branches                     14491                       # Number of branches that fetch encountered
system.cpu30.fetch.predictedBranches            11498                       # Number of branches that fetch has predicted taken
system.cpu30.fetch.Cycles                       37400                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu30.fetch.SquashCycles                   515                       # Number of cycles fetch has spent squashing
system.cpu30.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu30.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu30.fetch.CacheLines                   17642                       # Number of cache lines fetched
system.cpu30.fetch.IcacheSquashes                  96                       # Number of outstanding Icache misses that were squashed
system.cpu30.fetch.rateDist::samples            56251                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::mean            2.750298                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::stdev           3.611696                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::0                  34975     62.18%     62.18% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::1                    342      0.61%     62.78% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::2                    191      0.34%     63.12% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::3                    197      0.35%     63.47% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::4                    355      0.63%     64.11% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::5                    213      0.38%     64.48% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::6                    257      0.46%     64.94% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::7                   8403     14.94%     79.88% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::8                  11318     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::total              56251                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.branchRate                0.248517                       # Number of branch fetches per cycle
system.cpu30.fetch.rate                      2.637095                       # Number of inst fetches per cycle
system.cpu30.decode.IdleCycles                  18486                       # Number of cycles decode is idle
system.cpu30.decode.BlockedCycles               17174                       # Number of cycles decode is blocked
system.cpu30.decode.RunCycles                   16656                       # Number of cycles decode is running
system.cpu30.decode.UnblockCycles                3706                       # Number of cycles decode is unblocking
system.cpu30.decode.SquashCycles                  229                       # Number of cycles decode is squashing
system.cpu30.decode.BranchResolved                 97                       # Number of times decode resolved a branch
system.cpu30.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu30.decode.DecodedInsts               152803                       # Number of instructions handled by decode
system.cpu30.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu30.rename.SquashCycles                  229                       # Number of cycles rename is squashing
system.cpu30.rename.IdleCycles                  18862                       # Number of cycles rename is idle
system.cpu30.rename.BlockCycles                  9413                       # Number of cycles rename is blocking
system.cpu30.rename.serializeStallCycles         1792                       # count of cycles rename stalled for serializing inst
system.cpu30.rename.RunCycles                   19751                       # Number of cycles rename is running
system.cpu30.rename.UnblockCycles                6204                       # Number of cycles rename is unblocking
system.cpu30.rename.RenamedInsts               151762                       # Number of instructions processed by rename
system.cpu30.rename.ROBFullEvents                  35                       # Number of times rename has blocked due to ROB full
system.cpu30.rename.IQFullEvents                 5410                       # Number of times rename has blocked due to IQ full
system.cpu30.rename.LQFullEvents                  479                       # Number of times rename has blocked due to LQ full
system.cpu30.rename.RenamedOperands            211789                       # Number of destination operands rename has renamed
system.cpu30.rename.RenameLookups              747037                       # Number of register rename lookups that rename has made
system.cpu30.rename.int_rename_lookups         244916                       # Number of integer rename lookups
system.cpu30.rename.CommittedMaps              205180                       # Number of HB maps that are committed
system.cpu30.rename.UndoneMaps                   6598                       # Number of HB maps that are undone due to squashing
system.cpu30.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu30.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu30.rename.skidInsts                    9677                       # count of insts added to the skid buffer
system.cpu30.memDep0.insertedLoads              37114                       # Number of loads inserted to the mem dependence unit.
system.cpu30.memDep0.insertedStores               863                       # Number of stores inserted to the mem dependence unit.
system.cpu30.memDep0.conflictingLoads             368                       # Number of conflicting loads.
system.cpu30.memDep0.conflictingStores             25                       # Number of conflicting stores.
system.cpu30.iq.iqInstsAdded                   150196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu30.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu30.iq.iqInstsIssued                  155308                       # Number of instructions issued
system.cpu30.iq.iqSquashedInstsIssued             171                       # Number of squashed instructions issued
system.cpu30.iq.iqSquashedInstsExamined          4014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu30.iq.iqSquashedOperandsExamined        14270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu30.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu30.iq.issued_per_cycle::samples        56251                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::mean       2.760982                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::stdev      1.641200                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::0             11262     20.02%     20.02% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::1              4895      8.70%     28.72% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::2              1828      3.25%     31.97% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::3              6307     11.21%     43.19% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::4             31959     56.81%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::total         56251                       # Number of insts issued each cycle
system.cpu30.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntMult                  305    100.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IntAlu               85913     55.32%     55.32% # Type of FU issued
system.cpu30.iq.FU_type_0::IntMult              24581     15.83%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::IntDiv                   0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatAdd                 0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCmp                 0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCvt                 0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMult                0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatDiv                 0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatSqrt                0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAdd                  0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAddAcc               0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAlu                  0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCmp                  0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCvt                  0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMisc                 0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMult                 0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMultAcc              0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShift                0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSqrt                 0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMult            0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.15% # Type of FU issued
system.cpu30.iq.FU_type_0::MemRead              44179     28.45%     99.59% # Type of FU issued
system.cpu30.iq.FU_type_0::MemWrite               635      0.41%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::total               155308                       # Type of FU issued
system.cpu30.iq.rate                         2.663488                       # Inst issue rate
system.cpu30.iq.fu_busy_cnt                       305                       # FU busy when requested
system.cpu30.iq.fu_busy_rate                 0.001964                       # FU busy rate (busy events/executed inst)
system.cpu30.iq.int_inst_queue_reads           367339                       # Number of integer instruction queue reads
system.cpu30.iq.int_inst_queue_writes          154268                       # Number of integer instruction queue writes
system.cpu30.iq.int_inst_queue_wakeup_accesses       147288                       # Number of integer instruction queue wakeup accesses
system.cpu30.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu30.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu30.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu30.iq.int_alu_accesses               155613                       # Number of integer alu accesses
system.cpu30.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu30.iew.lsq.thread0.forwLoads             24                       # Number of loads that had data forwarded from stores
system.cpu30.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu30.iew.lsq.thread0.squashedLoads         1042                       # Number of loads squashed
system.cpu30.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu30.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu30.iew.lsq.thread0.squashedStores          315                       # Number of stores squashed
system.cpu30.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu30.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu30.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu30.iew.lsq.thread0.cacheBlocked         7393                       # Number of times an access to memory failed due to the cache being blocked
system.cpu30.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu30.iew.iewSquashCycles                  229                       # Number of cycles IEW is squashing
system.cpu30.iew.iewBlockCycles                  4957                       # Number of cycles IEW is blocking
system.cpu30.iew.iewUnblockCycles                1330                       # Number of cycles IEW is unblocking
system.cpu30.iew.iewDispatchedInsts            150249                       # Number of instructions dispatched to IQ
system.cpu30.iew.iewDispSquashedInsts              43                       # Number of squashed instructions skipped by dispatch
system.cpu30.iew.iewDispLoadInsts               37114                       # Number of dispatched load instructions
system.cpu30.iew.iewDispStoreInsts                863                       # Number of dispatched store instructions
system.cpu30.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu30.iew.iewIQFullEvents                   56                       # Number of times the IQ has become full, causing a stall
system.cpu30.iew.iewLSQFullEvents                 880                       # Number of times the LSQ has become full, causing a stall
system.cpu30.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu30.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu30.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu30.iew.branchMispredicts                226                       # Number of branch mispredicts detected at execute
system.cpu30.iew.iewExecutedInsts              155037                       # Number of executed instructions
system.cpu30.iew.iewExecLoadInsts               44007                       # Number of load instructions executed
system.cpu30.iew.iewExecSquashedInsts             267                       # Number of squashed instructions skipped in execute
system.cpu30.iew.exec_swp                           0                       # number of swp insts executed
system.cpu30.iew.exec_nop                           3                       # number of nop insts executed
system.cpu30.iew.exec_refs                      44621                       # number of memory reference insts executed
system.cpu30.iew.exec_branches                  13756                       # Number of branches executed
system.cpu30.iew.exec_stores                      614                       # Number of stores executed
system.cpu30.iew.exec_rate                   2.658841                       # Inst execution rate
system.cpu30.iew.wb_sent                       147397                       # cumulative count of insts sent to commit
system.cpu30.iew.wb_count                      147288                       # cumulative count of insts written-back
system.cpu30.iew.wb_producers                  123959                       # num instructions producing a value
system.cpu30.iew.wb_consumers                  198945                       # num instructions consuming a value
system.cpu30.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu30.iew.wb_rate                     2.525948                       # insts written-back per cycle
system.cpu30.iew.wb_fanout                   0.623082                       # average fanout of values written-back
system.cpu30.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu30.commit.commitSquashedInsts          3952                       # The number of squashed insts skipped by commit
system.cpu30.commit.commitNonSpecStalls            43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu30.commit.branchMispredicts             219                       # The number of times a branch was mispredicted
system.cpu30.commit.committed_per_cycle::samples        55672                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::mean     2.626670                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::stdev     2.978288                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::0        16734     30.06%     30.06% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::1        16987     30.51%     60.57% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::2         2639      4.74%     65.31% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::3          887      1.59%     66.90% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::4          985      1.77%     68.67% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::5         6997     12.57%     81.24% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::6          399      0.72%     81.96% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::7          365      0.66%     82.61% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::8         9679     17.39%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::total        55672                       # Number of insts commited each cycle
system.cpu30.commit.committedInsts             145924                       # Number of instructions committed
system.cpu30.commit.committedOps               146232                       # Number of ops (including micro ops) committed
system.cpu30.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu30.commit.refs                        36620                       # Number of memory references committed
system.cpu30.commit.loads                       36072                       # Number of loads committed
system.cpu30.commit.membars                        13                       # Number of memory barriers committed
system.cpu30.commit.branches                    13657                       # Number of branches committed
system.cpu30.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu30.commit.int_insts                  132608                       # Number of committed integer instructions.
system.cpu30.commit.function_calls                 23                       # Number of function calls committed.
system.cpu30.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IntAlu          85033     58.15%     58.15% # Class of committed instruction
system.cpu30.commit.op_class_0::IntMult         24579     16.81%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::IntDiv              0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatAdd            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCmp            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCvt            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMult            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatDiv            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatSqrt            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAdd             0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAddAcc            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAlu             0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCmp             0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCvt             0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMisc            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMult            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMultAcc            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShift            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShiftAcc            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSqrt            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAdd            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAlu            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCmp            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCvt            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatDiv            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMisc            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMult            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.96% # Class of committed instruction
system.cpu30.commit.op_class_0::MemRead         36072     24.67%     99.63% # Class of committed instruction
system.cpu30.commit.op_class_0::MemWrite          548      0.37%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::total          146232                       # Class of committed instruction
system.cpu30.commit.bw_lim_events                9679                       # number cycles where commit BW limit reached
system.cpu30.rob.rob_reads                     196138                       # The number of ROB reads
system.cpu30.rob.rob_writes                    301022                       # The number of ROB writes
system.cpu30.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu30.idleCycles                          2059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu30.quiesceCycles                     244172                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu30.committedInsts                    145924                       # Number of Instructions Simulated
system.cpu30.committedOps                      146232                       # Number of Ops (including micro ops) Simulated
system.cpu30.cpi                             0.399592                       # CPI: Cycles Per Instruction
system.cpu30.cpi_total                       0.399592                       # CPI: Total CPI of All Threads
system.cpu30.ipc                             2.502555                       # IPC: Instructions Per Cycle
system.cpu30.ipc_total                       2.502555                       # IPC: Total IPC of All Threads
system.cpu30.int_regfile_reads                 247447                       # number of integer regfile reads
system.cpu30.int_regfile_writes                125071                       # number of integer regfile writes
system.cpu30.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu30.cc_regfile_reads                  574260                       # number of cc regfile reads
system.cpu30.cc_regfile_writes                  81462                       # number of cc regfile writes
system.cpu30.misc_regfile_reads                 44198                       # number of misc regfile reads
system.cpu30.misc_regfile_writes                  117                       # number of misc regfile writes
system.cpu30.dcache.tags.replacements             341                       # number of replacements
system.cpu30.dcache.tags.tagsinuse          76.855209                       # Cycle average of tags in use
system.cpu30.dcache.tags.total_refs             34860                       # Total number of references to valid blocks.
system.cpu30.dcache.tags.sampled_refs             897                       # Sample count of references to valid blocks.
system.cpu30.dcache.tags.avg_refs           38.862876                       # Average number of references to valid blocks.
system.cpu30.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu30.dcache.tags.occ_blocks::cpu30.data    76.855209                       # Average occupied blocks per requestor
system.cpu30.dcache.tags.occ_percent::cpu30.data     0.075054                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_percent::total     0.075054                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu30.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu30.dcache.tags.tag_accesses           75172                       # Number of tag accesses
system.cpu30.dcache.tags.data_accesses          75172                       # Number of data accesses
system.cpu30.dcache.ReadReq_hits::cpu30.data        34609                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_hits::total         34609                       # number of ReadReq hits
system.cpu30.dcache.WriteReq_hits::cpu30.data          244                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_hits::total          244                       # number of WriteReq hits
system.cpu30.dcache.SoftPFReq_hits::cpu30.data            2                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu30.dcache.LoadLockedReq_hits::cpu30.data            3                       # number of LoadLockedReq hits
system.cpu30.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu30.dcache.demand_hits::cpu30.data        34853                       # number of demand (read+write) hits
system.cpu30.dcache.demand_hits::total          34853                       # number of demand (read+write) hits
system.cpu30.dcache.overall_hits::cpu30.data        34855                       # number of overall hits
system.cpu30.dcache.overall_hits::total         34855                       # number of overall hits
system.cpu30.dcache.ReadReq_misses::cpu30.data         1942                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_misses::total         1942                       # number of ReadReq misses
system.cpu30.dcache.WriteReq_misses::cpu30.data          274                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu30.dcache.SoftPFReq_misses::cpu30.data            3                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu30.dcache.LoadLockedReq_misses::cpu30.data           25                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu30.dcache.StoreCondReq_misses::cpu30.data           14                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu30.dcache.demand_misses::cpu30.data         2216                       # number of demand (read+write) misses
system.cpu30.dcache.demand_misses::total         2216                       # number of demand (read+write) misses
system.cpu30.dcache.overall_misses::cpu30.data         2219                       # number of overall misses
system.cpu30.dcache.overall_misses::total         2219                       # number of overall misses
system.cpu30.dcache.ReadReq_miss_latency::cpu30.data     59802495                       # number of ReadReq miss cycles
system.cpu30.dcache.ReadReq_miss_latency::total     59802495                       # number of ReadReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::cpu30.data      9892994                       # number of WriteReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::total      9892994                       # number of WriteReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::cpu30.data       246411                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::total       246411                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::cpu30.data        12000                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::cpu30.data       163500                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::total       163500                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.demand_miss_latency::cpu30.data     69695489                       # number of demand (read+write) miss cycles
system.cpu30.dcache.demand_miss_latency::total     69695489                       # number of demand (read+write) miss cycles
system.cpu30.dcache.overall_miss_latency::cpu30.data     69695489                       # number of overall miss cycles
system.cpu30.dcache.overall_miss_latency::total     69695489                       # number of overall miss cycles
system.cpu30.dcache.ReadReq_accesses::cpu30.data        36551                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_accesses::total        36551                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::cpu30.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::cpu30.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::cpu30.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::cpu30.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.demand_accesses::cpu30.data        37069                       # number of demand (read+write) accesses
system.cpu30.dcache.demand_accesses::total        37069                       # number of demand (read+write) accesses
system.cpu30.dcache.overall_accesses::cpu30.data        37074                       # number of overall (read+write) accesses
system.cpu30.dcache.overall_accesses::total        37074                       # number of overall (read+write) accesses
system.cpu30.dcache.ReadReq_miss_rate::cpu30.data     0.053131                       # miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_miss_rate::total     0.053131                       # miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_miss_rate::cpu30.data     0.528958                       # miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_miss_rate::total     0.528958                       # miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::cpu30.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::cpu30.data     0.892857                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::total     0.892857                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::cpu30.data            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_miss_rate::cpu30.data     0.059780                       # miss rate for demand accesses
system.cpu30.dcache.demand_miss_rate::total     0.059780                       # miss rate for demand accesses
system.cpu30.dcache.overall_miss_rate::cpu30.data     0.059853                       # miss rate for overall accesses
system.cpu30.dcache.overall_miss_rate::total     0.059853                       # miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_miss_latency::cpu30.data 30794.281668                       # average ReadReq miss latency
system.cpu30.dcache.ReadReq_avg_miss_latency::total 30794.281668                       # average ReadReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::cpu30.data 36105.817518                       # average WriteReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::total 36105.817518                       # average WriteReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::cpu30.data  9856.440000                       # average LoadLockedReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::total  9856.440000                       # average LoadLockedReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::cpu30.data   857.142857                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::total   857.142857                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::cpu30.data          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.demand_avg_miss_latency::cpu30.data 31451.032942                       # average overall miss latency
system.cpu30.dcache.demand_avg_miss_latency::total 31451.032942                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::cpu30.data 31408.512393                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::total 31408.512393                       # average overall miss latency
system.cpu30.dcache.blocked_cycles::no_mshrs        12517                       # number of cycles access was blocked
system.cpu30.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_mshrs             502                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_mshrs    24.934263                       # average number of cycles each access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu30.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu30.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu30.dcache.writebacks::writebacks          125                       # number of writebacks
system.cpu30.dcache.writebacks::total             125                       # number of writebacks
system.cpu30.dcache.ReadReq_mshr_hits::cpu30.data         1172                       # number of ReadReq MSHR hits
system.cpu30.dcache.ReadReq_mshr_hits::total         1172                       # number of ReadReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::cpu30.data          141                       # number of WriteReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu30.dcache.demand_mshr_hits::cpu30.data         1313                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.demand_mshr_hits::total         1313                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.overall_mshr_hits::cpu30.data         1313                       # number of overall MSHR hits
system.cpu30.dcache.overall_mshr_hits::total         1313                       # number of overall MSHR hits
system.cpu30.dcache.ReadReq_mshr_misses::cpu30.data          770                       # number of ReadReq MSHR misses
system.cpu30.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::cpu30.data          133                       # number of WriteReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::cpu30.data            2                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::cpu30.data           25                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::cpu30.data           14                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.demand_mshr_misses::cpu30.data          903                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.demand_mshr_misses::total          903                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.overall_mshr_misses::cpu30.data          905                       # number of overall MSHR misses
system.cpu30.dcache.overall_mshr_misses::total          905                       # number of overall MSHR misses
system.cpu30.dcache.ReadReq_mshr_miss_latency::cpu30.data     29081003                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_latency::total     29081003                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::cpu30.data      3808745                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::total      3808745                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::cpu30.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::cpu30.data       194089                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::total       194089                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::cpu30.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::cpu30.data       147000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::total       147000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::cpu30.data     32889748                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::total     32889748                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::cpu30.data     32894748                       # number of overall MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::total     32894748                       # number of overall MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_rate::cpu30.data     0.021066                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_mshr_miss_rate::total     0.021066                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::cpu30.data     0.256757                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::total     0.256757                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::cpu30.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::cpu30.data     0.892857                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::total     0.892857                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::cpu30.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_mshr_miss_rate::cpu30.data     0.024360                       # mshr miss rate for demand accesses
system.cpu30.dcache.demand_mshr_miss_rate::total     0.024360                       # mshr miss rate for demand accesses
system.cpu30.dcache.overall_mshr_miss_rate::cpu30.data     0.024411                       # mshr miss rate for overall accesses
system.cpu30.dcache.overall_mshr_miss_rate::total     0.024411                       # mshr miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::cpu30.data 37767.536364                       # average ReadReq mshr miss latency
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::total 37767.536364                       # average ReadReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::cpu30.data 28637.180451                       # average WriteReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::total 28637.180451                       # average WriteReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::cpu30.data         2500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu30.data  7763.560000                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7763.560000                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::cpu30.data   535.714286                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::total   535.714286                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu30.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::cpu30.data 36422.755260                       # average overall mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::total 36422.755260                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::cpu30.data 36347.787845                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::total 36347.787845                       # average overall mshr miss latency
system.cpu30.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.icache.tags.replacements               0                       # number of replacements
system.cpu30.icache.tags.tagsinuse           8.666866                       # Cycle average of tags in use
system.cpu30.icache.tags.total_refs             17575                       # Total number of references to valid blocks.
system.cpu30.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu30.icache.tags.avg_refs          319.545455                       # Average number of references to valid blocks.
system.cpu30.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu30.icache.tags.occ_blocks::cpu30.inst     8.666866                       # Average occupied blocks per requestor
system.cpu30.icache.tags.occ_percent::cpu30.inst     0.016927                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_percent::total     0.016927                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu30.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu30.icache.tags.tag_accesses           35339                       # Number of tag accesses
system.cpu30.icache.tags.data_accesses          35339                       # Number of data accesses
system.cpu30.icache.ReadReq_hits::cpu30.inst        17575                       # number of ReadReq hits
system.cpu30.icache.ReadReq_hits::total         17575                       # number of ReadReq hits
system.cpu30.icache.demand_hits::cpu30.inst        17575                       # number of demand (read+write) hits
system.cpu30.icache.demand_hits::total          17575                       # number of demand (read+write) hits
system.cpu30.icache.overall_hits::cpu30.inst        17575                       # number of overall hits
system.cpu30.icache.overall_hits::total         17575                       # number of overall hits
system.cpu30.icache.ReadReq_misses::cpu30.inst           67                       # number of ReadReq misses
system.cpu30.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu30.icache.demand_misses::cpu30.inst           67                       # number of demand (read+write) misses
system.cpu30.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu30.icache.overall_misses::cpu30.inst           67                       # number of overall misses
system.cpu30.icache.overall_misses::total           67                       # number of overall misses
system.cpu30.icache.ReadReq_miss_latency::cpu30.inst      2392500                       # number of ReadReq miss cycles
system.cpu30.icache.ReadReq_miss_latency::total      2392500                       # number of ReadReq miss cycles
system.cpu30.icache.demand_miss_latency::cpu30.inst      2392500                       # number of demand (read+write) miss cycles
system.cpu30.icache.demand_miss_latency::total      2392500                       # number of demand (read+write) miss cycles
system.cpu30.icache.overall_miss_latency::cpu30.inst      2392500                       # number of overall miss cycles
system.cpu30.icache.overall_miss_latency::total      2392500                       # number of overall miss cycles
system.cpu30.icache.ReadReq_accesses::cpu30.inst        17642                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_accesses::total        17642                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.demand_accesses::cpu30.inst        17642                       # number of demand (read+write) accesses
system.cpu30.icache.demand_accesses::total        17642                       # number of demand (read+write) accesses
system.cpu30.icache.overall_accesses::cpu30.inst        17642                       # number of overall (read+write) accesses
system.cpu30.icache.overall_accesses::total        17642                       # number of overall (read+write) accesses
system.cpu30.icache.ReadReq_miss_rate::cpu30.inst     0.003798                       # miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_miss_rate::total     0.003798                       # miss rate for ReadReq accesses
system.cpu30.icache.demand_miss_rate::cpu30.inst     0.003798                       # miss rate for demand accesses
system.cpu30.icache.demand_miss_rate::total     0.003798                       # miss rate for demand accesses
system.cpu30.icache.overall_miss_rate::cpu30.inst     0.003798                       # miss rate for overall accesses
system.cpu30.icache.overall_miss_rate::total     0.003798                       # miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_miss_latency::cpu30.inst 35708.955224                       # average ReadReq miss latency
system.cpu30.icache.ReadReq_avg_miss_latency::total 35708.955224                       # average ReadReq miss latency
system.cpu30.icache.demand_avg_miss_latency::cpu30.inst 35708.955224                       # average overall miss latency
system.cpu30.icache.demand_avg_miss_latency::total 35708.955224                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::cpu30.inst 35708.955224                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::total 35708.955224                       # average overall miss latency
system.cpu30.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu30.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu30.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.icache.fast_writes                     0                       # number of fast writes performed
system.cpu30.icache.cache_copies                    0                       # number of cache copies performed
system.cpu30.icache.ReadReq_mshr_hits::cpu30.inst           12                       # number of ReadReq MSHR hits
system.cpu30.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu30.icache.demand_mshr_hits::cpu30.inst           12                       # number of demand (read+write) MSHR hits
system.cpu30.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu30.icache.overall_mshr_hits::cpu30.inst           12                       # number of overall MSHR hits
system.cpu30.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu30.icache.ReadReq_mshr_misses::cpu30.inst           55                       # number of ReadReq MSHR misses
system.cpu30.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu30.icache.demand_mshr_misses::cpu30.inst           55                       # number of demand (read+write) MSHR misses
system.cpu30.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu30.icache.overall_mshr_misses::cpu30.inst           55                       # number of overall MSHR misses
system.cpu30.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu30.icache.ReadReq_mshr_miss_latency::cpu30.inst      1854500                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_latency::total      1854500                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::cpu30.inst      1854500                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::total      1854500                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::cpu30.inst      1854500                       # number of overall MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::total      1854500                       # number of overall MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_rate::cpu30.inst     0.003118                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_mshr_miss_rate::total     0.003118                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.demand_mshr_miss_rate::cpu30.inst     0.003118                       # mshr miss rate for demand accesses
system.cpu30.icache.demand_mshr_miss_rate::total     0.003118                       # mshr miss rate for demand accesses
system.cpu30.icache.overall_mshr_miss_rate::cpu30.inst     0.003118                       # mshr miss rate for overall accesses
system.cpu30.icache.overall_mshr_miss_rate::total     0.003118                       # mshr miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::cpu30.inst 33718.181818                       # average ReadReq mshr miss latency
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::total 33718.181818                       # average ReadReq mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::cpu30.inst 33718.181818                       # average overall mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::total 33718.181818                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::cpu30.inst 33718.181818                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::total 33718.181818                       # average overall mshr miss latency
system.cpu30.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.branchPred.lookups                 14686                       # Number of BP lookups
system.cpu31.branchPred.condPredicted           14407                       # Number of conditional branches predicted
system.cpu31.branchPred.condIncorrect             243                       # Number of conditional branches incorrect
system.cpu31.branchPred.BTBLookups              11836                       # Number of BTB lookups
system.cpu31.branchPred.BTBHits                 11474                       # Number of BTB hits
system.cpu31.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu31.branchPred.BTBHitPct           96.941534                       # BTB Hit Percentage
system.cpu31.branchPred.usedRAS                    98                       # Number of times the RAS was used to get a target.
system.cpu31.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu31.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.inst_hits                          0                       # ITB inst hits
system.cpu31.dtb.inst_misses                        0                       # ITB inst misses
system.cpu31.dtb.read_hits                          0                       # DTB read hits
system.cpu31.dtb.read_misses                        0                       # DTB read misses
system.cpu31.dtb.write_hits                         0                       # DTB write hits
system.cpu31.dtb.write_misses                       0                       # DTB write misses
system.cpu31.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.read_accesses                      0                       # DTB read accesses
system.cpu31.dtb.write_accesses                     0                       # DTB write accesses
system.cpu31.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.dtb.hits                               0                       # DTB hits
system.cpu31.dtb.misses                             0                       # DTB misses
system.cpu31.dtb.accesses                           0                       # DTB accesses
system.cpu31.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.itb.walker.walks                       0                       # Table walker walks requested
system.cpu31.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.inst_hits                          0                       # ITB inst hits
system.cpu31.itb.inst_misses                        0                       # ITB inst misses
system.cpu31.itb.read_hits                          0                       # DTB read hits
system.cpu31.itb.read_misses                        0                       # DTB read misses
system.cpu31.itb.write_hits                         0                       # DTB write hits
system.cpu31.itb.write_misses                       0                       # DTB write misses
system.cpu31.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.read_accesses                      0                       # DTB read accesses
system.cpu31.itb.write_accesses                     0                       # DTB write accesses
system.cpu31.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.itb.hits                               0                       # DTB hits
system.cpu31.itb.misses                             0                       # DTB misses
system.cpu31.itb.accesses                           0                       # DTB accesses
system.cpu31.numCycles                          57925                       # number of cpu cycles simulated
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.fetch.icacheStallCycles            18690                       # Number of cycles fetch is stalled on an Icache miss
system.cpu31.fetch.Insts                       154038                       # Number of instructions fetch has processed
system.cpu31.fetch.Branches                     14686                       # Number of branches that fetch encountered
system.cpu31.fetch.predictedBranches            11572                       # Number of branches that fetch has predicted taken
system.cpu31.fetch.Cycles                       36630                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu31.fetch.SquashCycles                   509                       # Number of cycles fetch has spent squashing
system.cpu31.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu31.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu31.fetch.CacheLines                   17688                       # Number of cache lines fetched
system.cpu31.fetch.IcacheSquashes                  78                       # Number of outstanding Icache misses that were squashed
system.cpu31.fetch.rateDist::samples            55581                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::mean            2.789694                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::stdev           3.621635                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::0                  34211     61.55%     61.55% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::1                    376      0.68%     62.23% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::2                    234      0.42%     62.65% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::3                    193      0.35%     63.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::4                    328      0.59%     63.59% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::5                    223      0.40%     63.99% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::6                    259      0.47%     64.45% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::7                   8406     15.12%     79.58% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::8                  11351     20.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::total              55581                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.branchRate                0.253535                       # Number of branch fetches per cycle
system.cpu31.fetch.rate                      2.659266                       # Number of inst fetches per cycle
system.cpu31.decode.IdleCycles                  18562                       # Number of cycles decode is idle
system.cpu31.decode.BlockedCycles               16362                       # Number of cycles decode is blocked
system.cpu31.decode.RunCycles                   16677                       # Number of cycles decode is running
system.cpu31.decode.UnblockCycles                3757                       # Number of cycles decode is unblocking
system.cpu31.decode.SquashCycles                  223                       # Number of cycles decode is squashing
system.cpu31.decode.BranchResolved                 87                       # Number of times decode resolved a branch
system.cpu31.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu31.decode.DecodedInsts               153266                       # Number of instructions handled by decode
system.cpu31.decode.SquashedInsts                 113                       # Number of squashed instructions handled by decode
system.cpu31.rename.SquashCycles                  223                       # Number of cycles rename is squashing
system.cpu31.rename.IdleCycles                  18980                       # Number of cycles rename is idle
system.cpu31.rename.BlockCycles                  8952                       # Number of cycles rename is blocking
system.cpu31.rename.serializeStallCycles         1337                       # count of cycles rename stalled for serializing inst
system.cpu31.rename.RunCycles                   19818                       # Number of cycles rename is running
system.cpu31.rename.UnblockCycles                6271                       # Number of cycles rename is unblocking
system.cpu31.rename.RenamedInsts               152107                       # Number of instructions processed by rename
system.cpu31.rename.ROBFullEvents                  36                       # Number of times rename has blocked due to ROB full
system.cpu31.rename.IQFullEvents                 5523                       # Number of times rename has blocked due to IQ full
system.cpu31.rename.LQFullEvents                  516                       # Number of times rename has blocked due to LQ full
system.cpu31.rename.RenamedOperands            212875                       # Number of destination operands rename has renamed
system.cpu31.rename.RenameLookups              748761                       # Number of register rename lookups that rename has made
system.cpu31.rename.int_rename_lookups         245392                       # Number of integer rename lookups
system.cpu31.rename.CommittedMaps              206617                       # Number of HB maps that are committed
system.cpu31.rename.UndoneMaps                   6247                       # Number of HB maps that are undone due to squashing
system.cpu31.rename.serializingInsts               18                       # count of serializing insts renamed
system.cpu31.rename.tempSerializingInsts           17                       # count of temporary serializing insts renamed
system.cpu31.rename.skidInsts                    9625                       # count of insts added to the skid buffer
system.cpu31.memDep0.insertedLoads              37120                       # Number of loads inserted to the mem dependence unit.
system.cpu31.memDep0.insertedStores               745                       # Number of stores inserted to the mem dependence unit.
system.cpu31.memDep0.conflictingLoads             333                       # Number of conflicting loads.
system.cpu31.memDep0.conflictingStores             32                       # Number of conflicting stores.
system.cpu31.iq.iqInstsAdded                   150607                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu31.iq.iqNonSpecInstsAdded                43                       # Number of non-speculative instructions added to the IQ
system.cpu31.iq.iqInstsIssued                  156132                       # Number of instructions issued
system.cpu31.iq.iqSquashedInstsIssued             176                       # Number of squashed instructions issued
system.cpu31.iq.iqSquashedInstsExamined          3677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu31.iq.iqSquashedOperandsExamined        12452                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu31.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu31.iq.issued_per_cycle::samples        55581                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::mean       2.809089                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::stdev      1.630743                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::0             10719     19.29%     19.29% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::1              4761      8.57%     27.85% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::2              1624      2.92%     30.77% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::3              5785     10.41%     41.18% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::4             32692     58.82%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::total         55581                       # Number of insts issued each cycle
system.cpu31.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntMult                  360    100.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IntAlu               86575     55.45%     55.45% # Type of FU issued
system.cpu31.iq.FU_type_0::IntMult              24590     15.75%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::IntDiv                   0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatAdd                 0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCmp                 0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCvt                 0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMult                0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatDiv                 0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatSqrt                0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAdd                  0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAddAcc               0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAlu                  0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCmp                  0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCvt                  0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMisc                 0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMult                 0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMultAcc              0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShift                0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSqrt                 0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMult            0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.20% # Type of FU issued
system.cpu31.iq.FU_type_0::MemRead              44367     28.42%     99.62% # Type of FU issued
system.cpu31.iq.FU_type_0::MemWrite               600      0.38%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::total               156132                       # Type of FU issued
system.cpu31.iq.rate                         2.695416                       # Inst issue rate
system.cpu31.iq.fu_busy_cnt                       360                       # FU busy when requested
system.cpu31.iq.fu_busy_rate                 0.002306                       # FU busy rate (busy events/executed inst)
system.cpu31.iq.int_inst_queue_reads           368377                       # Number of integer instruction queue reads
system.cpu31.iq.int_inst_queue_writes          154339                       # Number of integer instruction queue writes
system.cpu31.iq.int_inst_queue_wakeup_accesses       148044                       # Number of integer instruction queue wakeup accesses
system.cpu31.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu31.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu31.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu31.iq.int_alu_accesses               156492                       # Number of integer alu accesses
system.cpu31.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu31.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu31.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu31.iew.lsq.thread0.squashedLoads          965                       # Number of loads squashed
system.cpu31.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu31.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu31.iew.lsq.thread0.squashedStores          209                       # Number of stores squashed
system.cpu31.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu31.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu31.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu31.iew.lsq.thread0.cacheBlocked         7483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu31.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu31.iew.iewSquashCycles                  223                       # Number of cycles IEW is squashing
system.cpu31.iew.iewBlockCycles                  4552                       # Number of cycles IEW is blocking
system.cpu31.iew.iewUnblockCycles                1296                       # Number of cycles IEW is unblocking
system.cpu31.iew.iewDispatchedInsts            150653                       # Number of instructions dispatched to IQ
system.cpu31.iew.iewDispSquashedInsts              81                       # Number of squashed instructions skipped by dispatch
system.cpu31.iew.iewDispLoadInsts               37120                       # Number of dispatched load instructions
system.cpu31.iew.iewDispStoreInsts                745                       # Number of dispatched store instructions
system.cpu31.iew.iewDispNonSpecInsts               16                       # Number of dispatched non-speculative instructions
system.cpu31.iew.iewIQFullEvents                   53                       # Number of times the IQ has become full, causing a stall
system.cpu31.iew.iewLSQFullEvents                 867                       # Number of times the LSQ has become full, causing a stall
system.cpu31.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu31.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu31.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu31.iew.branchMispredicts                216                       # Number of branch mispredicts detected at execute
system.cpu31.iew.iewExecutedInsts              155979                       # Number of executed instructions
system.cpu31.iew.iewExecLoadInsts               44302                       # Number of load instructions executed
system.cpu31.iew.iewExecSquashedInsts             149                       # Number of squashed instructions skipped in execute
system.cpu31.iew.exec_swp                           0                       # number of swp insts executed
system.cpu31.iew.exec_nop                           3                       # number of nop insts executed
system.cpu31.iew.exec_refs                      44883                       # number of memory reference insts executed
system.cpu31.iew.exec_branches                  13939                       # Number of branches executed
system.cpu31.iew.exec_stores                      581                       # Number of stores executed
system.cpu31.iew.exec_rate                   2.692775                       # Inst execution rate
system.cpu31.iew.wb_sent                       148161                       # cumulative count of insts sent to commit
system.cpu31.iew.wb_count                      148044                       # cumulative count of insts written-back
system.cpu31.iew.wb_producers                  125099                       # num instructions producing a value
system.cpu31.iew.wb_consumers                  201946                       # num instructions consuming a value
system.cpu31.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu31.iew.wb_rate                     2.555788                       # insts written-back per cycle
system.cpu31.iew.wb_fanout                   0.619468                       # average fanout of values written-back
system.cpu31.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu31.commit.commitSquashedInsts          3618                       # The number of squashed insts skipped by commit
system.cpu31.commit.commitNonSpecStalls            27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu31.commit.branchMispredicts             212                       # The number of times a branch was mispredicted
system.cpu31.commit.committed_per_cycle::samples        55049                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::mean     2.669858                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::stdev     2.980462                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::0        16361     29.72%     29.72% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::1        16457     29.90%     59.62% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::2         2397      4.35%     63.97% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::3         1293      2.35%     66.32% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::4          891      1.62%     67.94% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::5         7048     12.80%     80.74% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::6          693      1.26%     82.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::7          391      0.71%     82.71% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::8         9518     17.29%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::total        55049                       # Number of insts commited each cycle
system.cpu31.commit.committedInsts             146661                       # Number of instructions committed
system.cpu31.commit.committedOps               146973                       # Number of ops (including micro ops) committed
system.cpu31.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu31.commit.refs                        36691                       # Number of memory references committed
system.cpu31.commit.loads                       36155                       # Number of loads committed
system.cpu31.commit.membars                        13                       # Number of memory barriers committed
system.cpu31.commit.branches                    13842                       # Number of branches committed
system.cpu31.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu31.commit.int_insts                  133164                       # Number of committed integer instructions.
system.cpu31.commit.function_calls                 23                       # Number of function calls committed.
system.cpu31.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IntAlu          85703     58.31%     58.31% # Class of committed instruction
system.cpu31.commit.op_class_0::IntMult         24579     16.72%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::IntDiv              0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatAdd            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCmp            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCvt            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMult            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAdd             0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAddAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAlu             0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCmp             0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCvt             0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMult            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShift            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShiftAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAdd            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAlu            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCmp            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCvt            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMult            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu31.commit.op_class_0::MemRead         36155     24.60%     99.64% # Class of committed instruction
system.cpu31.commit.op_class_0::MemWrite          536      0.36%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::total          146973                       # Class of committed instruction
system.cpu31.commit.bw_lim_events                9518                       # number cycles where commit BW limit reached
system.cpu31.rob.rob_reads                     196070                       # The number of ROB reads
system.cpu31.rob.rob_writes                    301782                       # The number of ROB writes
system.cpu31.timesIdled                            30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu31.idleCycles                          2344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu31.quiesceCycles                     244557                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu31.committedInsts                    146661                       # Number of Instructions Simulated
system.cpu31.committedOps                      146973                       # Number of Ops (including micro ops) Simulated
system.cpu31.cpi                             0.394958                       # CPI: Cycles Per Instruction
system.cpu31.cpi_total                       0.394958                       # CPI: Total CPI of All Threads
system.cpu31.ipc                             2.531912                       # IPC: Instructions Per Cycle
system.cpu31.ipc_total                       2.531912                       # IPC: Total IPC of All Threads
system.cpu31.int_regfile_reads                 248793                       # number of integer regfile reads
system.cpu31.int_regfile_writes                125373                       # number of integer regfile writes
system.cpu31.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu31.cc_regfile_reads                  577389                       # number of cc regfile reads
system.cpu31.cc_regfile_writes                  82680                       # number of cc regfile writes
system.cpu31.misc_regfile_reads                 47937                       # number of misc regfile reads
system.cpu31.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu31.dcache.tags.replacements             348                       # number of replacements
system.cpu31.dcache.tags.tagsinuse          76.814033                       # Cycle average of tags in use
system.cpu31.dcache.tags.total_refs             35008                       # Total number of references to valid blocks.
system.cpu31.dcache.tags.sampled_refs             906                       # Sample count of references to valid blocks.
system.cpu31.dcache.tags.avg_refs           38.640177                       # Average number of references to valid blocks.
system.cpu31.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu31.dcache.tags.occ_blocks::cpu31.data    76.814033                       # Average occupied blocks per requestor
system.cpu31.dcache.tags.occ_percent::cpu31.data     0.075014                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_percent::total     0.075014                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu31.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu31.dcache.tags.tag_accesses           75587                       # Number of tag accesses
system.cpu31.dcache.tags.data_accesses          75587                       # Number of data accesses
system.cpu31.dcache.ReadReq_hits::cpu31.data        34757                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_hits::total         34757                       # number of ReadReq hits
system.cpu31.dcache.WriteReq_hits::cpu31.data          251                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_hits::total          251                       # number of WriteReq hits
system.cpu31.dcache.SoftPFReq_hits::cpu31.data            2                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu31.dcache.LoadLockedReq_hits::cpu31.data            1                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu31.dcache.demand_hits::cpu31.data        35008                       # number of demand (read+write) hits
system.cpu31.dcache.demand_hits::total          35008                       # number of demand (read+write) hits
system.cpu31.dcache.overall_hits::cpu31.data        35010                       # number of overall hits
system.cpu31.dcache.overall_hits::total         35010                       # number of overall hits
system.cpu31.dcache.ReadReq_misses::cpu31.data         2029                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_misses::total         2029                       # number of ReadReq misses
system.cpu31.dcache.WriteReq_misses::cpu31.data          272                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu31.dcache.SoftPFReq_misses::cpu31.data            3                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu31.dcache.LoadLockedReq_misses::cpu31.data           10                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu31.dcache.StoreCondReq_misses::cpu31.data            6                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu31.dcache.demand_misses::cpu31.data         2301                       # number of demand (read+write) misses
system.cpu31.dcache.demand_misses::total         2301                       # number of demand (read+write) misses
system.cpu31.dcache.overall_misses::cpu31.data         2304                       # number of overall misses
system.cpu31.dcache.overall_misses::total         2304                       # number of overall misses
system.cpu31.dcache.ReadReq_miss_latency::cpu31.data     57498500                       # number of ReadReq miss cycles
system.cpu31.dcache.ReadReq_miss_latency::total     57498500                       # number of ReadReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::cpu31.data      7686243                       # number of WriteReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::total      7686243                       # number of WriteReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::cpu31.data       129444                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::total       129444                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::cpu31.data        12000                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::cpu31.data        27000                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::total        27000                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.demand_miss_latency::cpu31.data     65184743                       # number of demand (read+write) miss cycles
system.cpu31.dcache.demand_miss_latency::total     65184743                       # number of demand (read+write) miss cycles
system.cpu31.dcache.overall_miss_latency::cpu31.data     65184743                       # number of overall miss cycles
system.cpu31.dcache.overall_miss_latency::total     65184743                       # number of overall miss cycles
system.cpu31.dcache.ReadReq_accesses::cpu31.data        36786                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_accesses::total        36786                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::cpu31.data          523                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::total          523                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::cpu31.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::cpu31.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::cpu31.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.demand_accesses::cpu31.data        37309                       # number of demand (read+write) accesses
system.cpu31.dcache.demand_accesses::total        37309                       # number of demand (read+write) accesses
system.cpu31.dcache.overall_accesses::cpu31.data        37314                       # number of overall (read+write) accesses
system.cpu31.dcache.overall_accesses::total        37314                       # number of overall (read+write) accesses
system.cpu31.dcache.ReadReq_miss_rate::cpu31.data     0.055157                       # miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_miss_rate::total     0.055157                       # miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_miss_rate::cpu31.data     0.520076                       # miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_miss_rate::total     0.520076                       # miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::cpu31.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::cpu31.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::cpu31.data            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_miss_rate::cpu31.data     0.061674                       # miss rate for demand accesses
system.cpu31.dcache.demand_miss_rate::total     0.061674                       # miss rate for demand accesses
system.cpu31.dcache.overall_miss_rate::cpu31.data     0.061746                       # miss rate for overall accesses
system.cpu31.dcache.overall_miss_rate::total     0.061746                       # miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_miss_latency::cpu31.data 28338.344012                       # average ReadReq miss latency
system.cpu31.dcache.ReadReq_avg_miss_latency::total 28338.344012                       # average ReadReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::cpu31.data 28258.246324                       # average WriteReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::total 28258.246324                       # average WriteReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::cpu31.data 12944.400000                       # average LoadLockedReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::total 12944.400000                       # average LoadLockedReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::cpu31.data         2000                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::cpu31.data          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.demand_avg_miss_latency::cpu31.data 28328.875706                       # average overall miss latency
system.cpu31.dcache.demand_avg_miss_latency::total 28328.875706                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::cpu31.data 28291.989149                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::total 28291.989149                       # average overall miss latency
system.cpu31.dcache.blocked_cycles::no_mshrs        12190                       # number of cycles access was blocked
system.cpu31.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_mshrs             512                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_mshrs    23.808594                       # average number of cycles each access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu31.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu31.dcache.writebacks::writebacks          133                       # number of writebacks
system.cpu31.dcache.writebacks::total             133                       # number of writebacks
system.cpu31.dcache.ReadReq_mshr_hits::cpu31.data         1250                       # number of ReadReq MSHR hits
system.cpu31.dcache.ReadReq_mshr_hits::total         1250                       # number of ReadReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::cpu31.data          139                       # number of WriteReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::total          139                       # number of WriteReq MSHR hits
system.cpu31.dcache.demand_mshr_hits::cpu31.data         1389                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.demand_mshr_hits::total         1389                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.overall_mshr_hits::cpu31.data         1389                       # number of overall MSHR hits
system.cpu31.dcache.overall_mshr_hits::total         1389                       # number of overall MSHR hits
system.cpu31.dcache.ReadReq_mshr_misses::cpu31.data          779                       # number of ReadReq MSHR misses
system.cpu31.dcache.ReadReq_mshr_misses::total          779                       # number of ReadReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::cpu31.data          133                       # number of WriteReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::cpu31.data            2                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::cpu31.data           10                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::cpu31.data            6                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.demand_mshr_misses::cpu31.data          912                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.demand_mshr_misses::total          912                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.overall_mshr_misses::cpu31.data          914                       # number of overall MSHR misses
system.cpu31.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu31.dcache.ReadReq_mshr_miss_latency::cpu31.data     28561500                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_latency::total     28561500                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::cpu31.data      3085744                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::total      3085744                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::cpu31.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::cpu31.data       109556                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::total       109556                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::cpu31.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::cpu31.data        22500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::total        22500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::cpu31.data     31647244                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::total     31647244                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::cpu31.data     31652244                       # number of overall MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::total     31652244                       # number of overall MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_rate::cpu31.data     0.021177                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_mshr_miss_rate::total     0.021177                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::cpu31.data     0.254302                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::total     0.254302                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::cpu31.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::cpu31.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::cpu31.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_mshr_miss_rate::cpu31.data     0.024445                       # mshr miss rate for demand accesses
system.cpu31.dcache.demand_mshr_miss_rate::total     0.024445                       # mshr miss rate for demand accesses
system.cpu31.dcache.overall_mshr_miss_rate::cpu31.data     0.024495                       # mshr miss rate for overall accesses
system.cpu31.dcache.overall_mshr_miss_rate::total     0.024495                       # mshr miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::cpu31.data 36664.313222                       # average ReadReq mshr miss latency
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::total 36664.313222                       # average ReadReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::cpu31.data 23201.082707                       # average WriteReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::total 23201.082707                       # average WriteReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::cpu31.data         2500                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu31.data 10955.600000                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10955.600000                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::cpu31.data         1250                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu31.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::cpu31.data 34700.925439                       # average overall mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::total 34700.925439                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::cpu31.data 34630.463895                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::total 34630.463895                       # average overall mshr miss latency
system.cpu31.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.icache.tags.replacements               0                       # number of replacements
system.cpu31.icache.tags.tagsinuse           8.546451                       # Cycle average of tags in use
system.cpu31.icache.tags.total_refs             17624                       # Total number of references to valid blocks.
system.cpu31.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu31.icache.tags.avg_refs          314.714286                       # Average number of references to valid blocks.
system.cpu31.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu31.icache.tags.occ_blocks::cpu31.inst     8.546451                       # Average occupied blocks per requestor
system.cpu31.icache.tags.occ_percent::cpu31.inst     0.016692                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_percent::total     0.016692                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu31.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu31.icache.tags.tag_accesses           35432                       # Number of tag accesses
system.cpu31.icache.tags.data_accesses          35432                       # Number of data accesses
system.cpu31.icache.ReadReq_hits::cpu31.inst        17624                       # number of ReadReq hits
system.cpu31.icache.ReadReq_hits::total         17624                       # number of ReadReq hits
system.cpu31.icache.demand_hits::cpu31.inst        17624                       # number of demand (read+write) hits
system.cpu31.icache.demand_hits::total          17624                       # number of demand (read+write) hits
system.cpu31.icache.overall_hits::cpu31.inst        17624                       # number of overall hits
system.cpu31.icache.overall_hits::total         17624                       # number of overall hits
system.cpu31.icache.ReadReq_misses::cpu31.inst           64                       # number of ReadReq misses
system.cpu31.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu31.icache.demand_misses::cpu31.inst           64                       # number of demand (read+write) misses
system.cpu31.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu31.icache.overall_misses::cpu31.inst           64                       # number of overall misses
system.cpu31.icache.overall_misses::total           64                       # number of overall misses
system.cpu31.icache.ReadReq_miss_latency::cpu31.inst      2348749                       # number of ReadReq miss cycles
system.cpu31.icache.ReadReq_miss_latency::total      2348749                       # number of ReadReq miss cycles
system.cpu31.icache.demand_miss_latency::cpu31.inst      2348749                       # number of demand (read+write) miss cycles
system.cpu31.icache.demand_miss_latency::total      2348749                       # number of demand (read+write) miss cycles
system.cpu31.icache.overall_miss_latency::cpu31.inst      2348749                       # number of overall miss cycles
system.cpu31.icache.overall_miss_latency::total      2348749                       # number of overall miss cycles
system.cpu31.icache.ReadReq_accesses::cpu31.inst        17688                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_accesses::total        17688                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.demand_accesses::cpu31.inst        17688                       # number of demand (read+write) accesses
system.cpu31.icache.demand_accesses::total        17688                       # number of demand (read+write) accesses
system.cpu31.icache.overall_accesses::cpu31.inst        17688                       # number of overall (read+write) accesses
system.cpu31.icache.overall_accesses::total        17688                       # number of overall (read+write) accesses
system.cpu31.icache.ReadReq_miss_rate::cpu31.inst     0.003618                       # miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_miss_rate::total     0.003618                       # miss rate for ReadReq accesses
system.cpu31.icache.demand_miss_rate::cpu31.inst     0.003618                       # miss rate for demand accesses
system.cpu31.icache.demand_miss_rate::total     0.003618                       # miss rate for demand accesses
system.cpu31.icache.overall_miss_rate::cpu31.inst     0.003618                       # miss rate for overall accesses
system.cpu31.icache.overall_miss_rate::total     0.003618                       # miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_miss_latency::cpu31.inst 36699.203125                       # average ReadReq miss latency
system.cpu31.icache.ReadReq_avg_miss_latency::total 36699.203125                       # average ReadReq miss latency
system.cpu31.icache.demand_avg_miss_latency::cpu31.inst 36699.203125                       # average overall miss latency
system.cpu31.icache.demand_avg_miss_latency::total 36699.203125                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::cpu31.inst 36699.203125                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::total 36699.203125                       # average overall miss latency
system.cpu31.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu31.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu31.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.icache.fast_writes                     0                       # number of fast writes performed
system.cpu31.icache.cache_copies                    0                       # number of cache copies performed
system.cpu31.icache.ReadReq_mshr_hits::cpu31.inst            8                       # number of ReadReq MSHR hits
system.cpu31.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu31.icache.demand_mshr_hits::cpu31.inst            8                       # number of demand (read+write) MSHR hits
system.cpu31.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu31.icache.overall_mshr_hits::cpu31.inst            8                       # number of overall MSHR hits
system.cpu31.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu31.icache.ReadReq_mshr_misses::cpu31.inst           56                       # number of ReadReq MSHR misses
system.cpu31.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu31.icache.demand_mshr_misses::cpu31.inst           56                       # number of demand (read+write) MSHR misses
system.cpu31.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu31.icache.overall_mshr_misses::cpu31.inst           56                       # number of overall MSHR misses
system.cpu31.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu31.icache.ReadReq_mshr_miss_latency::cpu31.inst      2190251                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_latency::total      2190251                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::cpu31.inst      2190251                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::total      2190251                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::cpu31.inst      2190251                       # number of overall MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::total      2190251                       # number of overall MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_rate::cpu31.inst     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.demand_mshr_miss_rate::cpu31.inst     0.003166                       # mshr miss rate for demand accesses
system.cpu31.icache.demand_mshr_miss_rate::total     0.003166                       # mshr miss rate for demand accesses
system.cpu31.icache.overall_mshr_miss_rate::cpu31.inst     0.003166                       # mshr miss rate for overall accesses
system.cpu31.icache.overall_mshr_miss_rate::total     0.003166                       # mshr miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::cpu31.inst 39111.625000                       # average ReadReq mshr miss latency
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::total 39111.625000                       # average ReadReq mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::cpu31.inst 39111.625000                       # average overall mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::total 39111.625000                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::cpu31.inst 39111.625000                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::total 39111.625000                       # average overall mshr miss latency
system.cpu31.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                        16                       # number of replacements
system.l2.tags.tagsinuse                   851.728783                       # Cycle average of tags in use
system.l2.tags.total_refs                        7573                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1505                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.031894                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      326.361506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      416.841213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      100.430378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        3.372449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.915088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.183986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        0.236786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.236617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.606549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        0.176976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu23.inst        0.178774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu31.inst        0.188462                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.009960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.012721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.003065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu23.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu31.inst       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          553                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.045441                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    144991                       # Number of tag accesses
system.l2.tags.data_accesses                   144991                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                112                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                326                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                129                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                131                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                 75                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 15                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 15                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                 24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst                 56                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data                 40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.data                 31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.data                 14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.data                 33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.inst                 56                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.data                 29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.inst                 58                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.data                108                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.inst                 56                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.data                 84                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.data                 22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.inst                 57                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.data                 14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.data                 26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.data                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.data                 24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.data                 14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.data                 29                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3156                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6376                       # number of Writeback hits
system.l2.Writeback_hits::total                  6376                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               99                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu17.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu18.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu19.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu20.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu21.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu22.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu23.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu24.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu25.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu26.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu27.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu28.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu29.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu30.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu31.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4808                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 112                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                1427                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 199                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 203                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 174                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 128                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 154                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 138                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 144                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 137                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 138                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 147                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 139                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 154                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 140                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 152                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 156                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                  56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data                 167                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.data                 157                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.data                 140                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.data                 158                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.inst                  56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.data                 155                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.inst                  58                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.data                 233                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.inst                  56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.data                 210                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.data                 148                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.inst                  57                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.data                 140                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.data                 139                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.data                 151                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.data                 158                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.data                 150                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.data                 141                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.data                 138                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.data                 154                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7964                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                112                       # number of overall hits
system.l2.overall_hits::cpu00.data               1427                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 28                       # number of overall hits
system.l2.overall_hits::cpu01.data                199                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 34                       # number of overall hits
system.l2.overall_hits::cpu02.data                203                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 38                       # number of overall hits
system.l2.overall_hits::cpu03.data                174                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu04.data                128                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu05.data                154                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu06.data                138                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu07.data                144                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu08.data                137                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu09.data                138                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu10.data                147                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 48                       # number of overall hits
system.l2.overall_hits::cpu11.data                139                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu12.data                154                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu13.data                140                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu14.data                152                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu15.data                156                       # number of overall hits
system.l2.overall_hits::cpu16.inst                 56                       # number of overall hits
system.l2.overall_hits::cpu16.data                167                       # number of overall hits
system.l2.overall_hits::cpu17.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu17.data                157                       # number of overall hits
system.l2.overall_hits::cpu18.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu18.data                140                       # number of overall hits
system.l2.overall_hits::cpu19.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu19.data                158                       # number of overall hits
system.l2.overall_hits::cpu20.inst                 56                       # number of overall hits
system.l2.overall_hits::cpu20.data                155                       # number of overall hits
system.l2.overall_hits::cpu21.inst                 58                       # number of overall hits
system.l2.overall_hits::cpu21.data                233                       # number of overall hits
system.l2.overall_hits::cpu22.inst                 56                       # number of overall hits
system.l2.overall_hits::cpu22.data                210                       # number of overall hits
system.l2.overall_hits::cpu23.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu23.data                148                       # number of overall hits
system.l2.overall_hits::cpu24.inst                 57                       # number of overall hits
system.l2.overall_hits::cpu24.data                140                       # number of overall hits
system.l2.overall_hits::cpu25.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu25.data                139                       # number of overall hits
system.l2.overall_hits::cpu26.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu26.data                151                       # number of overall hits
system.l2.overall_hits::cpu27.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu27.data                158                       # number of overall hits
system.l2.overall_hits::cpu28.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu28.data                150                       # number of overall hits
system.l2.overall_hits::cpu29.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu29.data                141                       # number of overall hits
system.l2.overall_hits::cpu30.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu30.data                138                       # number of overall hits
system.l2.overall_hits::cpu31.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu31.data                154                       # number of overall hits
system.l2.overall_hits::total                    7964                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              553                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              141                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu19.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu20.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu23.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu31.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   848                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           1771                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu17.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu18.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu19.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu20.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu21.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu22.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu23.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu24.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu25.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu26.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu27.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu28.data              5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu29.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu30.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu31.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1898                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               553                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              1912                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu17.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu18.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu19.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu19.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu20.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu20.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu21.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu22.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu23.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu23.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu24.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu25.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu26.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu27.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu28.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu29.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu30.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2746                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              553                       # number of overall misses
system.l2.overall_misses::cpu00.data             1912                       # number of overall misses
system.l2.overall_misses::cpu01.inst               27                       # number of overall misses
system.l2.overall_misses::cpu01.data                6                       # number of overall misses
system.l2.overall_misses::cpu02.inst               23                       # number of overall misses
system.l2.overall_misses::cpu02.data                5                       # number of overall misses
system.l2.overall_misses::cpu03.inst               19                       # number of overall misses
system.l2.overall_misses::cpu03.data                5                       # number of overall misses
system.l2.overall_misses::cpu04.inst               11                       # number of overall misses
system.l2.overall_misses::cpu04.data                4                       # number of overall misses
system.l2.overall_misses::cpu05.inst               11                       # number of overall misses
system.l2.overall_misses::cpu05.data                4                       # number of overall misses
system.l2.overall_misses::cpu06.inst                8                       # number of overall misses
system.l2.overall_misses::cpu06.data                4                       # number of overall misses
system.l2.overall_misses::cpu07.inst                5                       # number of overall misses
system.l2.overall_misses::cpu07.data                5                       # number of overall misses
system.l2.overall_misses::cpu08.inst                8                       # number of overall misses
system.l2.overall_misses::cpu08.data                4                       # number of overall misses
system.l2.overall_misses::cpu09.inst                8                       # number of overall misses
system.l2.overall_misses::cpu09.data                4                       # number of overall misses
system.l2.overall_misses::cpu10.inst                8                       # number of overall misses
system.l2.overall_misses::cpu10.data                4                       # number of overall misses
system.l2.overall_misses::cpu11.inst                8                       # number of overall misses
system.l2.overall_misses::cpu11.data                4                       # number of overall misses
system.l2.overall_misses::cpu12.inst                8                       # number of overall misses
system.l2.overall_misses::cpu12.data                6                       # number of overall misses
system.l2.overall_misses::cpu13.data                4                       # number of overall misses
system.l2.overall_misses::cpu14.data                4                       # number of overall misses
system.l2.overall_misses::cpu15.data                4                       # number of overall misses
system.l2.overall_misses::cpu16.data                4                       # number of overall misses
system.l2.overall_misses::cpu17.data                4                       # number of overall misses
system.l2.overall_misses::cpu18.data                4                       # number of overall misses
system.l2.overall_misses::cpu19.inst                2                       # number of overall misses
system.l2.overall_misses::cpu19.data                4                       # number of overall misses
system.l2.overall_misses::cpu20.inst                1                       # number of overall misses
system.l2.overall_misses::cpu20.data                4                       # number of overall misses
system.l2.overall_misses::cpu21.data                4                       # number of overall misses
system.l2.overall_misses::cpu22.data                4                       # number of overall misses
system.l2.overall_misses::cpu23.inst                1                       # number of overall misses
system.l2.overall_misses::cpu23.data                4                       # number of overall misses
system.l2.overall_misses::cpu24.data                4                       # number of overall misses
system.l2.overall_misses::cpu25.data                4                       # number of overall misses
system.l2.overall_misses::cpu26.data                4                       # number of overall misses
system.l2.overall_misses::cpu27.data                4                       # number of overall misses
system.l2.overall_misses::cpu28.data                5                       # number of overall misses
system.l2.overall_misses::cpu29.data                4                       # number of overall misses
system.l2.overall_misses::cpu30.data                4                       # number of overall misses
system.l2.overall_misses::cpu31.inst                1                       # number of overall misses
system.l2.overall_misses::cpu31.data                4                       # number of overall misses
system.l2.overall_misses::total                  2746                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     42227000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     11675500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2307000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       158750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      1996250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data        71750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      1416750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data        72250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst       953000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       997750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       716750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       392250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data        39500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       703750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       713750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       699750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       695750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       679499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu19.inst       265000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu20.inst        52500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu23.inst       134500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu31.inst        68750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        67037749                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    133419250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data       745250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data       392750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data       783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data       727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data       931500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       840000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data       913000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data       678250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      1077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data       763750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data       683250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data       574250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      1106000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      1321500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      1335750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data      1227500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu17.data      1279998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu18.data      1049000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu19.data      1156250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu20.data      1062750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu21.data      1336250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu22.data      1132500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu23.data      1268750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu24.data       967750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu25.data      1326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu26.data      1336250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu27.data      1286500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu28.data      1238750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu29.data      1277500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu30.data      1266750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu31.data       769750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     165274248                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     42227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    145094750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data       904000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      1996250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data       464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      1416750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data       855250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst       953000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data       727000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       997750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data       931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       716750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data       840000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       392250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data       952500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       703750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data       678250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       713750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data      1077000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       699750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data       763750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       695750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data       683250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       679499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data       574250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data      1106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data      1321500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data      1335750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data      1227500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu17.data      1279998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu18.data      1049000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu19.inst       265000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu19.data      1156250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu20.inst        52500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu20.data      1062750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu21.data      1336250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu22.data      1132500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu23.inst       134500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu23.data      1268750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu24.data       967750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu25.data      1326500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu26.data      1336250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu27.data      1286500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu28.data      1238750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu29.data      1277500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu30.data      1266750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.inst        68750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.data       769750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        232311997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     42227000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    145094750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2307000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data       904000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      1996250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data       464500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      1416750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data       855250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst       953000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data       727000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       997750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data       931500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       716750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data       840000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       392250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data       952500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       703750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data       678250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       713750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data      1077000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       699750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data       763750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       695750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data       683250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       679499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data       574250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data      1106000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data      1321500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data      1335750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data      1227500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu17.data      1279998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu18.data      1049000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu19.inst       265000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu19.data      1156250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu20.inst        52500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu20.data      1062750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu21.data      1336250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu22.data      1132500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu23.inst       134500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu23.data      1268750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu24.data       967750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu25.data      1326500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu26.data      1336250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu27.data      1286500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu28.data      1238750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu29.data      1277500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu30.data      1266750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.inst        68750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.data       769750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       232311997                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            467                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data            131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data            132                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             76                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data             24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data             40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.data             31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.data             33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.data             29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.data            108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.data             84                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.data             22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.data             26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.data             32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.data             24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.data             29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4004                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6376                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6376                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         2872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data           74                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           76                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu17.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu18.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu19.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu20.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu21.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu22.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu23.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu24.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu25.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu26.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu27.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu28.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu29.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu30.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu31.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6706                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             665                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data            3339                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             205                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             208                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             179                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             132                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             158                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             142                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             149                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             141                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             142                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             151                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             160                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             144                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             156                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             160                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data             171                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.data             161                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.data             144                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.data             162                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.data             159                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.data             237                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.data             214                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.data             152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.data             144                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.data             143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.data             155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.data             162                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.data             155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.data             145                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.data             142                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.data             158                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10710                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            665                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data           3339                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            205                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            208                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            179                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            132                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            158                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            142                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            149                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            141                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            142                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            151                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            160                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            144                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            156                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            160                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data            171                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.data            161                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.data            144                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.data            162                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.data            159                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.data            237                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.data            214                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.data            152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.data            144                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.data            143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.data            155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.data            162                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.data            155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.data            145                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.data            142                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.data            158                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10710                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.831579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.301927                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.490909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.015267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.403509                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.007576                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.013158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.196429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.192982                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.041667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.142857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu19.inst      0.035088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu20.inst      0.017544                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu23.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu31.inst      0.017857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.211788                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.616643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.054054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.052632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.038835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.036364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.034483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.033613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.032000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.031746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.031496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.031496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.045455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu17.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu18.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu19.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu20.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu21.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu22.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu23.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu24.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu25.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu26.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu27.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu28.data     0.038168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu29.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu30.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu31.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.283030                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.831579                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.572627                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.490909                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.029268                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.403509                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.024038                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.027933                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.196429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.030303                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.192982                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.025316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.028169                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.090909                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.033557                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.028369                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.028169                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.026490                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.027972                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.037500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.027778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.025641                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.025000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.023392                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu17.data       0.024845                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu18.data       0.027778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu19.inst       0.035088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu19.data       0.024691                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu20.inst       0.017544                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu20.data       0.025157                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu21.data       0.016878                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu22.data       0.018692                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu23.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu23.data       0.026316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu24.data       0.027778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu25.data       0.027972                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu26.data       0.025806                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu27.data       0.024691                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu28.data       0.032258                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu29.data       0.027586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu30.data       0.028169                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.inst       0.017857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.data       0.025316                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256396                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.831579                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.572627                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.490909                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.029268                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.403509                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.024038                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.027933                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.196429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.030303                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.192982                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.025316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.028169                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.090909                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.033557                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.028369                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.028169                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.026490                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.027972                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.037500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.027778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.025641                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.025000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.023392                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu17.data      0.024845                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu18.data      0.027778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu19.inst      0.035088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu19.data      0.024691                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu20.inst      0.017544                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu20.data      0.025157                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu21.data      0.016878                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu22.data      0.018692                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu23.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu23.data      0.026316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu24.data      0.027778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu25.data      0.027972                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu26.data      0.025806                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu27.data      0.024691                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu28.data      0.032258                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu29.data      0.027586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu30.data      0.028169                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.inst      0.017857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.data      0.025316                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256396                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 76359.855335                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 82804.964539                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 85444.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        79375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 86793.478261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        71750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 74565.789474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        72250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 86636.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 90704.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 89593.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst        78450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        39500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 87968.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 89218.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 87468.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 86968.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 84937.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu19.inst       132500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu20.inst        52500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu23.inst       134500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu31.inst        68750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79053.949292                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 75335.544890                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 186312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 98187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       195750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data       181750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data       232875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data       210000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data       228250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 169562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       269250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 190937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 170812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 95708.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data       276500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       330375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 333937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data       306875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu17.data 319999.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu18.data       262250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu19.data 289062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu20.data 265687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu21.data 334062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu22.data       283125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu23.data 317187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu24.data 241937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu25.data       331625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu26.data 334062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu27.data       321625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu28.data       247750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu29.data       319375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu30.data 316687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu31.data 192437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87078.107482                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 76359.855335                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 75886.375523                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 85444.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 150666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 86793.478261                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data        92900                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 74565.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       171050                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 86636.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data       181750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 90704.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data       232875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 89593.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       210000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst        78450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data       190500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 87968.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 169562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 89218.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data       269250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 87468.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 190937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 86968.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 170812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 84937.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 95708.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data       276500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data       330375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 333937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data       306875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu17.data 319999.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu18.data       262250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu19.inst       132500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu19.data 289062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu20.inst        52500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu20.data 265687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu21.data 334062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu22.data       283125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu23.inst       134500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu23.data 317187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu24.data 241937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu25.data       331625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu26.data 334062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu27.data       321625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu28.data       247750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu29.data       319375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu30.data 316687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.inst        68750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.data 192437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84600.144574                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 76359.855335                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 75886.375523                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 85444.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 150666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 86793.478261                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data        92900                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 74565.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       171050                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 86636.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data       181750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 90704.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data       232875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 89593.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       210000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst        78450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data       190500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 87968.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 169562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 89218.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data       269250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 87468.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 190937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 86968.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 170812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 84937.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 95708.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data       276500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data       330375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 333937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data       306875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu17.data 319999.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu18.data       262250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu19.inst       132500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu19.data 289062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu20.inst        52500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu20.data 265687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu21.data 334062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu22.data       283125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu23.inst       134500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu23.data 317187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu24.data 241937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu25.data       331625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu26.data 334062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu27.data       321625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu28.data       247750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu29.data       319375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu30.data 316687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.inst        68750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.data 192437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84600.144574                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                916                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1109                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        10                       # number of cycles access was blocked
system.l2.blocked::no_targets                       8                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      91.600000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   138.625000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   16                       # number of writebacks
system.l2.writebacks::total                        16                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu19.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu20.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                133                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu19.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu20.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 133                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu19.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu20.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                133                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          552                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu23.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu31.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              715                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         1771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu17.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu18.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu19.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu20.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu21.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu22.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu23.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu24.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu25.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu26.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu27.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu28.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu29.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu30.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu31.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1898                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         1897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu17.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu18.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu19.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu20.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu21.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu22.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu23.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu23.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu24.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu25.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu26.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu27.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu28.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu29.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu30.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2613                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         1897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu17.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu18.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu19.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu20.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu21.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu22.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu23.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu23.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu24.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu25.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu26.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu27.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu28.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu29.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu30.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2613                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     35342250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      9005250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst       984000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       866750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       370750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data        59250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst       239000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data        27500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu23.inst       122500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu31.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     47130250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       106506                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       106506                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    111348750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data       695750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data       341750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data       733000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data       676000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data       880500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       789500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data       863000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data       627250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      1025500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data       712750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data       632250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data       497750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      1055000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      1270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      1284250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      1175500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu17.data      1227500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu18.data       997500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu19.data      1105250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu20.data      1011250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu21.data      1285250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu22.data      1081500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu23.data      1218250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu24.data       916750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu25.data      1274500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu26.data      1285250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu27.data      1235500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu28.data      1175750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu29.data      1226000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu30.data      1216250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu31.data       718750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    141583750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     35342250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    120354000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst       984000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data       695750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       866750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data       341750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       370750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data       792250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data       676000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       239000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data       880500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       789500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data       890500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data       627250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data      1025500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data       712750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data       632250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data       497750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data      1055000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data      1270000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data      1284250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data      1175500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu17.data      1227500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu18.data       997500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu19.data      1105250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu20.data      1011250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu21.data      1285250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu22.data      1081500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu23.inst       122500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu23.data      1218250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu24.data       916750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu25.data      1274500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu26.data      1285250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu27.data      1235500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu28.data      1175750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu29.data      1226000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu30.data      1216250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.data       718750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    188714000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     35342250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    120354000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst       984000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data       695750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       866750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data       341750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       370750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data       792250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data       676000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       239000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data       880500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       789500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data       890500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data       627250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data      1025500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data       712750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data       632250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data       497750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data      1055000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data      1270000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data      1284250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data      1175500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu17.data      1227500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu18.data       997500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu19.data      1105250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu20.data      1011250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu21.data      1285250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu22.data      1081500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu23.inst       122500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu23.data      1218250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu24.data       916750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu25.data      1274500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu26.data      1285250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu27.data      1235500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu28.data      1175750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu29.data      1226000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu30.data      1216250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.data       718750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    188714000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.830075                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.269807                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.254545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.175439                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.087719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.013158                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.017857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.052632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.041667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu23.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu31.inst     0.017857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.178571                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.616643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.054054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.052632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.038835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.036364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.034483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.033613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.032000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.031746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.031496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.031496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.045455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu17.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu18.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu19.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu20.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu21.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu22.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu23.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu24.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu25.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu26.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu27.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu28.data     0.038168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu29.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu30.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu31.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.283030                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.830075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.568134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.254545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.019512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.175439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.019231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.087719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.027933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.017857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.030303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.025316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.028169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.033557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.028369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.028169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.026490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.027972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.037500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.027778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.025641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.025000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.023392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu17.data     0.024845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu18.data     0.027778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu19.data     0.024691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu20.data     0.025157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu21.data     0.016878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu22.data     0.018692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu23.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu23.data     0.026316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu24.data     0.027778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu25.data     0.027972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu26.data     0.025806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu27.data     0.024691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu28.data     0.032258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu29.data     0.027586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu30.data     0.028169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.inst     0.017857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.data     0.025316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.243978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.830075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.568134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.254545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.019512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.175439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.019231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.087719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.027933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.017857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.030303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.025316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.028169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.033557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.028369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.028169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.026490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.027972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.037500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.027778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.025641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.025000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.023392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu17.data     0.024845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu18.data     0.027778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu19.data     0.024691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu20.data     0.025157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu21.data     0.016878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu22.data     0.018692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu23.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu23.data     0.026316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu24.data     0.027778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu25.data     0.027972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu26.data     0.025806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu27.data     0.024691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu28.data     0.032258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu29.data     0.027586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu30.data     0.028169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.inst     0.017857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.data     0.025316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.243978                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 64025.815217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 71470.238095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 70285.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst        86675                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst        74150                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data        59250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst 79666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu23.inst       122500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu31.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65916.433566                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        17751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17751                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 62873.376623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 173937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 85437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data       183250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data       169000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data       220125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data       197375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data       215750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 156812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       256375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 178187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 158062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 82958.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data       263750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data       317500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 321062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data       293875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu17.data       306875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu18.data       249375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu19.data 276312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu20.data 252812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu21.data 321312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu22.data       270375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu23.data 304562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu24.data 229187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu25.data       318625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu26.data 321312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu27.data       308875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu28.data       235150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu29.data       306500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu30.data 304062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu31.data 179687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74596.285564                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 64025.815217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 63444.385872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 70285.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 173937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst        86675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 85437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst        74150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data       158450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data       169000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 79666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data       220125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data       197375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data       178100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 156812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data       256375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 178187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 158062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 82958.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data       263750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data       317500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 321062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data       293875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu17.data       306875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu18.data       249375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu19.data 276312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu20.data 252812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu21.data 321312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu22.data       270375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu23.inst       122500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu23.data 304562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu24.data 229187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu25.data       318625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu26.data 321312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu27.data       308875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu28.data       235150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu29.data       306500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu30.data 304062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.data 179687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72221.201684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 64025.815217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 63444.385872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 70285.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 173937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst        86675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 85437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst        74150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data       158450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data       169000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 79666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data       220125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data       197375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data       178100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 156812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data       256375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 178187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 158062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 82958.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data       263750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data       317500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 321062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data       293875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu17.data       306875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu18.data       249375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu19.data 276312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu20.data 252812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu21.data 321312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu22.data       270375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu23.inst       122500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu23.data 304562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu24.data 229187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu25.data       318625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu26.data 321312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu27.data       308875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu28.data       235150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu29.data       306500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu30.data 304062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.data 179687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72221.201684                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 714                       # Transaction distribution
system.membus.trans_dist::ReadResp                713                       # Transaction distribution
system.membus.trans_dist::Writeback                16                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               39                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1900                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1898                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       168128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  168128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              127                       # Total snoops (count)
system.membus.snoop_fanout::samples              2762                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2762    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2762                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2965251                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13810242                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              27370                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             27364                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6376                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              41                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            95                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            136                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          221                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6772                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         8835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side         1270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side         1239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side         1191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side         1225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dcache.mem_side::system.l2.cpu_side         1227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dcache.mem_side::system.l2.cpu_side         1364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dcache.mem_side::system.l2.cpu_side         1318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dcache.mem_side::system.l2.cpu_side         1227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dcache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dcache.mem_side::system.l2.cpu_side         1201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dcache.mem_side::system.l2.cpu_side         1208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dcache.mem_side::system.l2.cpu_side         1216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dcache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dcache.mem_side::system.l2.cpu_side         1190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dcache.mem_side::system.l2.cpu_side         1211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dcache.mem_side::system.l2.cpu_side         1221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 51594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        42432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       349120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        23872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        24320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        21248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        15488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        18944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        16768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        17280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        16896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        16896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        17984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        17152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        18880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        17216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        18624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        19136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side        20480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side        19328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side        17216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side        19328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dcache.mem_side::system.l2.cpu_side        18944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dcache.mem_side::system.l2.cpu_side        27968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dcache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dcache.mem_side::system.l2.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dcache.mem_side::system.l2.cpu_side        17216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dcache.mem_side::system.l2.cpu_side        17152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dcache.mem_side::system.l2.cpu_side        18304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dcache.mem_side::system.l2.cpu_side        19264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dcache.mem_side::system.l2.cpu_side        18368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dcache.mem_side::system.l2.cpu_side        17344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dcache.mem_side::system.l2.cpu_side        17088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dcache.mem_side::system.l2.cpu_side        18624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1093376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23778                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            40893                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  63                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::49                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::50                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::51                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::52                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::53                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::54                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::55                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::56                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::57                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::58                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::59                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::60                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::61                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::62                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::63                 40893    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::64                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              40893                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           26829982                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             17.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1098498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5439233                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             90456                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1277883                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             91231                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1270413                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            91690                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1371653                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            88941                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1351396                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            89712                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1425312                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            89711                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1411349                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            85225                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1394389                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            89693                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy          1451523                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            89208                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy          1440327                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            89201                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy          1412122                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            87696                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy          1427613                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            89687                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy          1441375                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            83498                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy          1376484                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            82999                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy          1401887                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            82501                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy          1419665                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy            84501                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy          1428414                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer68.occupancy            82751                       # Layer occupancy (ticks)
system.tol2bus.respLayer68.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer69.occupancy          1408208                       # Layer occupancy (ticks)
system.tol2bus.respLayer69.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer72.occupancy            83000                       # Layer occupancy (ticks)
system.tol2bus.respLayer72.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer73.occupancy          1383453                       # Layer occupancy (ticks)
system.tol2bus.respLayer73.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer76.occupancy            86485                       # Layer occupancy (ticks)
system.tol2bus.respLayer76.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer77.occupancy          1386167                       # Layer occupancy (ticks)
system.tol2bus.respLayer77.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer80.occupancy            86490                       # Layer occupancy (ticks)
system.tol2bus.respLayer80.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer81.occupancy          1401937                       # Layer occupancy (ticks)
system.tol2bus.respLayer81.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer84.occupancy            87251                       # Layer occupancy (ticks)
system.tol2bus.respLayer84.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer85.occupancy          1393183                       # Layer occupancy (ticks)
system.tol2bus.respLayer85.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer88.occupancy            84000                       # Layer occupancy (ticks)
system.tol2bus.respLayer88.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer89.occupancy          1381462                       # Layer occupancy (ticks)
system.tol2bus.respLayer89.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer92.occupancy            82495                       # Layer occupancy (ticks)
system.tol2bus.respLayer92.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer93.occupancy          1417130                       # Layer occupancy (ticks)
system.tol2bus.respLayer93.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer96.occupancy            86498                       # Layer occupancy (ticks)
system.tol2bus.respLayer96.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer97.occupancy          1404129                       # Layer occupancy (ticks)
system.tol2bus.respLayer97.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer100.occupancy           82501                       # Layer occupancy (ticks)
system.tol2bus.respLayer100.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer101.occupancy         1404413                       # Layer occupancy (ticks)
system.tol2bus.respLayer101.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer104.occupancy           81000                       # Layer occupancy (ticks)
system.tol2bus.respLayer104.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer105.occupancy         1382214                       # Layer occupancy (ticks)
system.tol2bus.respLayer105.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer108.occupancy           82500                       # Layer occupancy (ticks)
system.tol2bus.respLayer108.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer109.occupancy         1371976                       # Layer occupancy (ticks)
system.tol2bus.respLayer109.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer112.occupancy           83975                       # Layer occupancy (ticks)
system.tol2bus.respLayer112.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer113.occupancy         1369998                       # Layer occupancy (ticks)
system.tol2bus.respLayer113.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer116.occupancy           81001                       # Layer occupancy (ticks)
system.tol2bus.respLayer116.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer117.occupancy         1377727                       # Layer occupancy (ticks)
system.tol2bus.respLayer117.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer120.occupancy           82500                       # Layer occupancy (ticks)
system.tol2bus.respLayer120.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer121.occupancy         1421658                       # Layer occupancy (ticks)
system.tol2bus.respLayer121.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer124.occupancy           84749                       # Layer occupancy (ticks)
system.tol2bus.respLayer124.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer125.occupancy         1393194                       # Layer occupancy (ticks)
system.tol2bus.respLayer125.utilization           0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
