$date
	Sun Oct 23 00:13:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#960303
b1 !
1"
#960306
b1 &
b1 %
1$
#960307
0"
#960310
1#
#960314
b0 &
b0 %
0#
0$
#1965874
b10010 &
b10010 %
1$
b10010 !
1"
#1965875
0"
#1965878
b1001 &
b1001 %
#1965882
b11100 &
b11100 %
#1965886
b1110 &
b1110 %
#1965890
b111 &
b111 %
#1965894
b10110 &
b10110 %
#1965898
b1011 &
b1011 %
#1965902
b100010 &
b100010 %
#1965906
b10001 &
b10001 %
#1965910
b110100 &
b110100 %
#1965914
b11010 &
b11010 %
#1965918
b1101 &
b1101 %
#1965922
b101000 &
b101000 %
#1965926
b10100 &
b10100 %
#1965930
b1010 &
b1010 %
#1965934
b101 &
b101 %
#1965938
b10000 &
b10000 %
#1965942
b1000 &
b1000 %
#1965946
b100 &
b100 %
#1965950
b10 &
b10 %
#1965954
b1 &
b1 %
1#
#1965958
b0 &
0#
b0 %
0$
#2974945
b110 !
1"
#2974946
b110 &
b110 %
1$
#2974947
0"
#2974950
b11 &
b11 %
#2974954
b1010 &
b1010 %
#2974958
b101 &
b101 %
#2974962
b10000 &
b10000 %
#2974966
b1000 &
b1000 %
#2974970
b100 &
b100 %
#2974974
b10 &
b10 %
#2974978
b1 &
b1 %
1#
#2974982
b0 &
0#
b0 %
0$
#4500012
