{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553949310250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553949310251 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Botassium EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Botassium\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553949310265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553949310356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553949310356 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553949310609 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553949310640 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553949311279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553949311279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553949311279 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553949311279 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553949311301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553949311301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553949311301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553949311301 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553949311301 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553949311313 ""}
{ "Info" "ISTA_SDC_FOUND" "INGI2315_lab2_sopc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'INGI2315_lab2_sopc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553949312353 ""}
{ "Info" "ISTA_SDC_FOUND" "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc " "Reading SDC File: 'INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553949312355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 46 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_break:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(46): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_break:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 46 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(46): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*\]" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949312357 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 47 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(47): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 47 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(47): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[33\]\]" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949312358 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 48 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(48): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 48 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(48): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[0\]\]" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949312359 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 49 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(49): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 49 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(49): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[34\]\]" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949312360 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 50 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_ocimem:the_INGI2315_lab2_sopc_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(50): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_ocimem:the_INGI2315_lab2_sopc_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*\]" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949312361 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 51 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(51): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 51 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(51): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*    -to *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*    -to *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949312364 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 52 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(52): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949312366 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 53 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(53): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1553949312368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949312368 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1553949312368 ""}
{ "Info" "ISTA_SDC_FOUND" "Botassium.sdc " "Reading SDC File: 'Botassium.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553949312369 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1553949312370 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu.sdc " "Synopsys Design Constraints File file not found: 'h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1553949312371 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1553949312371 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1553949312374 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1553949312374 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553949312374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553949312374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553949312374 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1553949312374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553949312401 ""}  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 67 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553949312401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553949312828 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553949312830 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553949312831 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553949312834 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553949312837 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1553949312839 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1553949312839 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553949312840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553949312857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1553949312858 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553949312858 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553949313024 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1553949313039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553949314128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553949314229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553949314262 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553949314521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553949314521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553949314949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1553949315984 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553949315984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1553949316067 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1553949316067 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553949316067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553949316070 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1553949316238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553949316253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553949316528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553949316529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553949317023 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553949317634 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 92 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 100 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI_IN\[0\] 3.3-V LVTTL A8 " "Pin PI_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI_IN\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI_IN\[1\] 3.3-V LVTTL B8 " "Pin PI_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI_IN\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 112 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 112 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[0\] 3.3-V LVTTL D3 " "Pin PI\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[1\] 3.3-V LVTTL C3 " "Pin PI\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[2\] 3.3-V LVTTL A2 " "Pin PI\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[3\] 3.3-V LVTTL A3 " "Pin PI\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[4\] 3.3-V LVTTL B3 " "Pin PI\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[5\] 3.3-V LVTTL B4 " "Pin PI\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[6\] 3.3-V LVTTL A4 " "Pin PI\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[7\] 3.3-V LVTTL B5 " "Pin PI\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[8\] 3.3-V LVTTL A5 " "Pin PI\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[10\] 3.3-V LVTTL B6 " "Pin PI\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[12\] 3.3-V LVTTL B7 " "Pin PI\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[14\] 3.3-V LVTTL A7 " "Pin PI\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[16\] 3.3-V LVTTL C8 " "Pin PI\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[16\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[17\] 3.3-V LVTTL E6 " "Pin PI\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[17\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[18\] 3.3-V LVTTL E7 " "Pin PI\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[18\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[19\] 3.3-V LVTTL D8 " "Pin PI\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[19\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[20\] 3.3-V LVTTL E8 " "Pin PI\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[20\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[21\] 3.3-V LVTTL F8 " "Pin PI\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[21\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[22\] 3.3-V LVTTL F9 " "Pin PI\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[22\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[23\] 3.3-V LVTTL E9 " "Pin PI\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[23\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[24\] 3.3-V LVTTL C9 " "Pin PI\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[24\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[25\] 3.3-V LVTTL D9 " "Pin PI\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[25\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[26\] 3.3-V LVTTL E11 " "Pin PI\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[26\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[27\] 3.3-V LVTTL E10 " "Pin PI\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[27\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[28\] 3.3-V LVTTL C11 " "Pin PI\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[28\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[29\] 3.3-V LVTTL B11 " "Pin PI\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[29\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[30\] 3.3-V LVTTL A12 " "Pin PI\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[30\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[31\] 3.3-V LVTTL D11 " "Pin PI\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[31\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[32\] 3.3-V LVTTL D12 " "Pin PI\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[32\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[33\] 3.3-V LVTTL B12 " "Pin PI\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[33\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL T13 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL R12 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL R11 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL P11 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL R10 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL N12 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL P9 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL N9 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL N11 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL L16 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL K16 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL R16 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL L15 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL P15 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL P16 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL R14 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL N16 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL N15 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL P14 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL L14 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL N14 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL M10 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL L13 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL J16 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL K15 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL J13 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL J14 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[9\] 3.3-V LVTTL D5 " "Pin PI\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[11\] 3.3-V LVTTL A6 " "Pin PI\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[13\] 3.3-V LVTTL D6 " "Pin PI\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[13\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[15\] 3.3-V LVTTL C6 " "Pin PI\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL F13 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL T15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL T14 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL R13 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL T12 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL T11 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL T10 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 67 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553949318055 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1553949318055 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[0\] a permanently disabled " "Pin PI\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[1\] a permanently disabled " "Pin PI\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[2\] a permanently disabled " "Pin PI\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[3\] a permanently disabled " "Pin PI\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[4\] a permanently disabled " "Pin PI\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[5\] a permanently disabled " "Pin PI\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[6\] a permanently disabled " "Pin PI\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[7\] a permanently disabled " "Pin PI\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[8\] a permanently disabled " "Pin PI\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[10\] a permanently disabled " "Pin PI\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[12\] a permanently disabled " "Pin PI\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[14\] a permanently disabled " "Pin PI\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[16\] a permanently disabled " "Pin PI\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[16\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[17\] a permanently disabled " "Pin PI\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[17\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[18\] a permanently disabled " "Pin PI\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[18\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[19\] a permanently disabled " "Pin PI\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[19\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[20\] a permanently disabled " "Pin PI\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[20\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[21\] a permanently disabled " "Pin PI\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[21\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[22\] a permanently disabled " "Pin PI\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[22\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[23\] a permanently disabled " "Pin PI\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[23\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[24\] a permanently disabled " "Pin PI\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[24\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[25\] a permanently disabled " "Pin PI\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[25\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[26\] a permanently disabled " "Pin PI\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[26\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[27\] a permanently disabled " "Pin PI\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[27\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[28\] a permanently disabled " "Pin PI\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[28\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[29\] a permanently disabled " "Pin PI\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[29\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[30\] a permanently disabled " "Pin PI\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[30\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[31\] a permanently disabled " "Pin PI\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[31\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[32\] a permanently disabled " "Pin PI\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[32\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[33\] a permanently disabled " "Pin PI\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[33\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[9\] a permanently disabled " "Pin PI\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[11\] a permanently disabled " "Pin PI\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[15\] a permanently disabled " "Pin PI\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553949318067 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1553949318067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.fit.smsg " "Generated suppressed messages file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1553949318202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5530 " "Peak virtual memory: 5530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553949318677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 13:35:18 2019 " "Processing ended: Sat Mar 30 13:35:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553949318677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553949318677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553949318677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553949318677 ""}
