m255
K3
z0
!s11e MIXED_VERSIONS
13
cModel Technology
dC:\Users\lippe\Downloads\PD2 prova 1
Ebregistradores
Z0 w1764587339
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 42
Z5 dC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline
Z6 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/bregistradores.vhd
Z7 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/bregistradores.vhd
l0
L6 1
V[gf1iIOIGO_;e;SW65P593
!s100 7m3^lC^f7]`I`lbiBRef21
Z8 OV;C;2020.1;71
33
!s110 1765292188
!i10b 1
Z9 !s108 1765292188.000000
Z10 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/bregistradores.vhd|
Z11 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/bregistradores.vhd|
!i113 1
Z12 o-work work -2008 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavior
R1
R2
R3
R4
DEx4 work 14 bregistradores 0 22 [gf1iIOIGO_;e;SW65P593
!i122 42
l28
L20 26
V>dU6:XMUmV;[TVMCAQ:RQ0
!s100 [85fJS8GDW>k?Q;U:XJ_02
R8
33
Z14 !s110 1765292189
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Econtrole
Z15 w1765289326
R1
R2
R3
R4
!i122 43
R5
Z16 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/controle.vhd
Z17 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/controle.vhd
l0
L6 1
VkIS0;]WUQ96@MT]97ioX92
!s100 d=RlCl0=^4h[;Pf4@IS7O3
R8
33
R14
!i10b 1
Z18 !s108 1765292189.000000
Z19 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/controle.vhd|
Z20 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/controle.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
R4
DEx4 work 8 controle 0 22 kIS0;]WUQ96@MT]97ioX92
!i122 43
l22
L21 173
VYP:Gg85MgZTS[Vjd<24QO2
!s100 VdSWPlclnam=X1GYACj9<3
R8
33
R14
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Ememoria
Z21 w1765192201
R1
R2
R3
R4
!i122 44
R5
Z22 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/memoria.vhd
Z23 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/memoria.vhd
l0
L6 1
VLf5Dhk2Wfm7Jz09R54UAa1
!s100 [4^G;mgYEX]JzCN7ThGA72
R8
33
R14
!i10b 1
R18
Z24 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/memoria.vhd|
Z25 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/memoria.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
R4
DEx4 work 7 memoria 0 22 Lf5Dhk2Wfm7Jz09R54UAa1
!i122 44
l24
L17 27
Va`8KmgE?QUID?kk9YLi352
!s100 ]hI:MhnK2zJ:zVBcW8B`91
R8
33
R14
!i10b 1
R18
R24
R25
!i113 1
R12
R13
Eprocessador_pipe
Z26 w1765292080
R1
R2
R3
R4
!i122 45
R5
Z27 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/processador_pipe.vhd
Z28 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/processador_pipe.vhd
l0
L6 1
Vj9[kIBllPhMHcDHK1_[gG3
!s100 NBTc5>cAJE>_HnDn5Fa=k1
R8
33
R14
!i10b 1
R18
Z29 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/processador_pipe.vhd|
Z30 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/processador_pipe.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
R4
DEx4 work 16 processador_pipe 0 22 j9[kIBllPhMHcDHK1_[gG3
!i122 45
l146
L13 362
V:9g]bO9YX`@m;AAK0YNYR0
!s100 0]M;`jdm9XYebJS[D>KQe1
R8
33
R14
!i10b 1
R18
R29
R30
!i113 1
R12
R13
Etb
R0
R1
R2
R3
R4
!i122 46
R5
Z31 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/tb.vhd
Z32 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/tb.vhd
l0
L6 1
VG0A8ZBCYnQ]Nl@f_Kfo8L3
!s100 fL5i@EBUm]lHBfoH<5SY>3
R8
33
R14
!i10b 1
R18
Z33 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/tb.vhd|
Z34 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/tb.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
R4
DEx4 work 2 tb 0 22 G0A8ZBCYnQ]Nl@f_Kfo8L3
!i122 46
l25
L9 38
V2zQVDSEVPh6X0U5QZm83B2
!s100 beW6kEHWl1zNPj_do67Gf1
R8
33
R14
!i10b 1
R18
R33
R34
!i113 1
R12
R13
Eula
R21
R1
R2
R3
R4
!i122 47
R5
Z35 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/ula.vhd
Z36 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/ula.vhd
l0
L7 1
VY?OJAdE`E`]oiNI_@ofZ?2
!s100 Ia_dVVjFTgOOEFPS9AiiO3
R8
33
R14
!i10b 1
R18
Z37 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/ula.vhd|
Z38 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/ula.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
R4
Z39 DEx4 work 3 ula 0 22 Y?OJAdE`E`]oiNI_@ofZ?2
!i122 47
l24
Z40 L19 19
Z41 VkmfmSn1G3;fO<NWjVNPf:1
Z42 !s100 jIGabjL5blQVLHA@n?1MY1
R8
33
R14
!i10b 1
R18
R37
R38
!i113 1
R12
R13
