
GatorScribe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000081b8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004081b8  004081b8  000181b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a00  20400000  004081c0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000468b8  20404000  00410000  00024000  2**14
                  ALLOC
  4 .stack        00002000  2044a8b8  004568b8  00024000  2**0
                  ALLOC
  5 .heap         00000200  2044c8b8  004588b8  00024000  2**0
                  ALLOC
  6 .ARM.attributes 0000002c  00000000  00000000  00020a00  2**0
                  CONTENTS, READONLY
  7 .comment      000000b4  00000000  00000000  00020a2c  2**0
                  CONTENTS, READONLY
  8 .debug_info   00020bf4  00000000  00000000  00020ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004c43  00000000  00000000  000416d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000a87e  00000000  00000000  00046317  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d10  00000000  00000000  00050b95  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000021f0  00000000  00000000  000518a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00025d54  00000000  00000000  00053a95  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00015011  00000000  00000000  000797e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009d3b3  00000000  00000000  0008e7fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002ca0  00000000  00000000  0012bbb0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 c8 44 20 ed 22 40 00 e5 22 40 00 e9 22 40 00     ..D ."@.."@.."@.
  400010:	e5 22 40 00 e5 22 40 00 e5 22 40 00 00 00 00 00     ."@.."@.."@.....
	...
  40002c:	e5 22 40 00 e5 22 40 00 00 00 00 00 e5 22 40 00     ."@.."@......"@.
  40003c:	e5 22 40 00 e5 22 40 00 e5 22 40 00 e5 22 40 00     ."@.."@.."@.."@.
  40004c:	e5 22 40 00 e5 22 40 00 e5 22 40 00 e5 22 40 00     ."@.."@.."@.."@.
  40005c:	e5 22 40 00 e5 22 40 00 00 00 00 00 25 1d 40 00     ."@.."@.....%.@.
  40006c:	f1 1d 40 00 bd 1e 40 00 e5 22 40 00 79 25 40 00     ..@...@.."@.y%@.
  40007c:	e5 22 40 00 89 1f 40 00 55 20 40 00 e5 22 40 00     ."@...@.U @.."@.
  40008c:	e5 22 40 00 e5 22 40 00 e5 22 40 00 e5 22 40 00     ."@.."@.."@.."@.
  40009c:	e5 22 40 00 e5 22 40 00 e5 22 40 00 e5 22 40 00     ."@.."@.."@.."@.
  4000ac:	e5 22 40 00 e5 22 40 00 e5 22 40 00 e5 22 40 00     ."@.."@.."@.."@.
  4000bc:	e5 22 40 00 e5 22 40 00 e5 22 40 00 e5 22 40 00     ."@.."@.."@.."@.
  4000cc:	e5 22 40 00 00 00 00 00 e5 22 40 00 00 00 00 00     ."@......"@.....
  4000dc:	e5 22 40 00 e5 22 40 00 e5 22 40 00 e5 22 40 00     ."@.."@.."@.."@.
  4000ec:	e5 22 40 00 e5 22 40 00 e5 22 40 00 e5 22 40 00     ."@.."@.."@.."@.
  4000fc:	e5 22 40 00 e5 22 40 00 e5 22 40 00 e5 22 40 00     ."@.."@.."@.."@.
  40010c:	e5 22 40 00 e5 22 40 00 e5 22 40 00 00 00 00 00     ."@.."@.."@.....
  40011c:	00 00 00 00 e5 22 40 00 e5 22 40 00 ad 01 40 00     ....."@.."@...@.
  40012c:	e5 22 40 00 e5 22 40 00 00 00 00 00 e5 22 40 00     ."@.."@......"@.
  40013c:	e5 22 40 00                                         ."@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20404000 	.word	0x20404000
  40015c:	00000000 	.word	0x00000000
  400160:	004081c0 	.word	0x004081c0

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004081c0 	.word	0x004081c0
  4001a0:	20404004 	.word	0x20404004
  4001a4:	004081c0 	.word	0x004081c0
  4001a8:	00000000 	.word	0x00000000

004001ac <XDMAC_Handler>:
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4001ac:	4b1d      	ldr	r3, [pc, #116]	; (400224 <XDMAC_Handler+0x78>)
/********************************** Public Variables End **********************************/

#define One_over_max_int16 0.0000305185f 
/******************************* XDMAC Interrupt Handler Start *******************************/ 
void XDMAC_Handler(void)
{
  4001ae:	b470      	push	{r4, r5, r6}
  4001b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    uint32_t dma_status;
    
    dma_status = xdmac_channel_get_interrupt_status(XDMAC, XDMA_CH_SSC_RX);
    if (dma_status & XDMAC_CIS_BIS)
  4001b2:	07da      	lsls	r2, r3, #31
  4001b4:	d522      	bpl.n	4001fc <XDMAC_Handler+0x50>
    {
		// update input buffer to be used 
		if(inPingMode)
  4001b6:	4c1c      	ldr	r4, [pc, #112]	; (400228 <XDMAC_Handler+0x7c>)
		{
			inBuffer = inPingBuffer; 
		}
		else 
		{
			inBuffer = inPongBuffer; 
  4001b8:	4a1c      	ldr	r2, [pc, #112]	; (40022c <XDMAC_Handler+0x80>)
		if(inPingMode)
  4001ba:	7821      	ldrb	r1, [r4, #0]
			inBuffer = inPongBuffer; 
  4001bc:	4b1c      	ldr	r3, [pc, #112]	; (400230 <XDMAC_Handler+0x84>)
		}
		inPingMode = !inPingMode; 
  4001be:	7825      	ldrb	r5, [r4, #0]
			inBuffer = inPongBuffer; 
  4001c0:	2900      	cmp	r1, #0
  4001c2:	bf08      	it	eq
  4001c4:	4613      	moveq	r3, r2
  4001c6:	4a1b      	ldr	r2, [pc, #108]	; (400234 <XDMAC_Handler+0x88>)
		inPingMode = !inPingMode; 
  4001c8:	f085 0501 	eor.w	r5, r5, #1
  4001cc:	4e1a      	ldr	r6, [pc, #104]	; (400238 <XDMAC_Handler+0x8c>)
  4001ce:	4619      	mov	r1, r3
  4001d0:	f502 5080 	add.w	r0, r2, #4096	; 0x1000
		
		// fill process buffer - only left channel 
		uint32_t processIdx = 0; 
		for(uint32_t i = 0; i < IO_BUF_SIZE; i+=2, processIdx++)
		{
			processBuffer[processIdx] = ((float )(int16_t)inBuffer[i]) * One_over_max_int16; 
  4001d4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 40023c <XDMAC_Handler+0x90>
		inPingMode = !inPingMode; 
  4001d8:	7025      	strb	r5, [r4, #0]
  4001da:	6033      	str	r3, [r6, #0]
			processBuffer[processIdx] = ((float )(int16_t)inBuffer[i]) * One_over_max_int16; 
  4001dc:	f831 3b04 	ldrh.w	r3, [r1], #4
  4001e0:	b21b      	sxth	r3, r3
  4001e2:	ee07 3a90 	vmov	s15, r3
  4001e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4001ea:	ee67 7a87 	vmul.f32	s15, s15, s14
  4001ee:	ece2 7a01 	vstmia	r2!, {s15}
		for(uint32_t i = 0; i < IO_BUF_SIZE; i+=2, processIdx++)
  4001f2:	4282      	cmp	r2, r0
  4001f4:	d1f2      	bne.n	4001dc <XDMAC_Handler+0x30>
		}
		
		// data is ready to be processed in the main 
		dataReceived = true; 
  4001f6:	4b12      	ldr	r3, [pc, #72]	; (400240 <XDMAC_Handler+0x94>)
  4001f8:	2201      	movs	r2, #1
  4001fa:	701a      	strb	r2, [r3, #0]
  4001fc:	4b09      	ldr	r3, [pc, #36]	; (400224 <XDMAC_Handler+0x78>)
  4001fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    }
	
	dma_status = xdmac_channel_get_interrupt_status(XDMAC, XDMA_CH_SSC_TX);
	if (dma_status & XDMAC_CIS_BIS)
  400202:	07db      	lsls	r3, r3, #31
  400204:	d50c      	bpl.n	400220 <XDMAC_Handler+0x74>
	{
		// update output buffer to be used 
		if(outPingMode)
  400206:	4b0f      	ldr	r3, [pc, #60]	; (400244 <XDMAC_Handler+0x98>)
		{   
			outBuffer = outPingBuffer; 
		}
		else
		{
			outBuffer = outPongBuffer; 
  400208:	480f      	ldr	r0, [pc, #60]	; (400248 <XDMAC_Handler+0x9c>)
		if(outPingMode)
  40020a:	781c      	ldrb	r4, [r3, #0]
			outBuffer = outPongBuffer; 
  40020c:	490f      	ldr	r1, [pc, #60]	; (40024c <XDMAC_Handler+0xa0>)
		}
		outPingMode = !outPingMode; 
  40020e:	781a      	ldrb	r2, [r3, #0]
			outBuffer = outPongBuffer; 
  400210:	2c00      	cmp	r4, #0
  400212:	bf08      	it	eq
  400214:	4601      	moveq	r1, r0
  400216:	480e      	ldr	r0, [pc, #56]	; (400250 <XDMAC_Handler+0xa4>)
		outPingMode = !outPingMode; 
  400218:	f082 0201 	eor.w	r2, r2, #1
  40021c:	6001      	str	r1, [r0, #0]
  40021e:	701a      	strb	r2, [r3, #0]
	}
}
  400220:	bc70      	pop	{r4, r5, r6}
  400222:	4770      	bx	lr
  400224:	40078000 	.word	0x40078000
  400228:	20400010 	.word	0x20400010
  40022c:	20445800 	.word	0x20445800
  400230:	20449800 	.word	0x20449800
  400234:	20446800 	.word	0x20446800
  400238:	2040000c 	.word	0x2040000c
  40023c:	380000fd 	.word	0x380000fd
  400240:	2040401c 	.word	0x2040401c
  400244:	20400018 	.word	0x20400018
  400248:	20448800 	.word	0x20448800
  40024c:	20447800 	.word	0x20447800
  400250:	20400014 	.word	0x20400014

00400254 <configure_xdma>:
/******************************* XDMAC Interrupt Handler End *******************************/

/********************************** Public Functions Start **********************************/
void configure_xdma(void)
{
  400254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint16_t *src;
    
    xdmac_channel_config_t xdmac_channel_cfg = {0};
  400258:	2620      	movs	r6, #32
{
  40025a:	b088      	sub	sp, #32
    xdmac_channel_config_t xdmac_channel_cfg = {0};
  40025c:	2100      	movs	r1, #0
  40025e:	4b30      	ldr	r3, [pc, #192]	; (400320 <configure_xdma+0xcc>)
  400260:	4632      	mov	r2, r6
  400262:	4668      	mov	r0, sp
  400264:	4798      	blx	r3
    
    /* Initialize and enable DMA controller */
    pmc_enable_periph_clk(ID_XDMAC);
  400266:	4b2f      	ldr	r3, [pc, #188]	; (400324 <configure_xdma+0xd0>)
  400268:	203a      	movs	r0, #58	; 0x3a
    | XDMAC_CC_DIF_AHB_IF0
    | XDMAC_CC_SAM_FIXED_AM
    | XDMAC_CC_DAM_INCREMENTED_AM
    | XDMAC_CC_PERID(33);
	
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  40026a:	4c2f      	ldr	r4, [pc, #188]	; (400328 <configure_xdma+0xd4>)
    pmc_enable_periph_clk(ID_XDMAC);
  40026c:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40026e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
  400272:	4b2e      	ldr	r3, [pc, #184]	; (40032c <configure_xdma+0xd8>)
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  400274:	466a      	mov	r2, sp
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400276:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 400340 <configure_xdma+0xec>
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  40027a:	4620      	mov	r0, r4
  40027c:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
  400280:	2100      	movs	r1, #0
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400282:	f883 633a 	strb.w	r6, [r3, #826]	; 0x33a
 */
static inline void xdmac_channel_set_descriptor_control(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  400286:	270f      	movs	r7, #15
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400288:	605d      	str	r5, [r3, #4]
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  40028a:	2501      	movs	r5, #1
  40028c:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 400344 <configure_xdma+0xf0>
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400290:	f8cd e00c 	str.w	lr, [sp, #12]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  400294:	47c0      	blx	r8
    
    /* Initialize linked list descriptor */
    src = (uint16_t *)&inPingBuffer[0];
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  400296:	4b26      	ldr	r3, [pc, #152]	; (400330 <configure_xdma+0xdc>)
    | XDMAC_CC_DIF_AHB_IF1
    | XDMAC_CC_SAM_INCREMENTED_AM
    | XDMAC_CC_DAM_FIXED_AM
    | XDMAC_CC_PERID(32);
	
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  400298:	466a      	mov	r2, sp
    linklist_read[0].mbr_da = (uint32_t)(src);
  40029a:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 400348 <configure_xdma+0xf4>
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  40029e:	4629      	mov	r1, r5
    linklist_read[0].mbr_nda = (uint32_t)&linklist_read[1];
  4002a0:	f103 0010 	add.w	r0, r3, #16
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002a4:	f023 0603 	bic.w	r6, r3, #3
	linklist_read[1].mbr_da = (uint32_t)(src);
  4002a8:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 40034c <configure_xdma+0xf8>
    linklist_read[0].mbr_nda = (uint32_t)&linklist_read[1];
  4002ac:	6018      	str	r0, [r3, #0]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  4002ae:	4620      	mov	r0, r4
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  4002b0:	66e7      	str	r7, [r4, #108]	; 0x6c
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002b2:	66a6      	str	r6, [r4, #104]	; 0x68
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  4002b4:	60e5      	str	r5, [r4, #12]
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002b6:	4e1f      	ldr	r6, [pc, #124]	; (400334 <configure_xdma+0xe0>)
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  4002b8:	6525      	str	r5, [r4, #80]	; 0x50
    linklist_read[0].mbr_da = (uint32_t)(src);
  4002ba:	f8c3 e00c 	str.w	lr, [r3, #12]
    linklist_read[0].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002be:	f8df e090 	ldr.w	lr, [pc, #144]	; 400350 <configure_xdma+0xfc>
	linklist_read[1].mbr_da = (uint32_t)(src);
  4002c2:	f8c3 c01c 	str.w	ip, [r3, #28]
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  4002c6:	f8df c08c 	ldr.w	ip, [pc, #140]	; 400354 <configure_xdma+0x100>
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002ca:	605e      	str	r6, [r3, #4]
	linklist_read[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002cc:	615e      	str	r6, [r3, #20]
    linklist_read[0].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002ce:	f8c3 e008 	str.w	lr, [r3, #8]
	linklist_read[1].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002d2:	f8c3 e018 	str.w	lr, [r3, #24]
	linklist_read[1].mbr_nda = (uint32_t)&linklist_read[0];
  4002d6:	611b      	str	r3, [r3, #16]
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  4002d8:	f8cd c00c 	str.w	ip, [sp, #12]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  4002dc:	47c0      	blx	r8
    
    src = (uint16_t *)&outPingBuffer[0];
    linklist_write[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002de:	4b16      	ldr	r3, [pc, #88]	; (400338 <configure_xdma+0xe4>)
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  4002e0:	2102      	movs	r1, #2
		 | XDMAC_UBC_NDE_FETCH_EN
		 | XDMAC_UBC_NSEN_UPDATED
			| XDMAC_CUBC_UBLEN(IO_BUF_SIZE);
    linklist_write[0].mbr_sa = (uint32_t)(src);
    linklist_write[0].mbr_da = (uint32_t)&(SSC->SSC_THR);
  4002e2:	4a16      	ldr	r2, [pc, #88]	; (40033c <configure_xdma+0xe8>)
    linklist_write[0].mbr_sa = (uint32_t)(src);
  4002e4:	f8df c070 	ldr.w	ip, [pc, #112]	; 400358 <configure_xdma+0x104>
    linklist_write[0].mbr_nda = (uint32_t)&linklist_write[1];
  4002e8:	f103 0810 	add.w	r8, r3, #16
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002ec:	f023 0003 	bic.w	r0, r3, #3
	src = (uint16_t *)&outPongBuffer[0];
	linklist_write[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
	    | XDMAC_UBC_NDE_FETCH_EN
	    | XDMAC_UBC_NSEN_UPDATED
	    | XDMAC_CUBC_UBLEN(IO_BUF_SIZE);
	linklist_write[1].mbr_sa = (uint32_t)(src);
  4002f0:	f8df e068 	ldr.w	lr, [pc, #104]	; 40035c <configure_xdma+0x108>
    linklist_write[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002f4:	605e      	str	r6, [r3, #4]
	linklist_write[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002f6:	615e      	str	r6, [r3, #20]
	linklist_write[1].mbr_da = (uint32_t)&(SSC->SSC_THR);
	linklist_write[1].mbr_nda = (uint32_t)&linklist_write[0];
  4002f8:	611b      	str	r3, [r3, #16]
    linklist_write[0].mbr_nda = (uint32_t)&linklist_write[1];
  4002fa:	f8c3 8000 	str.w	r8, [r3]
    linklist_write[0].mbr_sa = (uint32_t)(src);
  4002fe:	f8c3 c008 	str.w	ip, [r3, #8]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  400302:	f8c4 70ac 	str.w	r7, [r4, #172]	; 0xac
	linklist_write[1].mbr_sa = (uint32_t)(src);
  400306:	f8c3 e018 	str.w	lr, [r3, #24]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  40030a:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8
    linklist_write[0].mbr_da = (uint32_t)&(SSC->SSC_THR);
  40030e:	60da      	str	r2, [r3, #12]
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  400310:	60e1      	str	r1, [r4, #12]
	linklist_write[1].mbr_da = (uint32_t)&(SSC->SSC_THR);
  400312:	61da      	str	r2, [r3, #28]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  400314:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
    xdmac_channel_set_descriptor_addr(XDMAC, XDMA_CH_SSC_TX, (uint32_t)(&linklist_write[0]), 0);
    
    xdmac_enable_interrupt(XDMAC, XDMA_CH_SSC_TX);
    xdmac_channel_enable_interrupt(XDMAC, XDMA_CH_SSC_TX, XDMAC_CIE_BIE);
    
}
  400318:	b008      	add	sp, #32
  40031a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40031e:	bf00      	nop
  400320:	00404f01 	.word	0x00404f01
  400324:	00402221 	.word	0x00402221
  400328:	40078000 	.word	0x40078000
  40032c:	e000e100 	.word	0xe000e100
  400330:	20404020 	.word	0x20404020
  400334:	0b000800 	.word	0x0b000800
  400338:	20404040 	.word	0x20404040
  40033c:	40004024 	.word	0x40004024
  400340:	21042801 	.word	0x21042801
  400344:	0040169d 	.word	0x0040169d
  400348:	20449800 	.word	0x20449800
  40034c:	20445800 	.word	0x20445800
  400350:	40004020 	.word	0x40004020
  400354:	20014811 	.word	0x20014811
  400358:	20447800 	.word	0x20447800
  40035c:	20448800 	.word	0x20448800

00400360 <audio_init>:
#include "DMA_Audio.h"
#include "WM8904_Driver.h"
#include "ASF/sam/utils/cmsis/samv71/include/component/supc.h"

void audio_init(void)
{
  400360:	b510      	push	{r4, lr}
	/* Initialize WM8904 TWI interface*/
	if (wm8904_twi_init() != TWIHS_SUCCESS) {
  400362:	4b13      	ldr	r3, [pc, #76]	; (4003b0 <audio_init+0x50>)
  400364:	4798      	blx	r3
  400366:	b118      	cbz	r0, 400370 <audio_init+0x10>
		printf("-E-\tWM8904 initialization failed.\r");
  400368:	4812      	ldr	r0, [pc, #72]	; (4003b4 <audio_init+0x54>)
  40036a:	4b13      	ldr	r3, [pc, #76]	; (4003b8 <audio_init+0x58>)
  40036c:	4798      	blx	r3
  40036e:	e7fe      	b.n	40036e <audio_init+0xe>
			/* Capture error */
		}
	}
		
	/* Configure CODEC */
	configure_codec();
  400370:	4b12      	ldr	r3, [pc, #72]	; (4003bc <audio_init+0x5c>)
  400372:	4604      	mov	r4, r0
  400374:	4798      	blx	r3
		
	/* Configure SSC */
	configure_ssc();
  400376:	4b12      	ldr	r3, [pc, #72]	; (4003c0 <audio_init+0x60>)
  400378:	4798      	blx	r3
		
	/* Configure XDMA */
	configure_xdma();
  40037a:	4b12      	ldr	r3, [pc, #72]	; (4003c4 <audio_init+0x64>)
  40037c:	4798      	blx	r3
		
	/* Enable the DAC master clock (MCLK) */
	pmc_pck_set_prescaler(PMC_PCK_2, PMC_MCKR_PRES_CLK_1);
  40037e:	4621      	mov	r1, r4
  400380:	2002      	movs	r0, #2
  400382:	4b11      	ldr	r3, [pc, #68]	; (4003c8 <audio_init+0x68>)
  400384:	4798      	blx	r3
	pmc_pck_set_source(PMC_PCK_2, PMC_MCKR_CSS_SLOW_CLK);
  400386:	4621      	mov	r1, r4
  400388:	2002      	movs	r0, #2
  40038a:	4b10      	ldr	r3, [pc, #64]	; (4003cc <audio_init+0x6c>)
  40038c:	4798      	blx	r3
	pmc_enable_pck(PMC_PCK_2);
  40038e:	2002      	movs	r0, #2
  400390:	4b0f      	ldr	r3, [pc, #60]	; (4003d0 <audio_init+0x70>)
  400392:	4798      	blx	r3
		
	/* Start playing */
	ssc_enable_rx(SSC);
  400394:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400398:	4b0e      	ldr	r3, [pc, #56]	; (4003d4 <audio_init+0x74>)
  40039a:	4798      	blx	r3
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  40039c:	4c0e      	ldr	r4, [pc, #56]	; (4003d8 <audio_init+0x78>)
  40039e:	2201      	movs	r2, #1
	xdmac_channel_enable(XDMAC, XDMA_CH_SSC_RX);
	// might want to enable in the first xdma interrupt (if you care)
	ssc_enable_tx(SSC);
  4003a0:	4b0e      	ldr	r3, [pc, #56]	; (4003dc <audio_init+0x7c>)
  4003a2:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4003a6:	61e2      	str	r2, [r4, #28]
  4003a8:	4798      	blx	r3
  4003aa:	2302      	movs	r3, #2
  4003ac:	61e3      	str	r3, [r4, #28]
  4003ae:	bd10      	pop	{r4, pc}
  4003b0:	00401205 	.word	0x00401205
  4003b4:	004075c8 	.word	0x004075c8
  4003b8:	00404835 	.word	0x00404835
  4003bc:	004004a5 	.word	0x004004a5
  4003c0:	004003e1 	.word	0x004003e1
  4003c4:	00400255 	.word	0x00400255
  4003c8:	00402269 	.word	0x00402269
  4003cc:	0040229d 	.word	0x0040229d
  4003d0:	004022d1 	.word	0x004022d1
  4003d4:	00401291 	.word	0x00401291
  4003d8:	40078000 	.word	0x40078000
  4003dc:	004012a1 	.word	0x004012a1

004003e0 <configure_ssc>:
#include "WM8904_Driver.h"


/********************************** Public Functions Start **********************************/
void configure_ssc(void)
{
  4003e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	clock_opt_t tx_clk_option, rx_clk_option;
	data_frame_opt_t tx_data_frame_option, rx_data_frame_option;

	/* Initialize clock */
	pmc_enable_periph_clk(ID_SSC);
  4003e4:	4b28      	ldr	r3, [pc, #160]	; (400488 <configure_ssc+0xa8>)
{
  4003e6:	b09c      	sub	sp, #112	; 0x70
	pmc_enable_periph_clk(ID_SSC);
  4003e8:	2016      	movs	r0, #22
	/* Reset SSC */
	ssc_reset(SSC);

	/* Transmitter clock mode configuration. */
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
	tx_clk_option.ul_cko = SSC_TCMR_CKO_NONE;
  4003ea:	2400      	movs	r4, #0
	pmc_enable_periph_clk(ID_SSC);
  4003ec:	4798      	blx	r3
	ssc_reset(SSC);
  4003ee:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4003f2:	4b26      	ldr	r3, [pc, #152]	; (40048c <configure_ssc+0xac>)
	tx_clk_option.ul_cki = 0;
	tx_clk_option.ul_ckg = SSC_TCMR_CKG_CONTINUOUS;
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
	tx_clk_option.ul_sttdly = 1;
	tx_clk_option.ul_period = BITS_BY_SLOT - 1;
  4003f4:	250f      	movs	r5, #15
	ssc_reset(SSC);
  4003f6:	4798      	blx	r3
	tx_clk_option.ul_sttdly = 1;
  4003f8:	2601      	movs	r6, #1
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
  4003fa:	f44f 68e0 	mov.w	r8, #1792	; 0x700
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
  4003fe:	f04f 0e02 	mov.w	lr, #2
	/* Transmitter frame mode configuration. */
	tx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
	tx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  400402:	2780      	movs	r7, #128	; 0x80
	tx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;
	tx_data_frame_option.ul_fslen_ext = 0;
	tx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
	tx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
	/* Configure the SSC transmitter to I2S mode. */
	ssc_set_transmitter(SSC, &tx_clk_option, &tx_data_frame_option);
  400404:	aa0e      	add	r2, sp, #56	; 0x38
  400406:	4669      	mov	r1, sp
  400408:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40040c:	4b20      	ldr	r3, [pc, #128]	; (400490 <configure_ssc+0xb0>)
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
  40040e:	f8cd e000 	str.w	lr, [sp]
	tx_clk_option.ul_cko = SSC_TCMR_CKO_NONE;
  400412:	9401      	str	r4, [sp, #4]
	tx_clk_option.ul_cki = 0;
  400414:	9402      	str	r4, [sp, #8]
	tx_clk_option.ul_ckg = SSC_TCMR_CKG_CONTINUOUS;
  400416:	9403      	str	r4, [sp, #12]
	tx_data_frame_option.ul_datnb = 0;
  400418:	9410      	str	r4, [sp, #64]	; 0x40
	tx_data_frame_option.ul_fslen_ext = 0;
  40041a:	9412      	str	r4, [sp, #72]	; 0x48
	tx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  40041c:	9413      	str	r4, [sp, #76]	; 0x4c
	tx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  40041e:	9414      	str	r4, [sp, #80]	; 0x50
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
  400420:	f8cd 8018 	str.w	r8, [sp, #24]
	tx_clk_option.ul_sttdly = 1;
  400424:	9605      	str	r6, [sp, #20]
	tx_clk_option.ul_period = BITS_BY_SLOT - 1;
  400426:	9504      	str	r5, [sp, #16]
	tx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
  400428:	950e      	str	r5, [sp, #56]	; 0x38
	tx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;
  40042a:	9511      	str	r5, [sp, #68]	; 0x44
	tx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  40042c:	970f      	str	r7, [sp, #60]	; 0x3c
	ssc_set_transmitter(SSC, &tx_clk_option, &tx_data_frame_option);
  40042e:	4798      	blx	r3

	/* Receiver clock mode configuration. */
	rx_clk_option.ul_cks = SSC_RCMR_CKS_TK;
	rx_clk_option.ul_cko = SSC_RCMR_CKO_NONE;
	rx_clk_option.ul_cki = SSC_RCMR_CKI;
  400430:	f04f 0c20 	mov.w	ip, #32
	rx_clk_option.ul_ckg = SSC_RCMR_CKG_CONTINUOUS;
	rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_EDGE;
	rx_clk_option.ul_sttdly = 1;	
	rx_clk_option.ul_period = BITS_BY_SLOT;	
  400434:	f04f 0e10 	mov.w	lr, #16
	rx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;	
	rx_data_frame_option.ul_fslen_ext = 0;
	rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
	rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
	/* Configure the SSC transmitter to I2S mode. */
	ssc_set_receiver(SSC, &rx_clk_option, &rx_data_frame_option);
  400438:	aa15      	add	r2, sp, #84	; 0x54
  40043a:	a907      	add	r1, sp, #28
  40043c:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400440:	4b14      	ldr	r3, [pc, #80]	; (400494 <configure_ssc+0xb4>)
	rx_clk_option.ul_cki = SSC_RCMR_CKI;
  400442:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
	rx_clk_option.ul_period = BITS_BY_SLOT;	
  400446:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
	rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_EDGE;
  40044a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
	rx_clk_option.ul_cks = SSC_RCMR_CKS_TK;
  40044e:	9607      	str	r6, [sp, #28]
	rx_clk_option.ul_cko = SSC_RCMR_CKO_NONE;
  400450:	9408      	str	r4, [sp, #32]
	rx_clk_option.ul_ckg = SSC_RCMR_CKG_CONTINUOUS;
  400452:	940a      	str	r4, [sp, #40]	; 0x28
	rx_clk_option.ul_sttdly = 1;	
  400454:	960c      	str	r6, [sp, #48]	; 0x30
	rx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
  400456:	9515      	str	r5, [sp, #84]	; 0x54
	rx_data_frame_option.ul_msbf = SSC_RFMR_MSBF;
  400458:	9716      	str	r7, [sp, #88]	; 0x58
	rx_data_frame_option.ul_datnb = 0;
  40045a:	9417      	str	r4, [sp, #92]	; 0x5c
	rx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;	
  40045c:	9518      	str	r5, [sp, #96]	; 0x60
	rx_data_frame_option.ul_fslen_ext = 0;
  40045e:	9419      	str	r4, [sp, #100]	; 0x64
	rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  400460:	941a      	str	r4, [sp, #104]	; 0x68
	rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  400462:	941b      	str	r4, [sp, #108]	; 0x6c
	ssc_set_receiver(SSC, &rx_clk_option, &rx_data_frame_option);
  400464:	4798      	blx	r3

	/* Disable transmitter first */
	ssc_disable_tx(SSC);
  400466:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40046a:	4b0b      	ldr	r3, [pc, #44]	; (400498 <configure_ssc+0xb8>)
  40046c:	4798      	blx	r3
	ssc_disable_rx(SSC);
  40046e:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400472:	4b0a      	ldr	r3, [pc, #40]	; (40049c <configure_ssc+0xbc>)
  400474:	4798      	blx	r3

	/* Disable All Interrupt */
	ssc_disable_interrupt(SSC, 0xFFFFFFFF);
  400476:	f04f 31ff 	mov.w	r1, #4294967295
  40047a:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40047e:	4b08      	ldr	r3, [pc, #32]	; (4004a0 <configure_ssc+0xc0>)
  400480:	4798      	blx	r3
}
  400482:	b01c      	add	sp, #112	; 0x70
  400484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400488:	00402221 	.word	0x00402221
  40048c:	0040127d 	.word	0x0040127d
  400490:	00401325 	.word	0x00401325
  400494:	004012b1 	.word	0x004012b1
  400498:	004012a9 	.word	0x004012a9
  40049c:	00401299 	.word	0x00401299
  4004a0:	00401399 	.word	0x00401399

004004a4 <configure_codec>:


void configure_codec(void)
{
  4004a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t data = 0;
	/* check that WM8904 is present */
	wm8904_write_register(WM8904_SW_RESET_AND_ID, 0xFFFF);
  4004a8:	f64f 71ff 	movw	r1, #65535	; 0xffff
  4004ac:	4c3d      	ldr	r4, [pc, #244]	; (4005a4 <configure_codec+0x100>)
  4004ae:	2000      	movs	r0, #0
	}

	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |	
	WM8904_VMID_RES_FAST | WM8904_VMID_ENA);
	delay_ms(5);
  4004b0:	4e3d      	ldr	r6, [pc, #244]	; (4005a8 <configure_codec+0x104>)
	wm8904_write_register(WM8904_SW_RESET_AND_ID, 0xFFFF);
  4004b2:	47a0      	blx	r4
	data = wm8904_read_register(WM8904_SW_RESET_AND_ID);
  4004b4:	4b3d      	ldr	r3, [pc, #244]	; (4005ac <configure_codec+0x108>)
  4004b6:	2000      	movs	r0, #0
	delay_ms(5);
  4004b8:	4d3d      	ldr	r5, [pc, #244]	; (4005b0 <configure_codec+0x10c>)
	data = wm8904_read_register(WM8904_SW_RESET_AND_ID);
  4004ba:	4798      	blx	r3
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
  4004bc:	2108      	movs	r1, #8
  4004be:	2004      	movs	r0, #4
	WM8904_DCS_ENA_CHAN_3 | WM8904_DCS_ENA_CHAN_2 |
	WM8904_DCS_ENA_CHAN_1 | WM8904_DCS_ENA_CHAN_0);
	wm8904_write_register(WM8904_DC_SERVO_1,
	WM8904_DCS_TRIG_STARTUP_3 | WM8904_DCS_TRIG_STARTUP_2 |
	WM8904_DCS_TRIG_STARTUP_1 | WM8904_DCS_TRIG_STARTUP_0);
	delay_ms(100);
  4004c0:	4f3c      	ldr	r7, [pc, #240]	; (4005b4 <configure_codec+0x110>)
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
  4004c2:	47a0      	blx	r4
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |	
  4004c4:	2147      	movs	r1, #71	; 0x47
  4004c6:	2005      	movs	r0, #5
  4004c8:	47a0      	blx	r4
	delay_ms(5);
  4004ca:	4630      	mov	r0, r6
  4004cc:	47a8      	blx	r5
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |
  4004ce:	2143      	movs	r1, #67	; 0x43
  4004d0:	2005      	movs	r0, #5
  4004d2:	47a0      	blx	r4
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS | WM8904_BIAS_ENA);
  4004d4:	2109      	movs	r1, #9
  4004d6:	2004      	movs	r0, #4
  4004d8:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_0, WM8904_INL_ENA | WM8904_INR_ENA);
  4004da:	2103      	movs	r1, #3
  4004dc:	200c      	movs	r0, #12
  4004de:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_2, WM8904_HPL_PGA_ENA | WM8904_HPR_PGA_ENA);
  4004e0:	2103      	movs	r1, #3
  4004e2:	200e      	movs	r0, #14
  4004e4:	47a0      	blx	r4
	wm8904_write_register(WM8904_DAC_DIGITAL_1, WM8904_DEEMPH(0));
  4004e6:	2100      	movs	r1, #0
  4004e8:	2021      	movs	r0, #33	; 0x21
  4004ea:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_OUT12_ZC, 0x0000);
  4004ec:	2100      	movs	r1, #0
  4004ee:	203d      	movs	r0, #61	; 0x3d
  4004f0:	47a0      	blx	r4
	wm8904_write_register(WM8904_CHARGE_PUMP_0, WM8904_CP_ENA);
  4004f2:	2101      	movs	r1, #1
  4004f4:	2062      	movs	r0, #98	; 0x62
  4004f6:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLASS_W_0, WM8904_CP_DYN_PWR);
  4004f8:	2101      	movs	r1, #1
  4004fa:	2068      	movs	r0, #104	; 0x68
  4004fc:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_1, 0x0000);
  4004fe:	2100      	movs	r1, #0
  400500:	2074      	movs	r0, #116	; 0x74
  400502:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_2, WM8904_FLL_OUTDIV(7)| WM8904_FLL_FRATIO(4));
  400504:	f240 7104 	movw	r1, #1796	; 0x704
  400508:	2075      	movs	r0, #117	; 0x75
  40050a:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_3, WM8904_FLL_K(0x8000));
  40050c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400510:	2076      	movs	r0, #118	; 0x76
  400512:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_4, WM8904_FLL_N(0xBB));
  400514:	f44f 51bb 	mov.w	r1, #5984	; 0x1760
  400518:	2077      	movs	r0, #119	; 0x77
  40051a:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_1, WM8904_FLL_FRACN_ENA | WM8904_FLL_ENA);
  40051c:	2105      	movs	r1, #5
  40051e:	2074      	movs	r0, #116	; 0x74
  400520:	47a0      	blx	r4
	delay_ms(5);
  400522:	4630      	mov	r0, r6
  400524:	47a8      	blx	r5
	wm8904_write_register(WM8904_CLOCK_RATES_1, WM8904_CLK_SYS_RATE(3) | WM8904_SAMPLE_RATE(SAMPLE_RATE_48k));
  400526:	f640 4105 	movw	r1, #3077	; 0xc05
  40052a:	2015      	movs	r0, #21
  40052c:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLOCK_RATES_0, 0x0000);
  40052e:	2100      	movs	r1, #0
  400530:	2014      	movs	r0, #20
  400532:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLOCK_RATES_2,
  400534:	f244 0106 	movw	r1, #16390	; 0x4006
  400538:	2016      	movs	r0, #22
  40053a:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_1, WM8904_BCLK_DIR | WM8904_AIF_FMT_I2S); 
  40053c:	2142      	movs	r1, #66	; 0x42
  40053e:	2019      	movs	r0, #25
  400540:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_2, WM8904_BCLK_DIV(8));
  400542:	2108      	movs	r1, #8
  400544:	201a      	movs	r0, #26
  400546:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_3, WM8904_LRCLK_DIR | WM8904_LRCLK_RATE(0x20));
  400548:	f44f 6102 	mov.w	r1, #2080	; 0x820
  40054c:	201b      	movs	r0, #27
  40054e:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_6,
  400550:	210f      	movs	r1, #15
  400552:	2012      	movs	r0, #18
  400554:	47a0      	blx	r4
	delay_ms(5);
  400556:	4630      	mov	r0, r6
  400558:	47a8      	blx	r5
	wm8904_write_register(WM8904_ANALOGUE_LEFT_INPUT_0, WM8904_LIN_VOL(0x10));
  40055a:	2110      	movs	r1, #16
  40055c:	202c      	movs	r0, #44	; 0x2c
  40055e:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_RIGHT_INPUT_0, WM8904_RIN_VOL(0x10));
  400560:	2110      	movs	r1, #16
  400562:	202d      	movs	r0, #45	; 0x2d
  400564:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400566:	2111      	movs	r1, #17
  400568:	205a      	movs	r0, #90	; 0x5a
  40056a:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  40056c:	2133      	movs	r1, #51	; 0x33
  40056e:	205a      	movs	r0, #90	; 0x5a
  400570:	47a0      	blx	r4
	wm8904_write_register(WM8904_DC_SERVO_0,
  400572:	210f      	movs	r1, #15
  400574:	2043      	movs	r0, #67	; 0x43
  400576:	47a0      	blx	r4
	wm8904_write_register(WM8904_DC_SERVO_1,
  400578:	21f0      	movs	r1, #240	; 0xf0
  40057a:	2044      	movs	r0, #68	; 0x44
  40057c:	47a0      	blx	r4
	delay_ms(100);
  40057e:	4638      	mov	r0, r7
  400580:	47a8      	blx	r5
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400582:	2177      	movs	r1, #119	; 0x77
  400584:	205a      	movs	r0, #90	; 0x5a
  400586:	47a0      	blx	r4
	WM8904_HPL_ENA_OUTP | WM8904_HPL_ENA_DLY | WM8904_HPL_ENA |
	WM8904_HPR_ENA_OUTP | WM8904_HPR_ENA_DLY | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400588:	21ff      	movs	r1, #255	; 0xff
  40058a:	205a      	movs	r0, #90	; 0x5a
  40058c:	47a0      	blx	r4
	WM8904_HPL_RMV_SHORT | WM8904_HPL_ENA_OUTP | WM8904_HPL_ENA_DLY | WM8904_HPL_ENA |
	WM8904_HPR_RMV_SHORT | WM8904_HPR_ENA_OUTP | WM8904_HPR_ENA_DLY | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_ANALOGUE_OUT1_LEFT, WM8904_HPOUT_VU | WM8904_HPOUTL_VOL(0x39));
  40058e:	21b9      	movs	r1, #185	; 0xb9
  400590:	2039      	movs	r0, #57	; 0x39
  400592:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_OUT1_RIGHT, WM8904_HPOUT_VU | WM8904_HPOUTR_VOL(0x39));
  400594:	203a      	movs	r0, #58	; 0x3a
  400596:	21b9      	movs	r1, #185	; 0xb9
  400598:	47a0      	blx	r4
	delay_ms(100);
  40059a:	4638      	mov	r0, r7
  40059c:	462b      	mov	r3, r5
}
  40059e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	delay_ms(100);
  4005a2:	4718      	bx	r3
  4005a4:	0040118d 	.word	0x0040118d
  4005a8:	0003dbc2 	.word	0x0003dbc2
  4005ac:	004011c9 	.word	0x004011c9
  4005b0:	20400001 	.word	0x20400001
  4005b4:	004d2b25 	.word	0x004d2b25

004005b8 <computeWaveletPitch>:
{
	float pitchF = 0.0f;
	int32_t i, j;
	float si, si1;
	
	arm_copy_f32(samples, sam, WIN_SIZE); 
  4005b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4005bc:	499e      	ldr	r1, [pc, #632]	; (400838 <computeWaveletPitch+0x280>)
  4005be:	4b9f      	ldr	r3, [pc, #636]	; (40083c <computeWaveletPitch+0x284>)
	
	return pitchF;
}

float computeWaveletPitch(float * samples)
{
  4005c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int32_t curSamNb = WIN_SIZE;
  4005c4:	4692      	mov	sl, r2
	int32_t curLevel = 0;
  4005c6:	2400      	movs	r4, #0
		memset(distances, 0, WIN_SIZE*sizeof(int32_t));
  4005c8:	f8df b290 	ldr.w	fp, [pc, #656]	; 40085c <computeWaveletPitch+0x2a4>
{
  4005cc:	ed2d 8b04 	vpush	{d8-d9}
  4005d0:	b087      	sub	sp, #28
	float curModeDistance = -1.0f;
  4005d2:	eeff 9a00 	vmov.f32	s19, #240	; 0xbf800000 -1.0
	arm_copy_f32(samples, sam, WIN_SIZE); 
  4005d6:	4798      	blx	r3
		arm_max_f32(sam, WIN_SIZE, &maxValue, &temp_idx); 
  4005d8:	4651      	mov	r1, sl
  4005da:	ab02      	add	r3, sp, #8
  4005dc:	aa03      	add	r2, sp, #12
  4005de:	4896      	ldr	r0, [pc, #600]	; (400838 <computeWaveletPitch+0x280>)
	int32_t curLevel = 0;
  4005e0:	9400      	str	r4, [sp, #0]
		arm_max_f32(sam, WIN_SIZE, &maxValue, &temp_idx); 
  4005e2:	4c97      	ldr	r4, [pc, #604]	; (400840 <computeWaveletPitch+0x288>)
  4005e4:	47a0      	blx	r4
		arm_min_f32(sam, WIN_SIZE, &minValue, &temp_idx); 
  4005e6:	ab02      	add	r3, sp, #8
  4005e8:	aa04      	add	r2, sp, #16
  4005ea:	4651      	mov	r1, sl
  4005ec:	4892      	ldr	r0, [pc, #584]	; (400838 <computeWaveletPitch+0x280>)
  4005ee:	4c95      	ldr	r4, [pc, #596]	; (400844 <computeWaveletPitch+0x28c>)
  4005f0:	47a0      	blx	r4
		float theDC = 0.0;
  4005f2:	2300      	movs	r3, #0
  4005f4:	aa06      	add	r2, sp, #24
		arm_mean_f32(sam, WIN_SIZE, &theDC); 
  4005f6:	4651      	mov	r1, sl
  4005f8:	488f      	ldr	r0, [pc, #572]	; (400838 <computeWaveletPitch+0x280>)
		float theDC = 0.0;
  4005fa:	f842 3d04 	str.w	r3, [r2, #-4]!
		arm_mean_f32(sam, WIN_SIZE, &theDC); 
  4005fe:	4b92      	ldr	r3, [pc, #584]	; (400848 <computeWaveletPitch+0x290>)
  400600:	4798      	blx	r3
		maxValue = maxValue - theDC;
  400602:	eddd 6a05 	vldr	s13, [sp, #20]
		minValue = minValue - theDC;
  400606:	ed9d 7a04 	vldr	s14, [sp, #16]
		ampltitudeThreshold = amplitudeMax*maximaThresholdRatio;		
  40060a:	eeb6 6a08 	vmov.f32	s12, #104	; 0x3f400000  0.750
		maxValue = maxValue - theDC;
  40060e:	eddd 7a03 	vldr	s15, [sp, #12]
	int32_t res = 1, j;
  400612:	2301      	movs	r3, #1
		minValue = minValue - theDC;
  400614:	ee37 7a66 	vsub.f32	s14, s14, s13
		delta = SAMPLE_RATE/(_2power(curLevel)*maxF);
  400618:	eddf 8a8c 	vldr	s17, [pc, #560]	; 40084c <computeWaveletPitch+0x294>
		maxValue = maxValue - theDC;
  40061c:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if (curSamNb < 2) return pitchF;
  400620:	ed9f 8a8b 	vldr	s16, [pc, #556]	; 400850 <computeWaveletPitch+0x298>
		float amplitudeMax = (maxValue > -minValue ? maxValue : -minValue);
  400624:	eeb1 9a47 	vneg.f32	s18, s14
		minValue = minValue - theDC;
  400628:	ed8d 7a04 	vstr	s14, [sp, #16]
		maxValue = maxValue - theDC;
  40062c:	edcd 7a03 	vstr	s15, [sp, #12]
		float amplitudeMax = (maxValue > -minValue ? maxValue : -minValue);
  400630:	fec9 7a27 	vmaxnm.f32	s15, s18, s15
		ampltitudeThreshold = amplitudeMax*maximaThresholdRatio;		
  400634:	ee27 9a86 	vmul.f32	s18, s15, s12
		delta = SAMPLE_RATE/(_2power(curLevel)*maxF);
  400638:	ee07 3a90 	vmov	s15, r3
		if (curSamNb < 2) return pitchF;
  40063c:	f1ba 0f01 	cmp.w	sl, #1
		delta = SAMPLE_RATE/(_2power(curLevel)*maxF);
  400640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400644:	ee88 7aa7 	vdiv.f32	s14, s17, s15
  400648:	eefd 7ac7 	vcvt.s32.f32	s15, s14
  40064c:	ee17 4a90 	vmov	r4, s15
		if (curSamNb < 2) return pitchF;
  400650:	f340 8286 	ble.w	400b60 <computeWaveletPitch+0x5a8>
  400654:	f1ba 0f03 	cmp.w	sl, #3
  400658:	f340 826d 	ble.w	400b36 <computeWaveletPitch+0x57e>
  40065c:	f1aa 0e04 	sub.w	lr, sl, #4
  400660:	4b75      	ldr	r3, [pc, #468]	; (400838 <computeWaveletPitch+0x280>)
  400662:	2000      	movs	r0, #0
  400664:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 400860 <computeWaveletPitch+0x2a8>
  400668:	f02e 0e01 	bic.w	lr, lr, #1
  40066c:	4619      	mov	r1, r3
  40066e:	9301      	str	r3, [sp, #4]
  400670:	4602      	mov	r2, r0
  400672:	edd3 7a00 	vldr	s15, [r3]
  400676:	f10e 0e03 	add.w	lr, lr, #3
  40067a:	4606      	mov	r6, r0
  40067c:	4605      	mov	r5, r0
  40067e:	46c4      	mov	ip, r8
  400680:	eeb0 7a48 	vmov.f32	s14, s16
  400684:	2301      	movs	r3, #1
  400686:	e050      	b.n	40072a <computeWaveletPitch+0x172>
						if (i -1 > lastmaxIndex + delta) 
  400688:	2201      	movs	r2, #1
			si = sam[i]; // - theDC;
  40068a:	edd1 7a02 	vldr	s15, [r1, #8]
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  40068e:	eef5 7a40 	vcmp.f32	s15, #0.0
  400692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400696:	dd06      	ble.n	4006a6 <computeWaveletPitch+0xee>
  400698:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  40069c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006a0:	d801      	bhi.n	4006a6 <computeWaveletPitch+0xee>
  4006a2:	2000      	movs	r0, #0
  4006a4:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  4006a6:	eef5 7a40 	vcmp.f32	s15, #0.0
  4006aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006ae:	d506      	bpl.n	4006be <computeWaveletPitch+0x106>
  4006b0:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  4006b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006b8:	db01      	blt.n	4006be <computeWaveletPitch+0x106>
  4006ba:	2001      	movs	r0, #1
  4006bc:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  4006be:	eeb4 6ac8 	vcmpe.f32	s12, s16
			dv = si - si1;
  4006c2:	ee37 7ae6 	vsub.f32	s14, s15, s13
			if (previousDV > -1000.0f) 
  4006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006ca:	dd2a      	ble.n	400722 <computeWaveletPitch+0x16a>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  4006cc:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
  4006d0:	f000 0701 	and.w	r7, r0, #1
  4006d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006d8:	bf58      	it	pl
  4006da:	2700      	movpl	r7, #0
  4006dc:	b1af      	cbz	r7, 40070a <computeWaveletPitch+0x152>
  4006de:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  4006e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006e6:	db10      	blt.n	40070a <computeWaveletPitch+0x152>
					if (Abs(si1) >= ampltitudeThreshold) 
  4006e8:	eef0 5ae6 	vabs.f32	s11, s13
  4006ec:	eeb4 9ae5 	vcmpe.f32	s18, s11
  4006f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006f4:	d809      	bhi.n	40070a <computeWaveletPitch+0x152>
						if (i - 1 > lastMinIndex + delta)
  4006f6:	eb04 070c 	add.w	r7, r4, ip
  4006fa:	429f      	cmp	r7, r3
  4006fc:	da05      	bge.n	40070a <computeWaveletPitch+0x152>
							mins[nbMins++] = i - 1;
  4006fe:	4855      	ldr	r0, [pc, #340]	; (400854 <computeWaveletPitch+0x29c>)
  400700:	469c      	mov	ip, r3
  400702:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
  400706:	3501      	adds	r5, #1
							findMin = 0;
  400708:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  40070a:	eeb5 6a40 	vcmp.f32	s12, #0.0
  40070e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400712:	dd06      	ble.n	400722 <computeWaveletPitch+0x16a>
  400714:	b12a      	cbz	r2, 400722 <computeWaveletPitch+0x16a>
  400716:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  40071a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40071e:	d96b      	bls.n	4007f8 <computeWaveletPitch+0x240>
						if (i -1 > lastmaxIndex + delta) 
  400720:	2201      	movs	r2, #1
  400722:	3302      	adds	r3, #2
  400724:	3108      	adds	r1, #8
  400726:	4573      	cmp	r3, lr
  400728:	d07b      	beq.n	400822 <computeWaveletPitch+0x26a>
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  40072a:	eef5 7a40 	vcmp.f32	s15, #0.0
			si = sam[i]; // - theDC;
  40072e:	edd1 6a01 	vldr	s13, [r1, #4]
  400732:	1e5f      	subs	r7, r3, #1
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  400734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400738:	d806      	bhi.n	400748 <computeWaveletPitch+0x190>
  40073a:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  40073e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400742:	dd01      	ble.n	400748 <computeWaveletPitch+0x190>
  400744:	2000      	movs	r0, #0
  400746:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  400748:	eef5 7a40 	vcmp.f32	s15, #0.0
  40074c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400750:	db06      	blt.n	400760 <computeWaveletPitch+0x1a8>
  400752:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40075a:	d501      	bpl.n	400760 <computeWaveletPitch+0x1a8>
  40075c:	2001      	movs	r0, #1
  40075e:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  400760:	eeb4 7ac8 	vcmpe.f32	s14, s16
			dv = si - si1;
  400764:	ee36 6ae7 	vsub.f32	s12, s13, s15
			if (previousDV > -1000.0f) 
  400768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40076c:	dd8d      	ble.n	40068a <computeWaveletPitch+0xd2>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  40076e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  400772:	f000 0901 	and.w	r9, r0, #1
  400776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40077a:	bf58      	it	pl
  40077c:	f04f 0900 	movpl.w	r9, #0
  400780:	f1b9 0f00 	cmp.w	r9, #0
  400784:	d015      	beq.n	4007b2 <computeWaveletPitch+0x1fa>
  400786:	eeb5 6a40 	vcmp.f32	s12, #0.0
  40078a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40078e:	db10      	blt.n	4007b2 <computeWaveletPitch+0x1fa>
					if (Abs(si1) >= ampltitudeThreshold) 
  400790:	eef0 5ae7 	vabs.f32	s11, s15
  400794:	eeb4 9ae5 	vcmpe.f32	s18, s11
  400798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40079c:	d809      	bhi.n	4007b2 <computeWaveletPitch+0x1fa>
						if (i - 1 > lastMinIndex + delta)
  40079e:	eb04 090c 	add.w	r9, r4, ip
  4007a2:	45b9      	cmp	r9, r7
  4007a4:	da05      	bge.n	4007b2 <computeWaveletPitch+0x1fa>
							mins[nbMins++] = i - 1;
  4007a6:	482b      	ldr	r0, [pc, #172]	; (400854 <computeWaveletPitch+0x29c>)
  4007a8:	46bc      	mov	ip, r7
  4007aa:	f840 7025 	str.w	r7, [r0, r5, lsl #2]
  4007ae:	3501      	adds	r5, #1
							findMin = 0;
  4007b0:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  4007b2:	eeb5 7a40 	vcmp.f32	s14, #0.0
  4007b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007ba:	f77f af66 	ble.w	40068a <computeWaveletPitch+0xd2>
  4007be:	2a00      	cmp	r2, #0
  4007c0:	f43f af63 	beq.w	40068a <computeWaveletPitch+0xd2>
  4007c4:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
  4007c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007cc:	f63f af5c 	bhi.w	400688 <computeWaveletPitch+0xd0>
					if (Abs(si1) >= ampltitudeThreshold) 
  4007d0:	eef0 7ae7 	vabs.f32	s15, s15
  4007d4:	eeb4 9ae7 	vcmpe.f32	s18, s15
  4007d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007dc:	f63f af54 	bhi.w	400688 <computeWaveletPitch+0xd0>
						if (i -1 > lastmaxIndex + delta) 
  4007e0:	eb04 0208 	add.w	r2, r4, r8
  4007e4:	42ba      	cmp	r2, r7
  4007e6:	f6bf af4f 	bge.w	400688 <computeWaveletPitch+0xd0>
							maxs[nbMaxs++] = i - 1;
  4007ea:	4a1b      	ldr	r2, [pc, #108]	; (400858 <computeWaveletPitch+0x2a0>)
  4007ec:	46b8      	mov	r8, r7
  4007ee:	f842 7026 	str.w	r7, [r2, r6, lsl #2]
  4007f2:	3601      	adds	r6, #1
							findMax = 0;
  4007f4:	2200      	movs	r2, #0
  4007f6:	e748      	b.n	40068a <computeWaveletPitch+0xd2>
					if (Abs(si1) >= ampltitudeThreshold) 
  4007f8:	eef0 6ae6 	vabs.f32	s13, s13
  4007fc:	eeb4 9ae6 	vcmpe.f32	s18, s13
  400800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400804:	d88c      	bhi.n	400720 <computeWaveletPitch+0x168>
						if (i -1 > lastmaxIndex + delta) 
  400806:	eb04 0208 	add.w	r2, r4, r8
  40080a:	429a      	cmp	r2, r3
  40080c:	da88      	bge.n	400720 <computeWaveletPitch+0x168>
							maxs[nbMaxs++] = i - 1;
  40080e:	4a12      	ldr	r2, [pc, #72]	; (400858 <computeWaveletPitch+0x2a0>)
  400810:	4698      	mov	r8, r3
  400812:	3108      	adds	r1, #8
  400814:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  400818:	3302      	adds	r3, #2
  40081a:	3601      	adds	r6, #1
							findMax = 0;
  40081c:	2200      	movs	r2, #0
  40081e:	4573      	cmp	r3, lr
  400820:	d183      	bne.n	40072a <computeWaveletPitch+0x172>
  400822:	9f01      	ldr	r7, [sp, #4]
  400824:	f06f 4140 	mvn.w	r1, #3221225472	; 0xc0000000
							mins[nbMins++] = i - 1;
  400828:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400854 <computeWaveletPitch+0x29c>
  40082c:	46a6      	mov	lr, r4
  40082e:	4419      	add	r1, r3
  400830:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  400834:	e01c      	b.n	400870 <computeWaveletPitch+0x2b8>
  400836:	bf00      	nop
  400838:	20407400 	.word	0x20407400
  40083c:	00403889 	.word	0x00403889
  400840:	00403a89 	.word	0x00403a89
  400844:	00403949 	.word	0x00403949
  400848:	00403a25 	.word	0x00403a25
  40084c:	417bbbbc 	.word	0x417bbbbc
  400850:	c47a0000 	.word	0xc47a0000
  400854:	20406400 	.word	0x20406400
  400858:	20405400 	.word	0x20405400
  40085c:	20404400 	.word	0x20404400
  400860:	fff0bdc0 	.word	0xfff0bdc0
						if (i -1 > lastmaxIndex + delta) 
  400864:	2201      	movs	r2, #1
		for (i = 1; i < curSamNb; i++) 
  400866:	3301      	adds	r3, #1
			dv = si - si1;
  400868:	eeb0 7a67 	vmov.f32	s14, s15
		for (i = 1; i < curSamNb; i++) 
  40086c:	459a      	cmp	sl, r3
  40086e:	dd65      	ble.n	40093c <computeWaveletPitch+0x384>
			si = sam[i]; // - theDC;
  400870:	edd1 7a01 	vldr	s15, [r1, #4]
  400874:	1e5f      	subs	r7, r3, #1
			si1 = sam[i-1]; // - theDC;
  400876:	ecf1 6a01 	vldmia	r1!, {s13}
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  40087a:	eef5 7a40 	vcmp.f32	s15, #0.0
  40087e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400882:	dd06      	ble.n	400892 <computeWaveletPitch+0x2da>
  400884:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40088c:	d801      	bhi.n	400892 <computeWaveletPitch+0x2da>
  40088e:	2000      	movs	r0, #0
  400890:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  400892:	eef5 7a40 	vcmp.f32	s15, #0.0
  400896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40089a:	d506      	bpl.n	4008aa <computeWaveletPitch+0x2f2>
  40089c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  4008a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008a4:	db01      	blt.n	4008aa <computeWaveletPitch+0x2f2>
  4008a6:	2001      	movs	r0, #1
  4008a8:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  4008aa:	eeb4 7ac8 	vcmpe.f32	s14, s16
			dv = si - si1;
  4008ae:	ee77 7ae6 	vsub.f32	s15, s15, s13
			if (previousDV > -1000.0f) 
  4008b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008b6:	ddd6      	ble.n	400866 <computeWaveletPitch+0x2ae>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  4008b8:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  4008bc:	f000 0401 	and.w	r4, r0, #1
  4008c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008c4:	bf58      	it	pl
  4008c6:	2400      	movpl	r4, #0
  4008c8:	b1a4      	cbz	r4, 4008f4 <computeWaveletPitch+0x33c>
  4008ca:	eef5 7a40 	vcmp.f32	s15, #0.0
  4008ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008d2:	db0f      	blt.n	4008f4 <computeWaveletPitch+0x33c>
					if (Abs(si1) >= ampltitudeThreshold) 
  4008d4:	eeb0 6ae6 	vabs.f32	s12, s13
  4008d8:	eeb4 9ac6 	vcmpe.f32	s18, s12
  4008dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008e0:	d808      	bhi.n	4008f4 <computeWaveletPitch+0x33c>
						if (i - 1 > lastMinIndex + delta)
  4008e2:	eb0e 040c 	add.w	r4, lr, ip
  4008e6:	42bc      	cmp	r4, r7
  4008e8:	da04      	bge.n	4008f4 <computeWaveletPitch+0x33c>
							mins[nbMins++] = i - 1;
  4008ea:	f849 7025 	str.w	r7, [r9, r5, lsl #2]
  4008ee:	46bc      	mov	ip, r7
  4008f0:	3501      	adds	r5, #1
							findMin = 0;
  4008f2:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  4008f4:	eeb5 7a40 	vcmp.f32	s14, #0.0
  4008f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008fc:	ddb3      	ble.n	400866 <computeWaveletPitch+0x2ae>
  4008fe:	2a00      	cmp	r2, #0
  400900:	d0b1      	beq.n	400866 <computeWaveletPitch+0x2ae>
  400902:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  400906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40090a:	d8ab      	bhi.n	400864 <computeWaveletPitch+0x2ac>
					if (Abs(si1) >= ampltitudeThreshold) 
  40090c:	eef0 6ae6 	vabs.f32	s13, s13
  400910:	eeb4 9ae6 	vcmpe.f32	s18, s13
  400914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400918:	d8a4      	bhi.n	400864 <computeWaveletPitch+0x2ac>
						if (i -1 > lastmaxIndex + delta) 
  40091a:	eb0e 0208 	add.w	r2, lr, r8
  40091e:	42ba      	cmp	r2, r7
  400920:	daa0      	bge.n	400864 <computeWaveletPitch+0x2ac>
		for (i = 1; i < curSamNb; i++) 
  400922:	3301      	adds	r3, #1
							maxs[nbMaxs++] = i - 1;
  400924:	4acf      	ldr	r2, [pc, #828]	; (400c64 <computeWaveletPitch+0x6ac>)
  400926:	46b8      	mov	r8, r7
			dv = si - si1;
  400928:	eeb0 7a67 	vmov.f32	s14, s15
		for (i = 1; i < curSamNb; i++) 
  40092c:	459a      	cmp	sl, r3
							maxs[nbMaxs++] = i - 1;
  40092e:	f842 7026 	str.w	r7, [r2, r6, lsl #2]
  400932:	f106 0601 	add.w	r6, r6, #1
							findMax = 0;
  400936:	f04f 0200 	mov.w	r2, #0
		for (i = 1; i < curSamNb; i++) 
  40093a:	dc99      	bgt.n	400870 <computeWaveletPitch+0x2b8>
  40093c:	4674      	mov	r4, lr
		if (nbMins == 0 && nbMaxs == 0) 
  40093e:	b915      	cbnz	r5, 400946 <computeWaveletPitch+0x38e>
  400940:	2e00      	cmp	r6, #0
  400942:	f000 810d 	beq.w	400b60 <computeWaveletPitch+0x5a8>
		memset(distances, 0, WIN_SIZE*sizeof(int32_t));
  400946:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40094a:	2100      	movs	r1, #0
  40094c:	4658      	mov	r0, fp
  40094e:	4bc6      	ldr	r3, [pc, #792]	; (400c68 <computeWaveletPitch+0x6b0>)
  400950:	4798      	blx	r3
		for (i = 0 ; i < nbMins ; i++) 
  400952:	b34d      	cbz	r5, 4009a8 <computeWaveletPitch+0x3f0>
  400954:	f8df e32c 	ldr.w	lr, [pc, #812]	; 400c84 <computeWaveletPitch+0x6cc>
  400958:	2202      	movs	r2, #2
  40095a:	2700      	movs	r7, #0
  40095c:	4671      	mov	r1, lr
  40095e:	e012      	b.n	400986 <computeWaveletPitch+0x3ce>
					d = Abs(mins[i] - mins[i+j]);
  400960:	f8d1 c000 	ldr.w	ip, [r1]
  400964:	684b      	ldr	r3, [r1, #4]
  400966:	ebac 0303 	sub.w	r3, ip, r3
  40096a:	2b00      	cmp	r3, #0
  40096c:	bfb8      	it	lt
  40096e:	425b      	neglt	r3, r3
				if (i+j < nbMins) 
  400970:	42aa      	cmp	r2, r5
					distances[d]++; 
  400972:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  400976:	f100 0001 	add.w	r0, r0, #1
  40097a:	f84b 0023 	str.w	r0, [fp, r3, lsl #2]
				if (i+j < nbMins) 
  40097e:	f2c0 80cc 	blt.w	400b1a <computeWaveletPitch+0x562>
  400982:	3104      	adds	r1, #4
  400984:	3201      	adds	r2, #1
  400986:	3701      	adds	r7, #1
  400988:	42af      	cmp	r7, r5
  40098a:	dbe9      	blt.n	400960 <computeWaveletPitch+0x3a8>
  40098c:	42aa      	cmp	r2, r5
  40098e:	da0b      	bge.n	4009a8 <computeWaveletPitch+0x3f0>
					d = Abs(mins[i] - mins[i+j]);
  400990:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
  400994:	680b      	ldr	r3, [r1, #0]
  400996:	1a9b      	subs	r3, r3, r2
  400998:	2b00      	cmp	r3, #0
  40099a:	bfb8      	it	lt
  40099c:	425b      	neglt	r3, r3
					distances[d]++; 
  40099e:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
  4009a2:	3201      	adds	r2, #1
  4009a4:	f84b 2023 	str.w	r2, [fp, r3, lsl #2]
		for (i = 0 ; i < nbMaxs ; i++) 
  4009a8:	b346      	cbz	r6, 4009fc <computeWaveletPitch+0x444>
  4009aa:	4dae      	ldr	r5, [pc, #696]	; (400c64 <computeWaveletPitch+0x6ac>)
  4009ac:	2202      	movs	r2, #2
  4009ae:	2700      	movs	r7, #0
  4009b0:	4629      	mov	r1, r5
  4009b2:	e012      	b.n	4009da <computeWaveletPitch+0x422>
					d = Abs(maxs[i] - maxs[i+j]);
  4009b4:	f8d1 e000 	ldr.w	lr, [r1]
  4009b8:	684b      	ldr	r3, [r1, #4]
  4009ba:	ebae 0303 	sub.w	r3, lr, r3
  4009be:	2b00      	cmp	r3, #0
  4009c0:	bfb8      	it	lt
  4009c2:	425b      	neglt	r3, r3
				if (i+j < nbMaxs) 
  4009c4:	42b2      	cmp	r2, r6
					distances[d]++; 
  4009c6:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  4009ca:	f100 0001 	add.w	r0, r0, #1
  4009ce:	f84b 0023 	str.w	r0, [fp, r3, lsl #2]
				if (i+j < nbMaxs) 
  4009d2:	f2c0 818f 	blt.w	400cf4 <computeWaveletPitch+0x73c>
  4009d6:	3104      	adds	r1, #4
  4009d8:	3201      	adds	r2, #1
  4009da:	3701      	adds	r7, #1
  4009dc:	42b7      	cmp	r7, r6
  4009de:	dbe9      	blt.n	4009b4 <computeWaveletPitch+0x3fc>
  4009e0:	42b2      	cmp	r2, r6
  4009e2:	da0b      	bge.n	4009fc <computeWaveletPitch+0x444>
					d = Abs(maxs[i] - maxs[i+j]);
  4009e4:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4009e8:	680b      	ldr	r3, [r1, #0]
  4009ea:	1a9b      	subs	r3, r3, r2
  4009ec:	2b00      	cmp	r3, #0
  4009ee:	bfb8      	it	lt
  4009f0:	425b      	neglt	r3, r3
					distances[d]++; 
  4009f2:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
  4009f6:	3201      	adds	r2, #1
  4009f8:	f84b 2023 	str.w	r2, [fp, r3, lsl #2]
		for (i = 0 ; i < nbMaxs ; i++) 
  4009fc:	f04f 36ff 	mov.w	r6, #4294967295
  400a00:	f1c4 0e00 	rsb	lr, r4, #0
  400a04:	2500      	movs	r5, #0
  400a06:	f104 0c01 	add.w	ip, r4, #1
  400a0a:	4637      	mov	r7, r6
			for (j = -delta ; j <= delta ; j++) 
  400a0c:	4574      	cmp	r4, lr
  400a0e:	f2c0 8082 	blt.w	400b16 <computeWaveletPitch+0x55e>
  400a12:	1b2b      	subs	r3, r5, r4
  400a14:	eb0c 0205 	add.w	r2, ip, r5
  400a18:	2100      	movs	r1, #0
				if (i+j >=0 && i+j < curSamNb)
  400a1a:	4553      	cmp	r3, sl
  400a1c:	da04      	bge.n	400a28 <computeWaveletPitch+0x470>
  400a1e:	2b00      	cmp	r3, #0
  400a20:	db02      	blt.n	400a28 <computeWaveletPitch+0x470>
					summed += distances[i+j];
  400a22:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  400a26:	4401      	add	r1, r0
  400a28:	3301      	adds	r3, #1
			for (j = -delta ; j <= delta ; j++) 
  400a2a:	4293      	cmp	r3, r2
  400a2c:	d1f5      	bne.n	400a1a <computeWaveletPitch+0x462>
			if (summed == bestValue) 
  400a2e:	42b9      	cmp	r1, r7
  400a30:	d06c      	beq.n	400b0c <computeWaveletPitch+0x554>
			else if (summed > bestValue) 
  400a32:	dd01      	ble.n	400a38 <computeWaveletPitch+0x480>
  400a34:	460f      	mov	r7, r1
  400a36:	462e      	mov	r6, r5
		for (i = 0; i< curSamNb; i++) 
  400a38:	3501      	adds	r5, #1
  400a3a:	4555      	cmp	r5, sl
  400a3c:	d1e6      	bne.n	400a0c <computeWaveletPitch+0x454>
		for (j = -delta ; j <= delta ; j++) 
  400a3e:	4574      	cmp	r4, lr
  400a40:	f2c0 8087 	blt.w	400b52 <computeWaveletPitch+0x59a>
  400a44:	ed9f 7a89 	vldr	s14, [pc, #548]	; 400c6c <computeWaveletPitch+0x6b4>
  400a48:	1c62      	adds	r2, r4, #1
  400a4a:	1b33      	subs	r3, r6, r4
  400a4c:	eef0 6a47 	vmov.f32	s13, s14
  400a50:	4416      	add	r6, r2
			if (bestDistance+j >=0 && bestDistance+j < WIN_SIZE) 
  400a52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  400a56:	d211      	bcs.n	400a7c <computeWaveletPitch+0x4c4>
				int32_t nbDist = distances[bestDistance+j];
  400a58:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
					distAvg += (bestDistance+j)*nbDist;
  400a5c:	fb02 f103 	mul.w	r1, r2, r3
					nbDists += nbDist;
  400a60:	ee06 2a10 	vmov	s12, r2
				if (nbDist > 0) {
  400a64:	2a00      	cmp	r2, #0
					distAvg += (bestDistance+j)*nbDist;
  400a66:	ee07 1a90 	vmov	s15, r1
					nbDists += nbDist;
  400a6a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
					distAvg += (bestDistance+j)*nbDist;
  400a6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				if (nbDist > 0) {
  400a72:	dd03      	ble.n	400a7c <computeWaveletPitch+0x4c4>
					nbDists += nbDist;
  400a74:	ee76 6a86 	vadd.f32	s13, s13, s12
					distAvg += (bestDistance+j)*nbDist;
  400a78:	ee37 7a27 	vadd.f32	s14, s14, s15
  400a7c:	3301      	adds	r3, #1
		for (j = -delta ; j <= delta ; j++) 
  400a7e:	42b3      	cmp	r3, r6
  400a80:	d1e7      	bne.n	400a52 <computeWaveletPitch+0x49a>
  400a82:	ee87 6a26 	vdiv.f32	s12, s14, s13
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400a86:	9b00      	ldr	r3, [sp, #0]
		if (curModeDistance > -1.0f) 
  400a88:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  400a8c:	eef4 9ae7 	vcmpe.f32	s19, s15
  400a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400a94:	dd12      	ble.n	400abc <computeWaveletPitch+0x504>
			float similarity = Abs(distAvg*2 - curModeDistance);
  400a96:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
			if (similarity <= 2*delta) 
  400a9a:	0064      	lsls	r4, r4, #1
			float similarity = Abs(distAvg*2 - curModeDistance);
  400a9c:	eef0 6a69 	vmov.f32	s13, s19
			if (similarity <= 2*delta) 
  400aa0:	ee07 4a90 	vmov	s15, r4
			float similarity = Abs(distAvg*2 - curModeDistance);
  400aa4:	eed6 6a07 	vfnms.f32	s13, s12, s14
			if (similarity <= 2*delta) 
  400aa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			float similarity = Abs(distAvg*2 - curModeDistance);
  400aac:	eeb0 7ae6 	vabs.f32	s14, s13
			if (similarity <= 2*delta) 
  400ab0:	eeb4 7ae7 	vcmpe.f32	s14, s15
  400ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ab8:	f240 8087 	bls.w	400bca <computeWaveletPitch+0x612>
		curLevel = curLevel + 1;
  400abc:	3301      	adds	r3, #1
		if (curLevel >= maxFLWTlevels) 
  400abe:	2b06      	cmp	r3, #6
		curLevel = curLevel + 1;
  400ac0:	9300      	str	r3, [sp, #0]
		if (curLevel >= maxFLWTlevels) 
  400ac2:	d04d      	beq.n	400b60 <computeWaveletPitch+0x5a8>
  400ac4:	9b01      	ldr	r3, [sp, #4]
		for (i = 0; i < curSamNb/2; i++)
  400ac6:	ea4f 0a6a 	mov.w	sl, sl, asr #1
  400aca:	4a69      	ldr	r2, [pc, #420]	; (400c70 <computeWaveletPitch+0x6b8>)
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400acc:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
  400ad0:	eb03 01ca 	add.w	r1, r3, sl, lsl #3
		for (i = 0; i < curSamNb/2; i++)
  400ad4:	4613      	mov	r3, r2
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400ad6:	ed93 7a00 	vldr	s14, [r3]
  400ada:	3308      	adds	r3, #8
  400adc:	ed53 7a01 	vldr	s15, [r3, #-4]
		for (i = 0; i < curSamNb/2; i++)
  400ae0:	428b      	cmp	r3, r1
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400ae2:	ee77 7a27 	vadd.f32	s15, s14, s15
  400ae6:	ee67 7aa6 	vmul.f32	s15, s15, s13
  400aea:	ece2 7a01 	vstmia	r2!, {s15}
		for (i = 0; i < curSamNb/2; i++)
  400aee:	d1f2      	bne.n	400ad6 <computeWaveletPitch+0x51e>
	for (j = 0; j < i; j++) res <<= 1;
  400af0:	9b00      	ldr	r3, [sp, #0]
  400af2:	2b01      	cmp	r3, #1
  400af4:	d057      	beq.n	400ba6 <computeWaveletPitch+0x5ee>
  400af6:	2b02      	cmp	r3, #2
  400af8:	d030      	beq.n	400b5c <computeWaveletPitch+0x5a4>
  400afa:	2b03      	cmp	r3, #3
  400afc:	d02c      	beq.n	400b58 <computeWaveletPitch+0x5a0>
  400afe:	2b05      	cmp	r3, #5
  400b00:	bf0c      	ite	eq
  400b02:	2320      	moveq	r3, #32
  400b04:	2310      	movne	r3, #16
		curModeDistance = distAvg;
  400b06:	eef0 9a46 	vmov.f32	s19, s12
  400b0a:	e595      	b.n	400638 <computeWaveletPitch+0x80>
				if (i == 2*bestDistance)
  400b0c:	ebb5 0f46 	cmp.w	r5, r6, lsl #1
  400b10:	bf08      	it	eq
  400b12:	462e      	moveq	r6, r5
  400b14:	e790      	b.n	400a38 <computeWaveletPitch+0x480>
			int32_t summed = 0;
  400b16:	2100      	movs	r1, #0
  400b18:	e789      	b.n	400a2e <computeWaveletPitch+0x476>
					d = Abs(mins[i] - mins[i+j]);
  400b1a:	f85e 3022 	ldr.w	r3, [lr, r2, lsl #2]
  400b1e:	ebac 0303 	sub.w	r3, ip, r3
  400b22:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
  400b26:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
					distances[d]++; 
  400b2a:	f85b 3020 	ldr.w	r3, [fp, r0, lsl #2]
  400b2e:	3301      	adds	r3, #1
  400b30:	f84b 3020 	str.w	r3, [fp, r0, lsl #2]
  400b34:	e725      	b.n	400982 <computeWaveletPitch+0x3ca>
		if (curSamNb < 2) return pitchF;
  400b36:	2000      	movs	r0, #0
  400b38:	494d      	ldr	r1, [pc, #308]	; (400c70 <computeWaveletPitch+0x6b8>)
  400b3a:	f8df 814c 	ldr.w	r8, [pc, #332]	; 400c88 <computeWaveletPitch+0x6d0>
  400b3e:	eeb0 7a48 	vmov.f32	s14, s16
  400b42:	2301      	movs	r3, #1
  400b44:	4602      	mov	r2, r0
  400b46:	4606      	mov	r6, r0
  400b48:	4605      	mov	r5, r0
  400b4a:	46c4      	mov	ip, r8
  400b4c:	9101      	str	r1, [sp, #4]
  400b4e:	460f      	mov	r7, r1
  400b50:	e668      	b.n	400824 <computeWaveletPitch+0x26c>
		for (j = -delta ; j <= delta ; j++) 
  400b52:	ed9f 6a48 	vldr	s12, [pc, #288]	; 400c74 <computeWaveletPitch+0x6bc>
  400b56:	e796      	b.n	400a86 <computeWaveletPitch+0x4ce>
	for (j = 0; j < i; j++) res <<= 1;
  400b58:	2308      	movs	r3, #8
  400b5a:	e7d4      	b.n	400b06 <computeWaveletPitch+0x54e>
  400b5c:	2304      	movs	r3, #4
  400b5e:	e7d2      	b.n	400b06 <computeWaveletPitch+0x54e>
		if (pitchtracker._prevPitch > -1.0f) 
  400b60:	4a45      	ldr	r2, [pc, #276]	; (400c78 <computeWaveletPitch+0x6c0>)
  400b62:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  400b66:	edd2 7a00 	vldr	s15, [r2]
  400b6a:	eef4 7ac7 	vcmpe.f32	s15, s14
  400b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400b72:	dd1a      	ble.n	400baa <computeWaveletPitch+0x5f2>
			if (pitchtracker._pitchConfidence >= 1) 
  400b74:	6853      	ldr	r3, [r2, #4]
  400b76:	2b00      	cmp	r3, #0
  400b78:	dd20      	ble.n	400bbc <computeWaveletPitch+0x604>
				pitchtracker._pitchConfidence = Max(0, pitchtracker._pitchConfidence - 1);
  400b7a:	3b01      	subs	r3, #1
  400b7c:	6053      	str	r3, [r2, #4]
	if (pitchtracker._pitchConfidence >= 1) 
  400b7e:	2b00      	cmp	r3, #0
  400b80:	dd13      	ble.n	400baa <computeWaveletPitch+0x5f2>
	if (pitch < -1.0f) pitch = 0.0f;
  400b82:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
  400b86:	ed9f 7a39 	vldr	s14, [pc, #228]	; 400c6c <computeWaveletPitch+0x6b4>
  400b8a:	eef4 7a66 	vcmp.f32	s15, s13
  400b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400b92:	bf48      	it	mi
  400b94:	eef0 7a47 	vmovmi.f32	s15, s14
	return _dywapitch_dynamicprocess(get_raw_pitch(samples)); 
  400b98:	ee17 0a90 	vmov	r0, s15
  400b9c:	b007      	add	sp, #28
  400b9e:	ecbd 8b04 	vpop	{d8-d9}
  400ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (j = 0; j < i; j++) res <<= 1;
  400ba6:	2302      	movs	r3, #2
  400ba8:	e7ad      	b.n	400b06 <computeWaveletPitch+0x54e>
	float estimatedPitch = -1.0f;
  400baa:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  400bae:	ee17 0a90 	vmov	r0, s15
  400bb2:	b007      	add	sp, #28
  400bb4:	ecbd 8b04 	vpop	{d8-d9}
  400bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pitchtracker._pitchConfidence = 0;
  400bbc:	2300      	movs	r3, #0
				pitchtracker._prevPitch = -1.0f;
  400bbe:	ed82 7a00 	vstr	s14, [r2]
		pitch = -1.0f;
  400bc2:	eef0 7a47 	vmov.f32	s15, s14
				pitchtracker._pitchConfidence = 0;
  400bc6:	6053      	str	r3, [r2, #4]
  400bc8:	e7f1      	b.n	400bae <computeWaveletPitch+0x5f6>
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400bca:	3b01      	subs	r3, #1
	for (j = 0; j < i; j++) res <<= 1;
  400bcc:	2b00      	cmp	r3, #0
  400bce:	f340 808e 	ble.w	400cee <computeWaveletPitch+0x736>
  400bd2:	2b01      	cmp	r3, #1
  400bd4:	f000 809e 	beq.w	400d14 <computeWaveletPitch+0x75c>
  400bd8:	2b02      	cmp	r3, #2
  400bda:	f000 8099 	beq.w	400d10 <computeWaveletPitch+0x758>
  400bde:	2b04      	cmp	r3, #4
  400be0:	bf0c      	ite	eq
  400be2:	2310      	moveq	r3, #16
  400be4:	2308      	movne	r3, #8
  400be6:	ee07 3a90 	vmov	s15, r3
  400bea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400bee:	ee69 9aa7 	vmul.f32	s19, s19, s15
  400bf2:	eddf 6a22 	vldr	s13, [pc, #136]	; 400c7c <computeWaveletPitch+0x6c4>
	if (pitch < 1.0f) pitch = -1.0f;
  400bf6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400bfa:	eec6 7aa9 	vdiv.f32	s15, s13, s19
	if (pitch < 1.0f) pitch = -1.0f;
  400bfe:	eef4 7ac7 	vcmpe.f32	s15, s14
  400c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c06:	d4ab      	bmi.n	400b60 <computeWaveletPitch+0x5a8>
	if (pitch > -1.0) {
  400c08:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  400c0c:	eef4 7ac7 	vcmpe.f32	s15, s14
  400c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c14:	dda4      	ble.n	400b60 <computeWaveletPitch+0x5a8>
		if (pitchtracker._prevPitch < 0.0f) 
  400c16:	4a18      	ldr	r2, [pc, #96]	; (400c78 <computeWaveletPitch+0x6c0>)
  400c18:	edd2 6a00 	vldr	s13, [r2]
  400c1c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c24:	d43a      	bmi.n	400c9c <computeWaveletPitch+0x6e4>
		else if (abs(pitchtracker._prevPitch - pitch)/pitch < acceptedError) 
  400c26:	ee36 7ae7 	vsub.f32	s14, s13, s15
  400c2a:	ed9f 6a15 	vldr	s12, [pc, #84]	; 400c80 <computeWaveletPitch+0x6c8>
  400c2e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
  400c32:	ee17 3a10 	vmov	r3, s14
  400c36:	2b00      	cmp	r3, #0
  400c38:	bfb8      	it	lt
  400c3a:	425b      	neglt	r3, r3
  400c3c:	ee07 3a10 	vmov	s14, r3
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c40:	6853      	ldr	r3, [r2, #4]
		else if (abs(pitchtracker._prevPitch - pitch)/pitch < acceptedError) 
  400c42:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  400c46:	eec7 5a27 	vdiv.f32	s11, s14, s15
  400c4a:	eef4 5ac6 	vcmpe.f32	s11, s12
  400c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c52:	d51b      	bpl.n	400c8c <computeWaveletPitch+0x6d4>
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c54:	2b04      	cmp	r3, #4
			pitchtracker._prevPitch = pitch;
  400c56:	edc2 7a00 	vstr	s15, [r2]
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c5a:	bfd4      	ite	le
  400c5c:	3301      	addle	r3, #1
  400c5e:	2305      	movgt	r3, #5
				pitchtracker._pitchConfidence = max(0, pitchtracker._pitchConfidence - 1);
  400c60:	6053      	str	r3, [r2, #4]
  400c62:	e78c      	b.n	400b7e <computeWaveletPitch+0x5c6>
  400c64:	20405400 	.word	0x20405400
  400c68:	00404f01 	.word	0x00404f01
  400c6c:	00000000 	.word	0x00000000
  400c70:	20407400 	.word	0x20407400
  400c74:	7fc00000 	.word	0x7fc00000
  400c78:	2040001c 	.word	0x2040001c
  400c7c:	47386000 	.word	0x47386000
  400c80:	3e4ccccd 	.word	0x3e4ccccd
  400c84:	20406400 	.word	0x20406400
  400c88:	fff0bdc0 	.word	0xfff0bdc0
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 2.0f*pitch)/(2.0f*pitch) < acceptedError) 
  400c8c:	2b02      	cmp	r3, #2
  400c8e:	dc0a      	bgt.n	400ca6 <computeWaveletPitch+0x6ee>
			if (pitchtracker._pitchConfidence >= 1) 
  400c90:	2b00      	cmp	r3, #0
  400c92:	dd03      	ble.n	400c9c <computeWaveletPitch+0x6e4>
				pitchtracker._pitchConfidence = max(0, pitchtracker._pitchConfidence - 1);
  400c94:	3b01      	subs	r3, #1
				estimatedPitch = pitchtracker._prevPitch;
  400c96:	eef0 7a66 	vmov.f32	s15, s13
  400c9a:	e7e1      	b.n	400c60 <computeWaveletPitch+0x6a8>
				pitchtracker._pitchConfidence = 1;
  400c9c:	2301      	movs	r3, #1
				pitchtracker._prevPitch = pitch;
  400c9e:	edc2 7a00 	vstr	s15, [r2]
				pitchtracker._pitchConfidence = 1;
  400ca2:	6053      	str	r3, [r2, #4]
  400ca4:	e76d      	b.n	400b82 <computeWaveletPitch+0x5ca>
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 2.0f*pitch)/(2.0f*pitch) < acceptedError) 
  400ca6:	ee37 7aa7 	vadd.f32	s14, s15, s15
  400caa:	ee76 5ac7 	vsub.f32	s11, s13, s14
  400cae:	eef0 5ae5 	vabs.f32	s11, s11
  400cb2:	ee85 5a87 	vdiv.f32	s10, s11, s14
  400cb6:	eeb4 5ac6 	vcmpe.f32	s10, s12
  400cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400cbe:	d504      	bpl.n	400cca <computeWaveletPitch+0x712>
			pitchtracker._prevPitch = estimatedPitch;
  400cc0:	ed82 7a00 	vstr	s14, [r2]
			estimatedPitch = 2.0f*pitch;
  400cc4:	eef0 7a47 	vmov.f32	s15, s14
  400cc8:	e75b      	b.n	400b82 <computeWaveletPitch+0x5ca>
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 0.5f*pitch)/(0.5f*pitch) < acceptedError) 
  400cca:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400cce:	ee67 7a87 	vmul.f32	s15, s15, s14
  400cd2:	ee36 7ae7 	vsub.f32	s14, s13, s15
  400cd6:	eeb0 7ac7 	vabs.f32	s14, s14
  400cda:	eec7 5a27 	vdiv.f32	s11, s14, s15
  400cde:	eef4 5ac6 	vcmpe.f32	s11, s12
  400ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ce6:	d5d5      	bpl.n	400c94 <computeWaveletPitch+0x6dc>
			pitchtracker._prevPitch = estimatedPitch;
  400ce8:	edc2 7a00 	vstr	s15, [r2]
  400cec:	e749      	b.n	400b82 <computeWaveletPitch+0x5ca>
	for (j = 0; j < i; j++) res <<= 1;
  400cee:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  400cf2:	e77c      	b.n	400bee <computeWaveletPitch+0x636>
					d = Abs(maxs[i] - maxs[i+j]);
  400cf4:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
  400cf8:	ebae 0303 	sub.w	r3, lr, r3
  400cfc:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
  400d00:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
					distances[d]++; 
  400d04:	f85b 3020 	ldr.w	r3, [fp, r0, lsl #2]
  400d08:	3301      	adds	r3, #1
  400d0a:	f84b 3020 	str.w	r3, [fp, r0, lsl #2]
  400d0e:	e662      	b.n	4009d6 <computeWaveletPitch+0x41e>
	for (j = 0; j < i; j++) res <<= 1;
  400d10:	2304      	movs	r3, #4
  400d12:	e768      	b.n	400be6 <computeWaveletPitch+0x62e>
  400d14:	2302      	movs	r3, #2
  400d16:	e766      	b.n	400be6 <computeWaveletPitch+0x62e>

00400d18 <PSOLA_init>:
static float prev_pitch_shifts[MAX_NUM_SHIFTS]; 
static float window[10*WIN_SIZE]; // sufficiently large window array  
/************************ Static variables *********************/

void PSOLA_init(void)
{
  400d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	arm_fill_f32(0.0f, input_ring_buffer, RING_BUFFER_SIZE); 
  400d1a:	2600      	movs	r6, #0
  400d1c:	4c19      	ldr	r4, [pc, #100]	; (400d84 <PSOLA_init+0x6c>)
  400d1e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400d22:	4919      	ldr	r1, [pc, #100]	; (400d88 <PSOLA_init+0x70>)
  400d24:	4630      	mov	r0, r6
	arm_fill_f32(0.0f, output_ring_buffer, RING_BUFFER_SIZE);
	arm_fill_f32(0.0f, window, 10*WIN_SIZE); 
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400d26:	4d19      	ldr	r5, [pc, #100]	; (400d8c <PSOLA_init+0x74>)
	arm_fill_f32(0.0f, input_ring_buffer, RING_BUFFER_SIZE); 
  400d28:	47a0      	blx	r4
	arm_fill_f32(0.0f, output_ring_buffer, RING_BUFFER_SIZE);
  400d2a:	4630      	mov	r0, r6
  400d2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400d30:	4917      	ldr	r1, [pc, #92]	; (400d90 <PSOLA_init+0x78>)
  400d32:	47a0      	blx	r4
	arm_fill_f32(0.0f, window, 10*WIN_SIZE); 
  400d34:	4630      	mov	r0, r6
  400d36:	f44f 5220 	mov.w	r2, #10240	; 0x2800
  400d3a:	4916      	ldr	r1, [pc, #88]	; (400d94 <PSOLA_init+0x7c>)
  400d3c:	47a0      	blx	r4
  400d3e:	274c      	movs	r7, #76	; 0x4c
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400d40:	4629      	mov	r1, r5
  400d42:	2213      	movs	r2, #19
  400d44:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
	prev_pitch_shifts[0] = 1.0f; 
  400d48:	f04f 567e 	mov.w	r6, #1065353216	; 0x3f800000
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400d4c:	47a0      	blx	r4
	prev_pitch_shifts[1] = -1.0f; 
  400d4e:	4b12      	ldr	r3, [pc, #72]	; (400d98 <PSOLA_init+0x80>)
  400d50:	463a      	mov	r2, r7
  400d52:	4c12      	ldr	r4, [pc, #72]	; (400d9c <PSOLA_init+0x84>)
  400d54:	2100      	movs	r1, #0
  400d56:	4812      	ldr	r0, [pc, #72]	; (400da0 <PSOLA_init+0x88>)
  400d58:	606b      	str	r3, [r5, #4]
	prev_pitch_shifts[0] = 1.0f; 
  400d5a:	602e      	str	r6, [r5, #0]
  400d5c:	47a0      	blx	r4
  400d5e:	463a      	mov	r2, r7
  400d60:	2100      	movs	r1, #0
  400d62:	4810      	ldr	r0, [pc, #64]	; (400da4 <PSOLA_init+0x8c>)
	{
		outPtrList[i] = 0; 
		saved_samplesLeftInPeriod[i] = 0; 
	}
		
	current_num_shifts = 1; // always doing root 
  400d64:	2701      	movs	r7, #1
  400d66:	47a0      	blx	r4
  400d68:	4e0f      	ldr	r6, [pc, #60]	; (400da8 <PSOLA_init+0x90>)
	
	readPos = RING_BUFFER_SIZE - WIN_SIZE; // + WEIRD_OFFSET; 
  400d6a:	4c10      	ldr	r4, [pc, #64]	; (400dac <PSOLA_init+0x94>)
  400d6c:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	inPtr = 0; 
  400d70:	490f      	ldr	r1, [pc, #60]	; (400db0 <PSOLA_init+0x98>)
  400d72:	2000      	movs	r0, #0
	inputPeriodLength = SAMPLE_RATE / MINIMUM_PITCH; 
  400d74:	4b0f      	ldr	r3, [pc, #60]	; (400db4 <PSOLA_init+0x9c>)
  400d76:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
	current_num_shifts = 1; // always doing root 
  400d7a:	6037      	str	r7, [r6, #0]
	readPos = RING_BUFFER_SIZE - WIN_SIZE; // + WEIRD_OFFSET; 
  400d7c:	6025      	str	r5, [r4, #0]
	inPtr = 0; 
  400d7e:	6008      	str	r0, [r1, #0]
	inputPeriodLength = SAMPLE_RATE / MINIMUM_PITCH; 
  400d80:	601a      	str	r2, [r3, #0]
  400d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d84:	00403859 	.word	0x00403859
  400d88:	20409000 	.word	0x20409000
  400d8c:	20412000 	.word	0x20412000
  400d90:	2040e000 	.word	0x2040e000
  400d94:	2041209c 	.word	0x2041209c
  400d98:	bf800000 	.word	0xbf800000
  400d9c:	00404f01 	.word	0x00404f01
  400da0:	2040d000 	.word	0x2040d000
  400da4:	20412050 	.word	0x20412050
  400da8:	20408400 	.word	0x20408400
  400dac:	2041204c 	.word	0x2041204c
  400db0:	20408404 	.word	0x20408404
  400db4:	20408408 	.word	0x20408408

00400db8 <create_harmonies>:
	currentPitch = MINIMUM_PITCH; 
}

// assumes valid pitch shifts 
void create_harmonies(float* input, float *output, float inputPitch, float *pitch_shifts_in, float harm_volume, float dry_volume)
{
  400db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400dbc:	ed2d 8b08 	vpush	{d8-d11}
  400dc0:	b08b      	sub	sp, #44	; 0x2c
  400dc2:	ee09 2a10 	vmov	s18, r2
  400dc6:	4fba      	ldr	r7, [pc, #744]	; (4010b0 <create_harmonies+0x2f8>)
  400dc8:	9305      	str	r3, [sp, #20]
	uint32_t i, w; 
	int32_t olaIdx; 
	
	uint32_t saved_inPtr = inPtr; 
  400dca:	4bba      	ldr	r3, [pc, #744]	; (4010b4 <create_harmonies+0x2fc>)
{
  400dcc:	9109      	str	r1, [sp, #36]	; 0x24
	uint32_t saved_inPtr = inPtr; 
  400dce:	681b      	ldr	r3, [r3, #0]
{
  400dd0:	ed9d 8a1c 	vldr	s16, [sp, #112]	; 0x70
	uint32_t outPtr; 
	uint32_t pitch_idx = 0; 
	
	uint32_t starting_input_ptr = inPtr + WIN_SIZE; 
  400dd4:	461a      	mov	r2, r3
	uint32_t saved_inPtr = inPtr; 
  400dd6:	9306      	str	r3, [sp, #24]
{
  400dd8:	eddd 9a1d 	vldr	s19, [sp, #116]	; 0x74
	uint32_t starting_input_ptr = inPtr + WIN_SIZE; 
  400ddc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400de0:	f502 6100 	add.w	r1, r2, #2048	; 0x800
	for (i = 0; i < WIN_SIZE; i++)
	{
		input_ring_buffer[(starting_input_ptr++) & RING_BUFFER_MASK] = input[i]; 
  400de4:	f3c3 020b 	ubfx	r2, r3, #0, #12
  400de8:	3301      	adds	r3, #1
  400dea:	f850 4b04 	ldr.w	r4, [r0], #4
  400dee:	eb07 0282 	add.w	r2, r7, r2, lsl #2
	for (i = 0; i < WIN_SIZE; i++)
  400df2:	428b      	cmp	r3, r1
		input_ring_buffer[(starting_input_ptr++) & RING_BUFFER_MASK] = input[i]; 
  400df4:	6014      	str	r4, [r2, #0]
	for (i = 0; i < WIN_SIZE; i++)
  400df6:	d1f5      	bne.n	400de4 <create_harmonies+0x2c>
	}
			
	uint32_t outLag;
	uint32_t inHalfAway;
	float periodRatio;
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400df8:	4baf      	ldr	r3, [pc, #700]	; (4010b8 <create_harmonies+0x300>)
  400dfa:	f8d3 8000 	ldr.w	r8, [r3]
	uint32_t samplesLeftInPeriod = 0; 
	
	float scale = 1.0f;  
	if (current_num_shifts > 1) 
  400dfe:	4baf      	ldr	r3, [pc, #700]	; (4010bc <create_harmonies+0x304>)
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400e00:	ee07 8a90 	vmov	s15, r8
	if (current_num_shifts > 1) 
  400e04:	6818      	ldr	r0, [r3, #0]
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400e06:	eef8 aae7 	vcvt.f32.s32	s21, s15
	if (current_num_shifts > 1) 
  400e0a:	2801      	cmp	r0, #1
  400e0c:	f240 80ef 	bls.w	400fee <create_harmonies+0x236>
		scale = 1.0f / log2f((float)(current_num_shifts+1)); 
  400e10:	3001      	adds	r0, #1
  400e12:	4bab      	ldr	r3, [pc, #684]	; (4010c0 <create_harmonies+0x308>)
  400e14:	ee07 0a90 	vmov	s15, r0
  400e18:	eef8 7a67 	vcvt.f32.u32	s15, s15
  400e1c:	ee17 0a90 	vmov	r0, s15
  400e20:	4798      	blx	r3
  400e22:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  400e26:	ee06 0a90 	vmov	s13, r0
  400e2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
	
	// pre-compute window function	
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e2e:	f1b8 0f00 	cmp.w	r8, #0
  400e32:	dd24      	ble.n	400e7e <create_harmonies+0xc6>
  400e34:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 4010c4 <create_harmonies+0x30c>
  400e38:	2400      	movs	r4, #0
  400e3a:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
  400e3e:	4da2      	ldr	r5, [pc, #648]	; (4010c8 <create_harmonies+0x310>)
  400e40:	ee87 aa2a 	vdiv.f32	s20, s14, s21
  400e44:	4ea1      	ldr	r6, [pc, #644]	; (4010cc <create_harmonies+0x314>)
	{
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e46:	eeb7 ba00 	vmov.f32	s22, #112	; 0x3f800000  1.0
  400e4a:	ee67 8aa8 	vmul.f32	s17, s15, s17
  400e4e:	ee07 4a90 	vmov	s15, r4
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e52:	3401      	adds	r4, #1
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400e58:	ee67 7a8a 	vmul.f32	s15, s15, s20
  400e5c:	ee17 0a90 	vmov	r0, s15
  400e60:	47b0      	blx	r6
  400e62:	ee07 0a90 	vmov	s15, r0
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e66:	4b94      	ldr	r3, [pc, #592]	; (4010b8 <create_harmonies+0x300>)
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e68:	ee7b 7a67 	vsub.f32	s15, s22, s15
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e6c:	681b      	ldr	r3, [r3, #0]
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e6e:	ee67 7aa8 	vmul.f32	s15, s15, s17
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e72:	ebb4 0f43 	cmp.w	r4, r3, lsl #1
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e76:	ece5 7a01 	vstmia	r5!, {s15}
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e7a:	dbe8      	blt.n	400e4e <create_harmonies+0x96>
  400e7c:	4698      	mov	r8, r3
		samplesLeftInPeriod = saved_samplesLeftInPeriod[0];
		if (pitch_idx > 0)
		{
			float tmp; 
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
			for (i = 1; i < current_num_shifts; i++)
  400e7e:	498f      	ldr	r1, [pc, #572]	; (4010bc <create_harmonies+0x304>)
  400e80:	ee07 8a90 	vmov	s15, r8
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400e84:	4a92      	ldr	r2, [pc, #584]	; (4010d0 <create_harmonies+0x318>)
			for (i = 1; i < current_num_shifts; i++)
  400e86:	2300      	movs	r3, #0
  400e88:	6809      	ldr	r1, [r1, #0]
		periodRatio = 1.0f / pitch_shifts_in[pitch_idx]; 
  400e8a:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400e8e:	edd2 5a00 	vldr	s11, [r2]
  400e92:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
  400e96:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  400e9a:	488e      	ldr	r0, [pc, #568]	; (4010d4 <create_harmonies+0x31c>)
			for (i = 1; i < current_num_shifts; i++)
  400e9c:	469b      	mov	fp, r3
  400e9e:	f1c8 0a00 	rsb	sl, r8, #0
  400ea2:	9207      	str	r2, [sp, #28]
  400ea4:	4a83      	ldr	r2, [pc, #524]	; (4010b4 <create_harmonies+0x2fc>)
  400ea6:	4e8c      	ldr	r6, [pc, #560]	; (4010d8 <create_harmonies+0x320>)
  400ea8:	f8d2 9000 	ldr.w	r9, [r2]
  400eac:	9a05      	ldr	r2, [sp, #20]
  400eae:	9108      	str	r1, [sp, #32]
  400eb0:	9003      	str	r0, [sp, #12]
  400eb2:	9204      	str	r2, [sp, #16]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400eb4:	9a04      	ldr	r2, [sp, #16]
  400eb6:	ecb2 7a01 	vldmia	r2!, {s14}
  400eba:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  400ebe:	9204      	str	r2, [sp, #16]
  400ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ec4:	f340 80c9 	ble.w	40105a <create_harmonies+0x2a2>
		outPtr = outPtrList[0];
  400ec8:	4b84      	ldr	r3, [pc, #528]	; (4010dc <create_harmonies+0x324>)
		periodRatio = 1.0f / pitch_shifts_in[pitch_idx]; 
  400eca:	ee84 6a87 	vdiv.f32	s12, s9, s14
		outPtr = outPtrList[0];
  400ece:	f8d3 e000 	ldr.w	lr, [r3]
		samplesLeftInPeriod = saved_samplesLeftInPeriod[0];
  400ed2:	4b83      	ldr	r3, [pc, #524]	; (4010e0 <create_harmonies+0x328>)
  400ed4:	681b      	ldr	r3, [r3, #0]
		if (pitch_idx > 0)
  400ed6:	f1bb 0f00 	cmp.w	fp, #0
  400eda:	d01f      	beq.n	400f1c <create_harmonies+0x164>
			for (i = 1; i < current_num_shifts; i++)
  400edc:	9a08      	ldr	r2, [sp, #32]
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400ede:	ee77 6a65 	vsub.f32	s13, s14, s11
			for (i = 1; i < current_num_shifts; i++)
  400ee2:	2a01      	cmp	r2, #1
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400ee4:	eef0 6ae6 	vabs.f32	s13, s13
			for (i = 1; i < current_num_shifts; i++)
  400ee8:	d918      	bls.n	400f1c <create_harmonies+0x164>
  400eea:	487e      	ldr	r0, [pc, #504]	; (4010e4 <create_harmonies+0x32c>)
  400eec:	4674      	mov	r4, lr
  400eee:	497e      	ldr	r1, [pc, #504]	; (4010e8 <create_harmonies+0x330>)
  400ef0:	4a7e      	ldr	r2, [pc, #504]	; (4010ec <create_harmonies+0x334>)
			{
				tmp = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[i]);
  400ef2:	ecf0 7a01 	vldmia	r0!, {s15}
  400ef6:	ee77 7a67 	vsub.f32	s15, s14, s15
  400efa:	eef0 7ae7 	vabs.f32	s15, s15
				if (tmp < min)
  400efe:	eef4 6ae7 	vcmpe.f32	s13, s15
  400f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400f06:	dd03      	ble.n	400f10 <create_harmonies+0x158>
				{
					outPtr = outPtrList[i]; 
					samplesLeftInPeriod = saved_samplesLeftInPeriod[i]; 
					min = tmp; 
  400f08:	eef0 6a67 	vmov.f32	s13, s15
					outPtr = outPtrList[i]; 
  400f0c:	680c      	ldr	r4, [r1, #0]
					samplesLeftInPeriod = saved_samplesLeftInPeriod[i]; 
  400f0e:	6813      	ldr	r3, [r2, #0]
			for (i = 1; i < current_num_shifts; i++)
  400f10:	9d07      	ldr	r5, [sp, #28]
  400f12:	3104      	adds	r1, #4
  400f14:	3204      	adds	r2, #4
  400f16:	4285      	cmp	r5, r0
  400f18:	d1eb      	bne.n	400ef2 <create_harmonies+0x13a>
  400f1a:	46a6      	mov	lr, r4
  400f1c:	ee65 7a06 	vmul.f32	s15, s10, s12
					min = tmp; 
  400f20:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400f24:	f8dd 9018 	ldr.w	r9, [sp, #24]
  400f28:	9202      	str	r2, [sp, #8]
  400f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  400f2e:	f8cd b000 	str.w	fp, [sp]
  400f32:	edcd 7a01 	vstr	s15, [sp, #4]
			}
		}

		for (i = 0; i < WIN_SIZE; i++)
		{		
			if (samplesLeftInPeriod == 0)
  400f36:	2b00      	cmp	r3, #0
  400f38:	d13b      	bne.n	400fb2 <create_harmonies+0x1fa>
			{
				outLag = 1; 
			
				inHalfAway = (inPtr + RING_BUFFER_SIZE_D2) & RING_BUFFER_MASK;
  400f3a:	f509 6c00 	add.w	ip, r9, #2048	; 0x800
  400f3e:	f3cc 0c0b 	ubfx	ip, ip, #0, #12
                
				if (inHalfAway < RING_BUFFER_SIZE_D2) 
  400f42:	f5bc 6f00 	cmp.w	ip, #2048	; 0x800
  400f46:	f080 8082 	bcs.w	40104e <create_harmonies+0x296>
				{
					/* The zero element of the input buffer lies
						in (inptr, inHalfAway] */
					if (outPtr < inHalfAway || outPtr > inPtr) {
  400f4a:	45f4      	cmp	ip, lr
  400f4c:	d830      	bhi.n	400fb0 <create_harmonies+0x1f8>
  400f4e:	45f1      	cmp	r9, lr
  400f50:	d32e      	bcc.n	400fb0 <create_harmonies+0x1f8>
  400f52:	f509 7b16 	add.w	fp, r9, #600	; 0x258
				}

				while(outLag == 1)
				{
					// set outPtr about the sample at which we OLA 
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400f56:	9b01      	ldr	r3, [sp, #4]
  400f58:	449e      	add	lr, r3
				
					// OLA 
					if (pitch_idx == 0)
  400f5a:	9b00      	ldr	r3, [sp, #0]
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400f5c:	f3ce 0e0b 	ubfx	lr, lr, #0, #12
					if (pitch_idx == 0)
  400f60:	2b00      	cmp	r3, #0
  400f62:	d052      	beq.n	40100a <create_harmonies+0x252>
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
						}
					}
					else
					{
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400f64:	45d0      	cmp	r8, sl
  400f66:	dd1e      	ble.n	400fa6 <create_harmonies+0x1ee>
  400f68:	ebae 0208 	sub.w	r2, lr, r8
  400f6c:	4856      	ldr	r0, [pc, #344]	; (4010c8 <create_harmonies+0x310>)
  400f6e:	eb0e 0508 	add.w	r5, lr, r8
  400f72:	ebab 040e 	sub.w	r4, fp, lr
						{
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f76:	18a3      	adds	r3, r4, r2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f78:	f3c2 010b 	ubfx	r1, r2, #0, #12
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f7c:	ecb0 7a01 	vldmia	r0!, {s14}
  400f80:	3201      	adds	r2, #1
  400f82:	f3c3 030b 	ubfx	r3, r3, #0, #12
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f86:	eb06 0181 	add.w	r1, r6, r1, lsl #2
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f8a:	ee27 7a08 	vmul.f32	s14, s14, s16
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400f8e:	4295      	cmp	r5, r2
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f90:	eb07 0383 	add.w	r3, r7, r3, lsl #2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f94:	edd1 7a00 	vldr	s15, [r1]
  400f98:	edd3 6a00 	vldr	s13, [r3]
  400f9c:	eee7 7a26 	vfma.f32	s15, s14, s13
  400fa0:	edc1 7a00 	vstr	s15, [r1]
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400fa4:	d1e7      	bne.n	400f76 <create_harmonies+0x1be>
						}
					}
	
					
					if (inHalfAway < RING_BUFFER_SIZE_D2) 
  400fa6:	f5bc 6f00 	cmp.w	ip, #2048	; 0x800
  400faa:	d223      	bcs.n	400ff4 <create_harmonies+0x23c>
					{
						/* The zero element of the input buffer lies
							in (inptr, inHalfAway] */
						if (outPtr < inHalfAway || outPtr > inPtr) {
  400fac:	45f4      	cmp	ip, lr
  400fae:	d923      	bls.n	400ff8 <create_harmonies+0x240>
						}
					}		
				}
			
				// assume uniform frequency within window 
				samplesLeftInPeriod = inputPeriodLength;
  400fb0:	4643      	mov	r3, r8
		for (i = 0; i < WIN_SIZE; i++)
  400fb2:	9a02      	ldr	r2, [sp, #8]
			}
		
			--samplesLeftInPeriod; 
		
			// inc/wrap input ring buffer index 
			inPtr = (inPtr+1) & RING_BUFFER_MASK; 		
  400fb4:	f109 0901 	add.w	r9, r9, #1
			--samplesLeftInPeriod; 
  400fb8:	3b01      	subs	r3, #1
		for (i = 0; i < WIN_SIZE; i++)
  400fba:	3a01      	subs	r2, #1
			inPtr = (inPtr+1) & RING_BUFFER_MASK; 		
  400fbc:	f3c9 090b 	ubfx	r9, r9, #0, #12
		for (i = 0; i < WIN_SIZE; i++)
  400fc0:	9202      	str	r2, [sp, #8]
  400fc2:	d1b8      	bne.n	400f36 <create_harmonies+0x17e>
  400fc4:	f8dd b000 	ldr.w	fp, [sp]
		}

		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
		outPtrList[pitch_idx] = outPtr; 
  400fc8:	4a44      	ldr	r2, [pc, #272]	; (4010dc <create_harmonies+0x324>)
  400fca:	f842 e02b 	str.w	lr, [r2, fp, lsl #2]
		pitch_idx++;  
  400fce:	f10b 0b01 	add.w	fp, fp, #1
		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
  400fd2:	9a03      	ldr	r2, [sp, #12]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400fd4:	f1bb 0f13 	cmp.w	fp, #19
		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
  400fd8:	f842 3f04 	str.w	r3, [r2, #4]!
  400fdc:	f04f 0301 	mov.w	r3, #1
  400fe0:	9203      	str	r2, [sp, #12]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400fe2:	f47f af67 	bne.w	400eb4 <create_harmonies+0xfc>
  400fe6:	4b33      	ldr	r3, [pc, #204]	; (4010b4 <create_harmonies+0x2fc>)
  400fe8:	f8c3 9000 	str.w	r9, [r3]
  400fec:	e037      	b.n	40105e <create_harmonies+0x2a6>
	float scale = 1.0f;  
  400fee:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  400ff2:	e71c      	b.n	400e2e <create_harmonies+0x76>
						if (outPtr > inPtr && outPtr < inHalfAway) {
  400ff4:	45f4      	cmp	ip, lr
  400ff6:	d9ae      	bls.n	400f56 <create_harmonies+0x19e>
  400ff8:	45ce      	cmp	lr, r9
  400ffa:	d8d9      	bhi.n	400fb0 <create_harmonies+0x1f8>
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400ffc:	9b01      	ldr	r3, [sp, #4]
  400ffe:	449e      	add	lr, r3
					if (pitch_idx == 0)
  401000:	9b00      	ldr	r3, [sp, #0]
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  401002:	f3ce 0e0b 	ubfx	lr, lr, #0, #12
					if (pitch_idx == 0)
  401006:	2b00      	cmp	r3, #0
  401008:	d1ac      	bne.n	400f64 <create_harmonies+0x1ac>
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  40100a:	45d0      	cmp	r8, sl
  40100c:	ddcb      	ble.n	400fa6 <create_harmonies+0x1ee>
  40100e:	ebae 0308 	sub.w	r3, lr, r8
  401012:	482d      	ldr	r0, [pc, #180]	; (4010c8 <create_harmonies+0x310>)
  401014:	eb0e 0508 	add.w	r5, lr, r8
  401018:	ebab 040e 	sub.w	r4, fp, lr
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  40101c:	18e2      	adds	r2, r4, r3
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  40101e:	f3c3 010b 	ubfx	r1, r3, #0, #12
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  401022:	ecb0 7a01 	vldmia	r0!, {s14}
  401026:	3301      	adds	r3, #1
  401028:	f3c2 020b 	ubfx	r2, r2, #0, #12
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  40102c:	eb06 0181 	add.w	r1, r6, r1, lsl #2
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  401030:	ee27 7a29 	vmul.f32	s14, s14, s19
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  401034:	429d      	cmp	r5, r3
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  401036:	eb07 0282 	add.w	r2, r7, r2, lsl #2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  40103a:	edd1 7a00 	vldr	s15, [r1]
  40103e:	edd2 6a00 	vldr	s13, [r2]
  401042:	eee7 7a26 	vfma.f32	s15, s14, s13
  401046:	edc1 7a00 	vstr	s15, [r1]
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  40104a:	d1e7      	bne.n	40101c <create_harmonies+0x264>
  40104c:	e7ab      	b.n	400fa6 <create_harmonies+0x1ee>
					if (outPtr > inPtr && outPtr < inHalfAway) {
  40104e:	45f1      	cmp	r9, lr
  401050:	f4bf af7f 	bcs.w	400f52 <create_harmonies+0x19a>
  401054:	45f4      	cmp	ip, lr
  401056:	d8ab      	bhi.n	400fb0 <create_harmonies+0x1f8>
  401058:	e77b      	b.n	400f52 <create_harmonies+0x19a>
  40105a:	2b00      	cmp	r3, #0
  40105c:	d1c3      	bne.n	400fe6 <create_harmonies+0x22e>
  40105e:	9a09      	ldr	r2, [sp, #36]	; 0x24
	}
	
	for(i = 0; i < WIN_SIZE; i++)
	{
		output[i] = output_ring_buffer[readPos]; 	
		output_ring_buffer[readPos] = 0.0f;
  401060:	2500      	movs	r5, #0
  401062:	4923      	ldr	r1, [pc, #140]	; (4010f0 <create_harmonies+0x338>)
  401064:	f502 5480 	add.w	r4, r2, #4096	; 0x1000
  401068:	680b      	ldr	r3, [r1, #0]
		output[i] = output_ring_buffer[readPos]; 	
  40106a:	eb06 0083 	add.w	r0, r6, r3, lsl #2
		readPos = (readPos+1) & RING_BUFFER_MASK;
  40106e:	3301      	adds	r3, #1
		output[i] = output_ring_buffer[readPos]; 	
  401070:	6807      	ldr	r7, [r0, #0]
		readPos = (readPos+1) & RING_BUFFER_MASK;
  401072:	f3c3 030b 	ubfx	r3, r3, #0, #12
		output[i] = output_ring_buffer[readPos]; 	
  401076:	f842 7b04 	str.w	r7, [r2], #4
	for(i = 0; i < WIN_SIZE; i++)
  40107a:	42a2      	cmp	r2, r4
		output_ring_buffer[readPos] = 0.0f;
  40107c:	6005      	str	r5, [r0, #0]
	for(i = 0; i < WIN_SIZE; i++)
  40107e:	d1f4      	bne.n	40106a <create_harmonies+0x2b2>
	// averaging -- not used currently 
	//if (pitch_idx > 1) //  scale = 2.0f / (float)current_num_shifts ; // just in case 
	//arm_scale_f32(output, 2.0f, output, WIN_SIZE); 
	
	currentPitch = inputPitch; 
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  401080:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 4010f4 <create_harmonies+0x33c>
	current_num_shifts = pitch_idx; 
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  401084:	2213      	movs	r2, #19
	current_num_shifts = pitch_idx; 
  401086:	4c0d      	ldr	r4, [pc, #52]	; (4010bc <create_harmonies+0x304>)
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  401088:	eec7 7a09 	vdiv.f32	s15, s14, s18
  40108c:	600b      	str	r3, [r1, #0]
	current_num_shifts = pitch_idx; 
  40108e:	f8c4 b000 	str.w	fp, [r4]
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  401092:	9805      	ldr	r0, [sp, #20]
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  401094:	4c08      	ldr	r4, [pc, #32]	; (4010b8 <create_harmonies+0x300>)
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  401096:	490e      	ldr	r1, [pc, #56]	; (4010d0 <create_harmonies+0x318>)
  401098:	4b17      	ldr	r3, [pc, #92]	; (4010f8 <create_harmonies+0x340>)
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  40109a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  40109e:	edc4 7a00 	vstr	s15, [r4]
}
  4010a2:	b00b      	add	sp, #44	; 0x2c
  4010a4:	ecbd 8b08 	vpop	{d8-d11}
  4010a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  4010ac:	4718      	bx	r3
  4010ae:	bf00      	nop
  4010b0:	20409000 	.word	0x20409000
  4010b4:	20408404 	.word	0x20408404
  4010b8:	20408408 	.word	0x20408408
  4010bc:	20408400 	.word	0x20408400
  4010c0:	00403c59 	.word	0x00403c59
  4010c4:	40490fdb 	.word	0x40490fdb
  4010c8:	2041209c 	.word	0x2041209c
  4010cc:	00403b65 	.word	0x00403b65
  4010d0:	20412000 	.word	0x20412000
  4010d4:	2041204c 	.word	0x2041204c
  4010d8:	2040e000 	.word	0x2040e000
  4010dc:	2040d000 	.word	0x2040d000
  4010e0:	20412050 	.word	0x20412050
  4010e4:	20412004 	.word	0x20412004
  4010e8:	2040d004 	.word	0x2040d004
  4010ec:	20412054 	.word	0x20412054
  4010f0:	2041204c 	.word	0x2041204c
  4010f4:	47386000 	.word	0x47386000
  4010f8:	00403889 	.word	0x00403889

004010fc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4010fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  401100:	b990      	cbnz	r0, 401128 <_read+0x2c>
		return -1;
	}

	for (; len > 0; --len) {
  401102:	2a00      	cmp	r2, #0
  401104:	4690      	mov	r8, r2
  401106:	dd0d      	ble.n	401124 <_read+0x28>
  401108:	460c      	mov	r4, r1
  40110a:	188f      	adds	r7, r1, r2
  40110c:	4e08      	ldr	r6, [pc, #32]	; (401130 <_read+0x34>)
  40110e:	4d09      	ldr	r5, [pc, #36]	; (401134 <_read+0x38>)
		ptr_get(stdio_base, ptr);
  401110:	4621      	mov	r1, r4
		ptr++;
  401112:	3401      	adds	r4, #1
		ptr_get(stdio_base, ptr);
  401114:	6830      	ldr	r0, [r6, #0]
  401116:	682b      	ldr	r3, [r5, #0]
  401118:	4798      	blx	r3
	for (; len > 0; --len) {
  40111a:	42bc      	cmp	r4, r7
  40111c:	d1f8      	bne.n	401110 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40111e:	4640      	mov	r0, r8
  401120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (; len > 0; --len) {
  401124:	4680      	mov	r8, r0
  401126:	e7fa      	b.n	40111e <_read+0x22>
		return -1;
  401128:	f04f 38ff 	mov.w	r8, #4294967295
  40112c:	e7f7      	b.n	40111e <_read+0x22>
  40112e:	bf00      	nop
  401130:	2044a808 	.word	0x2044a808
  401134:	2044a800 	.word	0x2044a800

00401138 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401138:	3801      	subs	r0, #1
  40113a:	2802      	cmp	r0, #2
  40113c:	d81e      	bhi.n	40117c <_write+0x44>
{
  40113e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401142:	4615      	mov	r5, r2
		return -1;
	}

	for (; len != 0; --len) {
  401144:	b1ba      	cbz	r2, 401176 <_write+0x3e>
  401146:	460e      	mov	r6, r1
  401148:	460c      	mov	r4, r1
  40114a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 401188 <_write+0x50>
  40114e:	4f0d      	ldr	r7, [pc, #52]	; (401184 <_write+0x4c>)
  401150:	e001      	b.n	401156 <_write+0x1e>
  401152:	3d01      	subs	r5, #1
  401154:	d00d      	beq.n	401172 <_write+0x3a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401156:	f814 1b01 	ldrb.w	r1, [r4], #1
  40115a:	f8d8 0000 	ldr.w	r0, [r8]
  40115e:	683b      	ldr	r3, [r7, #0]
  401160:	4798      	blx	r3
  401162:	2800      	cmp	r0, #0
  401164:	eba4 0006 	sub.w	r0, r4, r6
  401168:	daf3      	bge.n	401152 <_write+0x1a>
		return -1;
  40116a:	f04f 30ff 	mov.w	r0, #4294967295
  40116e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (; len != 0; --len) {
  401176:	4610      	mov	r0, r2
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  401178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40117c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401180:	4770      	bx	lr
  401182:	bf00      	nop
  401184:	2044a804 	.word	0x2044a804
  401188:	2044a808 	.word	0x2044a808

0040118c <wm8904_write_register>:
 *
 * \param uc_register_address Register address to write
 * \param us_data Data to write.
 */
void wm8904_write_register(uint8_t uc_register_address, uint16_t us_data)
{
  40118c:	b570      	push	{r4, r5, r6, lr}
  40118e:	460b      	mov	r3, r1
  401190:	b086      	sub	sp, #24
	uint8_t uc_temp_data[2];
	twihs_packet_t packet;

	uc_temp_data[0] = (us_data & 0xff00) >> 8;
  401192:	0a0e      	lsrs	r6, r1, #8

	packet.addr[0]     = uc_register_address;
	packet.addr_length = 0x1;
	packet.buffer      = uc_temp_data;
	packet.length      = 0x2;
	packet.chip        = WM8904_SLAVE_ADDRESS;
  401194:	221a      	movs	r2, #26
	uc_temp_data[1] = us_data & 0xff;
  401196:	f88d 3001 	strb.w	r3, [sp, #1]
	packet.addr_length = 0x1;
  40119a:	2501      	movs	r5, #1
	packet.length      = 0x2;
  40119c:	2402      	movs	r4, #2

	twihs_master_write(WM8904_TWIHS, &packet);
  40119e:	a901      	add	r1, sp, #4
  4011a0:	4b07      	ldr	r3, [pc, #28]	; (4011c0 <wm8904_write_register+0x34>)
	packet.addr[0]     = uc_register_address;
  4011a2:	f88d 0004 	strb.w	r0, [sp, #4]
	twihs_master_write(WM8904_TWIHS, &packet);
  4011a6:	4807      	ldr	r0, [pc, #28]	; (4011c4 <wm8904_write_register+0x38>)
	uc_temp_data[0] = (us_data & 0xff00) >> 8;
  4011a8:	f88d 6000 	strb.w	r6, [sp]
	packet.addr_length = 0x1;
  4011ac:	9502      	str	r5, [sp, #8]
	packet.buffer      = uc_temp_data;
  4011ae:	f8cd d00c 	str.w	sp, [sp, #12]
	packet.length      = 0x2;
  4011b2:	9404      	str	r4, [sp, #16]
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011b4:	f88d 2014 	strb.w	r2, [sp, #20]
	twihs_master_write(WM8904_TWIHS, &packet);
  4011b8:	4798      	blx	r3
}
  4011ba:	b006      	add	sp, #24
  4011bc:	bd70      	pop	{r4, r5, r6, pc}
  4011be:	bf00      	nop
  4011c0:	00401531 	.word	0x00401531
  4011c4:	40018000 	.word	0x40018000

004011c8 <wm8904_read_register>:
 *
 * \param uc_register_address Register address to write
 * \retun Register value.
 */
uint16_t wm8904_read_register(uint8_t uc_register_address)
{
  4011c8:	b530      	push	{r4, r5, lr}
  4011ca:	b087      	sub	sp, #28

	packet.addr[0]     = uc_register_address;
	packet.addr_length = 0x1;
	packet.buffer      = uc_temp_data;
	packet.length      = 0x2;
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011cc:	221a      	movs	r2, #26
	packet.addr_length = 0x1;
  4011ce:	2501      	movs	r5, #1
	packet.length      = 0x2;
  4011d0:	2402      	movs	r4, #2
	packet.addr[0]     = uc_register_address;
  4011d2:	f88d 0004 	strb.w	r0, [sp, #4]

	twihs_master_read(WM8904_TWIHS, &packet);
  4011d6:	a901      	add	r1, sp, #4
  4011d8:	4b08      	ldr	r3, [pc, #32]	; (4011fc <wm8904_read_register+0x34>)
  4011da:	4809      	ldr	r0, [pc, #36]	; (401200 <wm8904_read_register+0x38>)
	packet.addr_length = 0x1;
  4011dc:	9502      	str	r5, [sp, #8]
	packet.buffer      = uc_temp_data;
  4011de:	f8cd d00c 	str.w	sp, [sp, #12]
	packet.length      = 0x2;
  4011e2:	9404      	str	r4, [sp, #16]
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011e4:	f88d 2014 	strb.w	r2, [sp, #20]
	twihs_master_read(WM8904_TWIHS, &packet);
  4011e8:	4798      	blx	r3
	us_data = (((uint16_t)uc_temp_data[0] << 8) & 0xff00) | uc_temp_data[1];
  4011ea:	f89d 0000 	ldrb.w	r0, [sp]
  4011ee:	f89d 3001 	ldrb.w	r3, [sp, #1]

	return us_data;
}
  4011f2:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  4011f6:	b007      	add	sp, #28
  4011f8:	bd30      	pop	{r4, r5, pc}
  4011fa:	bf00      	nop
  4011fc:	0040147d 	.word	0x0040147d
  401200:	40018000 	.word	0x40018000

00401204 <wm8904_twi_init>:
 * \brief Initialize TWIHS connect to WM8904.
 *
 * \retun TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t wm8904_twi_init(void)
{
  401204:	b510      	push	{r4, lr}
	pio_configure_pin(WM8904_TK_PIO, WM8904_TK_FLAGS);
  401206:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
{
  40120a:	b084      	sub	sp, #16
	pio_configure_pin(WM8904_TK_PIO, WM8904_TK_FLAGS);
  40120c:	4c15      	ldr	r4, [pc, #84]	; (401264 <wm8904_twi_init+0x60>)
  40120e:	2021      	movs	r0, #33	; 0x21
  401210:	47a0      	blx	r4
	pio_configure_pin(WM8904_TF_PIO, WM8904_TF_FLAGS);
  401212:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401216:	2020      	movs	r0, #32
  401218:	47a0      	blx	r4
	pio_configure_pin(WM8904_TD_PIO, WM8904_TD_FLAGS);
  40121a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40121e:	207a      	movs	r0, #122	; 0x7a
  401220:	47a0      	blx	r4
	pio_configure_pin(WM8904_RK_PIO, WM8904_RK_FLAGS);
  401222:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401226:	2016      	movs	r0, #22
  401228:	47a0      	blx	r4
	pio_configure_pin(WM8904_RF_PIO, WM8904_RF_FLAGS);
  40122a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40122e:	2078      	movs	r0, #120	; 0x78
  401230:	47a0      	blx	r4
	pio_configure_pin(WM8904_RD_PIO, WM8904_RD_FLAGS);
  401232:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401236:	200a      	movs	r0, #10
  401238:	47a0      	blx	r4
	pio_configure_pin(WM8904_PCK2_PIO, WM8904_PCK2_FLAGS);
  40123a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40123e:	2012      	movs	r0, #18
  401240:	47a0      	blx	r4

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
	p_opt->smbus      = 0;
  401242:	2200      	movs	r2, #0
	p_opt->master_clk = sysclk_get_peripheral_hz();
  401244:	4908      	ldr	r1, [pc, #32]	; (401268 <wm8904_twi_init+0x64>)
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  401246:	2013      	movs	r0, #19

	twihs_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz();
	opt.speed = WM8904_TWIHS_CLK;
  401248:	4c08      	ldr	r4, [pc, #32]	; (40126c <wm8904_twi_init+0x68>)
  40124a:	4b09      	ldr	r3, [pc, #36]	; (401270 <wm8904_twi_init+0x6c>)
  40124c:	9101      	str	r1, [sp, #4]
	p_opt->smbus      = 0;
  40124e:	f88d 200d 	strb.w	r2, [sp, #13]
  401252:	9402      	str	r4, [sp, #8]
  401254:	4798      	blx	r3
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  401256:	a901      	add	r1, sp, #4
  401258:	4b06      	ldr	r3, [pc, #24]	; (401274 <wm8904_twi_init+0x70>)
  40125a:	4807      	ldr	r0, [pc, #28]	; (401278 <wm8904_twi_init+0x74>)
  40125c:	4798      	blx	r3
	return twihs_master_setup(WM8904_TWIHS, &opt);
}
  40125e:	b004      	add	sp, #16
  401260:	bd10      	pop	{r4, pc}
  401262:	bf00      	nop
  401264:	00401bd1 	.word	0x00401bd1
  401268:	08f0d180 	.word	0x08f0d180
  40126c:	00061a80 	.word	0x00061a80
  401270:	00402221 	.word	0x00402221
  401274:	0040139d 	.word	0x0040139d
  401278:	40018000 	.word	0x40018000

0040127c <ssc_reset>:
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_reset(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_SWRST;
	p_ssc->SSC_CMR = 0;
  40127c:	2300      	movs	r3, #0
	p_ssc->SSC_CR = SSC_CR_SWRST;
  40127e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401282:	6002      	str	r2, [r0, #0]
	p_ssc->SSC_CMR = 0;
  401284:	6043      	str	r3, [r0, #4]
	p_ssc->SSC_RCMR = 0;
  401286:	6103      	str	r3, [r0, #16]
	p_ssc->SSC_RFMR = 0;
  401288:	6143      	str	r3, [r0, #20]
	p_ssc->SSC_TCMR = 0;
  40128a:	6183      	str	r3, [r0, #24]
	p_ssc->SSC_TFMR = 0;
  40128c:	61c3      	str	r3, [r0, #28]
  40128e:	4770      	bx	lr

00401290 <ssc_enable_rx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_rx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_RXEN;
  401290:	2301      	movs	r3, #1
  401292:	6003      	str	r3, [r0, #0]
  401294:	4770      	bx	lr
  401296:	bf00      	nop

00401298 <ssc_disable_rx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_disable_rx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_RXDIS;
  401298:	2302      	movs	r3, #2
  40129a:	6003      	str	r3, [r0, #0]
  40129c:	4770      	bx	lr
  40129e:	bf00      	nop

004012a0 <ssc_enable_tx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_tx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_TXEN;
  4012a0:	f44f 7380 	mov.w	r3, #256	; 0x100
  4012a4:	6003      	str	r3, [r0, #0]
  4012a6:	4770      	bx	lr

004012a8 <ssc_disable_tx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_disable_tx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_TXDIS;
  4012a8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4012ac:	6003      	str	r3, [r0, #0]
  4012ae:	4770      	bx	lr

004012b0 <ssc_set_receiver>:
 * \param p_rx_clk_opt Pointer to the receiver clock configuration structure.
 * \param p_rx_data_frame Pointer to the receiver data frame configuration structure.
 */
void ssc_set_receiver(Ssc *p_ssc, clock_opt_t *p_rx_clk_opt,
		data_frame_opt_t *p_rx_data_frame)
{
  4012b0:	b4f0      	push	{r4, r5, r6, r7}
	if (p_rx_clk_opt == NULL) {
  4012b2:	2900      	cmp	r1, #0
  4012b4:	d02f      	beq.n	401316 <ssc_set_receiver+0x66>
		p_ssc->SSC_RCMR = 0;
	} else {
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012b6:	6904      	ldr	r4, [r0, #16]
  4012b8:	68cf      	ldr	r7, [r1, #12]
  4012ba:	698e      	ldr	r6, [r1, #24]
  4012bc:	e891 0028 	ldmia.w	r1, {r3, r5}
  4012c0:	432b      	orrs	r3, r5
  4012c2:	688d      	ldr	r5, [r1, #8]
  4012c4:	4323      	orrs	r3, r4
				p_rx_clk_opt->ul_cko | p_rx_clk_opt->ul_cki |
				p_rx_clk_opt->ul_ckg |
				p_rx_clk_opt->ul_start_sel |
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012c6:	694c      	ldr	r4, [r1, #20]
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012c8:	432b      	orrs	r3, r5
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
  4012ca:	690d      	ldr	r5, [r1, #16]
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012cc:	0421      	lsls	r1, r4, #16
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012ce:	433b      	orrs	r3, r7
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012d0:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012d4:	4333      	orrs	r3, r6
  4012d6:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
  4012da:	430b      	orrs	r3, r1
  4012dc:	6103      	str	r3, [r0, #16]
	}

	if (p_rx_data_frame == NULL) {
  4012de:	b1ea      	cbz	r2, 40131c <ssc_set_receiver+0x6c>
		p_ssc->SSC_RFMR = 0;
	} else {
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012e0:	6954      	ldr	r4, [r2, #20]
  4012e2:	6853      	ldr	r3, [r2, #4]
  4012e4:	6991      	ldr	r1, [r2, #24]
  4012e6:	4323      	orrs	r3, r4
  4012e8:	6946      	ldr	r6, [r0, #20]
  4012ea:	6814      	ldr	r4, [r2, #0]
  4012ec:	430b      	orrs	r3, r1
				p_rx_data_frame->ul_msbf |
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  4012ee:	6891      	ldr	r1, [r2, #8]
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012f0:	f004 041f 	and.w	r4, r4, #31
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
				SSC_RFMR_FSLEN_EXT(p_rx_data_frame->ul_fslen_ext) |
  4012f4:	6915      	ldr	r5, [r2, #16]
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012f6:	4333      	orrs	r3, r6
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  4012f8:	68d2      	ldr	r2, [r2, #12]
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  4012fa:	0209      	lsls	r1, r1, #8
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012fc:	4323      	orrs	r3, r4
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  4012fe:	0412      	lsls	r2, r2, #16
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  401300:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  401304:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  401308:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  40130c:	430b      	orrs	r3, r1
  40130e:	4313      	orrs	r3, r2
				p_rx_data_frame->ul_fsos |
				p_rx_data_frame->ul_fsedge;
	}
}
  401310:	bcf0      	pop	{r4, r5, r6, r7}
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  401312:	6143      	str	r3, [r0, #20]
}
  401314:	4770      	bx	lr
		p_ssc->SSC_RCMR = 0;
  401316:	6101      	str	r1, [r0, #16]
	if (p_rx_data_frame == NULL) {
  401318:	2a00      	cmp	r2, #0
  40131a:	d1e1      	bne.n	4012e0 <ssc_set_receiver+0x30>
		p_ssc->SSC_RFMR = 0;
  40131c:	6142      	str	r2, [r0, #20]
}
  40131e:	bcf0      	pop	{r4, r5, r6, r7}
  401320:	4770      	bx	lr
  401322:	bf00      	nop

00401324 <ssc_set_transmitter>:
 * \param p_tx_clk_opt Pointer to the transmitter clock configuration structure.
 * \param p_tx_data_frame Pointer to the transmitter data frame configuration structure.
 */
void ssc_set_transmitter(Ssc *p_ssc, clock_opt_t *p_tx_clk_opt,
		data_frame_opt_t *p_tx_data_frame)
{
  401324:	b4f0      	push	{r4, r5, r6, r7}
	if (p_tx_clk_opt == NULL) {
  401326:	2900      	cmp	r1, #0
  401328:	d02f      	beq.n	40138a <ssc_set_transmitter+0x66>
		p_ssc->SSC_TCMR = 0;
	} else {
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  40132a:	6984      	ldr	r4, [r0, #24]
  40132c:	68cf      	ldr	r7, [r1, #12]
  40132e:	698e      	ldr	r6, [r1, #24]
  401330:	e891 0028 	ldmia.w	r1, {r3, r5}
  401334:	432b      	orrs	r3, r5
  401336:	688d      	ldr	r5, [r1, #8]
  401338:	4323      	orrs	r3, r4
				p_tx_clk_opt->ul_cko | p_tx_clk_opt->ul_cki |
				p_tx_clk_opt->ul_ckg |
				p_tx_clk_opt->ul_start_sel |
				SSC_TCMR_PERIOD(p_tx_clk_opt->ul_period) |
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  40133a:	694c      	ldr	r4, [r1, #20]
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  40133c:	432b      	orrs	r3, r5
				SSC_TCMR_PERIOD(p_tx_clk_opt->ul_period) |
  40133e:	690d      	ldr	r5, [r1, #16]
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  401340:	0421      	lsls	r1, r4, #16
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  401342:	433b      	orrs	r3, r7
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  401344:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  401348:	4333      	orrs	r3, r6
  40134a:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
  40134e:	430b      	orrs	r3, r1
  401350:	6183      	str	r3, [r0, #24]
	}

	if (p_tx_data_frame == NULL) {
  401352:	b1ea      	cbz	r2, 401390 <ssc_set_transmitter+0x6c>
		p_ssc->SSC_TFMR = 0;
	} else {
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401354:	6954      	ldr	r4, [r2, #20]
  401356:	6853      	ldr	r3, [r2, #4]
  401358:	6991      	ldr	r1, [r2, #24]
  40135a:	4323      	orrs	r3, r4
  40135c:	69c6      	ldr	r6, [r0, #28]
  40135e:	6814      	ldr	r4, [r2, #0]
  401360:	430b      	orrs	r3, r1
				p_tx_data_frame->ul_msbf |
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  401362:	6891      	ldr	r1, [r2, #8]
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401364:	f004 041f 	and.w	r4, r4, #31
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
				SSC_TFMR_FSLEN_EXT(p_tx_data_frame->ul_fslen_ext) |
  401368:	6915      	ldr	r5, [r2, #16]
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  40136a:	4333      	orrs	r3, r6
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  40136c:	68d2      	ldr	r2, [r2, #12]
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  40136e:	0209      	lsls	r1, r1, #8
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401370:	4323      	orrs	r3, r4
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  401372:	0412      	lsls	r2, r2, #16
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  401374:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401378:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  40137c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401380:	430b      	orrs	r3, r1
  401382:	4313      	orrs	r3, r2
				p_tx_data_frame->ul_fsos |
				p_tx_data_frame->ul_fsedge;
	}
}
  401384:	bcf0      	pop	{r4, r5, r6, r7}
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401386:	61c3      	str	r3, [r0, #28]
}
  401388:	4770      	bx	lr
		p_ssc->SSC_TCMR = 0;
  40138a:	6181      	str	r1, [r0, #24]
	if (p_tx_data_frame == NULL) {
  40138c:	2a00      	cmp	r2, #0
  40138e:	d1e1      	bne.n	401354 <ssc_set_transmitter+0x30>
		p_ssc->SSC_TFMR = 0;
  401390:	61c2      	str	r2, [r0, #28]
}
  401392:	bcf0      	pop	{r4, r5, r6, r7}
  401394:	4770      	bx	lr
  401396:	bf00      	nop

00401398 <ssc_disable_interrupt>:
 * \param p_ssc Pointer to an SSC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void ssc_disable_interrupt(Ssc *p_ssc, uint32_t ul_sources)
{
	p_ssc->SSC_IDR = ul_sources;
  401398:	6481      	str	r1, [r0, #72]	; 0x48
  40139a:	4770      	bx	lr

0040139c <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  40139c:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t status = TWIHS_SUCCESS;

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  40139e:	f04f 33ff 	mov.w	r3, #4294967295
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  4013a2:	2680      	movs	r6, #128	; 0x80
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4013a4:	2204      	movs	r2, #4
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4013a6:	2508      	movs	r5, #8
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4013a8:	2420      	movs	r4, #32
	p_twihs->TWIHS_IDR = ~0UL;
  4013aa:	6283      	str	r3, [r0, #40]	; 0x28
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4013ac:	4b2f      	ldr	r3, [pc, #188]	; (40146c <twihs_master_init+0xd0>)
	p_twihs->TWIHS_SR;
  4013ae:	6a07      	ldr	r7, [r0, #32]
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  4013b0:	6006      	str	r6, [r0, #0]
	p_twihs->TWIHS_RHR;
  4013b2:	6b06      	ldr	r6, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4013b4:	6005      	str	r5, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4013b6:	6004      	str	r4, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4013b8:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4013ba:	684a      	ldr	r2, [r1, #4]
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4013bc:	429a      	cmp	r2, r3
  4013be:	d84d      	bhi.n	40145c <twihs_master_init+0xc0>
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4013c0:	4c2b      	ldr	r4, [pc, #172]	; (401470 <twihs_master_init+0xd4>)
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4013c2:	680b      	ldr	r3, [r1, #0]
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4013c4:	42a2      	cmp	r2, r4
  4013c6:	d92e      	bls.n	401426 <twihs_master_init+0x8a>
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013c8:	4c2a      	ldr	r4, [pc, #168]	; (401474 <twihs_master_init+0xd8>)
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013ca:	492b      	ldr	r1, [pc, #172]	; (401478 <twihs_master_init+0xdc>)
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013cc:	4414      	add	r4, r2
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013ce:	fba1 2103 	umull	r2, r1, r1, r3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013d2:	00a4      	lsls	r4, r4, #2
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013d4:	0b89      	lsrs	r1, r1, #14
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013d6:	fbb3 f3f4 	udiv	r3, r3, r4
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013da:	3903      	subs	r1, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013dc:	3b03      	subs	r3, #3
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013de:	29ff      	cmp	r1, #255	; 0xff
  4013e0:	d940      	bls.n	401464 <twihs_master_init+0xc8>
  4013e2:	2200      	movs	r2, #0
  4013e4:	e000      	b.n	4013e8 <twihs_master_init+0x4c>
  4013e6:	b13c      	cbz	r4, 4013f8 <twihs_master_init+0x5c>
			ckdiv++;
  4013e8:	3201      	adds	r2, #1
			cldiv /= TWIHS_CLK_DIVIDER;
  4013ea:	0849      	lsrs	r1, r1, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013ec:	2a06      	cmp	r2, #6
  4013ee:	bf8c      	ite	hi
  4013f0:	2400      	movhi	r4, #0
  4013f2:	2401      	movls	r4, #1
  4013f4:	29ff      	cmp	r1, #255	; 0xff
  4013f6:	d8f6      	bhi.n	4013e6 <twihs_master_init+0x4a>
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013f8:	2bff      	cmp	r3, #255	; 0xff
  4013fa:	d907      	bls.n	40140c <twihs_master_init+0x70>
  4013fc:	b914      	cbnz	r4, 401404 <twihs_master_init+0x68>
  4013fe:	e005      	b.n	40140c <twihs_master_init+0x70>
  401400:	2a06      	cmp	r2, #6
  401402:	d803      	bhi.n	40140c <twihs_master_init+0x70>
			chdiv /= TWIHS_CLK_DIVIDER;
  401404:	085b      	lsrs	r3, r3, #1
			ckdiv++;
  401406:	3201      	adds	r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401408:	2bff      	cmp	r3, #255	; 0xff
  40140a:	d8f9      	bhi.n	401400 <twihs_master_init+0x64>
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  40140c:	021b      	lsls	r3, r3, #8
	uint32_t status = TWIHS_SUCCESS;
  40140e:	2400      	movs	r4, #0
				TWIHS_CWGR_CKDIV(ckdiv);
  401410:	0412      	lsls	r2, r2, #16
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401412:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401414:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401418:	b2c9      	uxtb	r1, r1
  40141a:	4313      	orrs	r3, r2
  40141c:	430b      	orrs	r3, r1
		p_twihs->TWIHS_CWGR =
  40141e:	6103      	str	r3, [r0, #16]
}
  401420:	4620      	mov	r0, r4
  401422:	bcf0      	pop	{r4, r5, r6, r7}
  401424:	4770      	bx	lr
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401426:	0052      	lsls	r2, r2, #1
  401428:	fbb3 f3f2 	udiv	r3, r3, r2
  40142c:	3b03      	subs	r3, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40142e:	2200      	movs	r2, #0
  401430:	2bff      	cmp	r3, #255	; 0xff
  401432:	d802      	bhi.n	40143a <twihs_master_init+0x9e>
  401434:	e008      	b.n	401448 <twihs_master_init+0xac>
  401436:	2a06      	cmp	r2, #6
  401438:	d803      	bhi.n	401442 <twihs_master_init+0xa6>
			c_lh_div /= TWIHS_CLK_DIVIDER;
  40143a:	085b      	lsrs	r3, r3, #1
			ckdiv++;
  40143c:	3201      	adds	r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40143e:	2bff      	cmp	r3, #255	; 0xff
  401440:	d8f9      	bhi.n	401436 <twihs_master_init+0x9a>
  401442:	0412      	lsls	r2, r2, #16
  401444:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401448:	0219      	lsls	r1, r3, #8
	uint32_t status = TWIHS_SUCCESS;
  40144a:	2400      	movs	r4, #0
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  40144c:	b2db      	uxtb	r3, r3
  40144e:	b289      	uxth	r1, r1
  401450:	4313      	orrs	r3, r2
  401452:	430b      	orrs	r3, r1
		p_twihs->TWIHS_CWGR =
  401454:	6103      	str	r3, [r0, #16]
}
  401456:	4620      	mov	r0, r4
  401458:	bcf0      	pop	{r4, r5, r6, r7}
  40145a:	4770      	bx	lr
		status = TWIHS_INVALID_ARGUMENT;
  40145c:	2401      	movs	r4, #1
}
  40145e:	4620      	mov	r0, r4
  401460:	bcf0      	pop	{r4, r5, r6, r7}
  401462:	4770      	bx	lr
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401464:	2401      	movs	r4, #1
	uint32_t ckdiv = 0;
  401466:	2200      	movs	r2, #0
  401468:	e7c6      	b.n	4013f8 <twihs_master_init+0x5c>
  40146a:	bf00      	nop
  40146c:	00061a80 	.word	0x00061a80
  401470:	0005dc00 	.word	0x0005dc00
  401474:	3ffd1200 	.word	0x3ffd1200
  401478:	057619f1 	.word	0x057619f1

0040147c <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  40147c:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  40147e:	2a00      	cmp	r2, #0
  401480:	d053      	beq.n	40152a <twihs_master_read+0xae>
{
  401482:	b470      	push	{r4, r5, r6}
	p_twihs->TWIHS_MMR = 0;
  401484:	2600      	movs	r6, #0
	uint8_t *buffer = p_packet->buffer;
  401486:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401488:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40148a:	684b      	ldr	r3, [r1, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  40148c:	7c0d      	ldrb	r5, [r1, #16]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40148e:	021b      	lsls	r3, r3, #8
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401490:	042d      	lsls	r5, r5, #16
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401492:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401496:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  40149a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40149e:	432b      	orrs	r3, r5
  4014a0:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  4014a2:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4014a4:	684b      	ldr	r3, [r1, #4]
	if (len == 0)
  4014a6:	b99b      	cbnz	r3, 4014d0 <twihs_master_read+0x54>
		return 0;
  4014a8:	461d      	mov	r5, r3
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4014aa:	2301      	movs	r3, #1
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4014ac:	60c5      	str	r5, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4014ae:	6003      	str	r3, [r0, #0]
		status = p_twihs->TWIHS_SR;
  4014b0:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014b2:	05d9      	lsls	r1, r3, #23
  4014b4:	d41f      	bmi.n	4014f6 <twihs_master_read+0x7a>
  4014b6:	2a01      	cmp	r2, #1
  4014b8:	d020      	beq.n	4014fc <twihs_master_read+0x80>
  4014ba:	f247 5130 	movw	r1, #30000	; 0x7530
		if (!(status & TWIHS_SR_RXRDY)) {
  4014be:	079e      	lsls	r6, r3, #30
  4014c0:	d412      	bmi.n	4014e8 <twihs_master_read+0x6c>
		status = p_twihs->TWIHS_SR;
  4014c2:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014c4:	05dd      	lsls	r5, r3, #23
  4014c6:	d416      	bmi.n	4014f6 <twihs_master_read+0x7a>
		if (!timeout--) {
  4014c8:	3901      	subs	r1, #1
  4014ca:	d1f8      	bne.n	4014be <twihs_master_read+0x42>
			return TWIHS_ERROR_TIMEOUT;
  4014cc:	2009      	movs	r0, #9
  4014ce:	e02a      	b.n	401526 <twihs_master_read+0xaa>
	if (len > 1) {
  4014d0:	2b01      	cmp	r3, #1
	val = addr[0];
  4014d2:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  4014d4:	dde9      	ble.n	4014aa <twihs_master_read+0x2e>
		val |= addr[1];
  4014d6:	784e      	ldrb	r6, [r1, #1]
	if (len > 2) {
  4014d8:	2b02      	cmp	r3, #2
		val |= addr[1];
  4014da:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
	if (len > 2) {
  4014de:	d0e4      	beq.n	4014aa <twihs_master_read+0x2e>
		val |= addr[2];
  4014e0:	788b      	ldrb	r3, [r1, #2]
  4014e2:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
  4014e6:	e7e0      	b.n	4014aa <twihs_master_read+0x2e>
		*buffer++ = p_twihs->TWIHS_RHR;
  4014e8:	6b03      	ldr	r3, [r0, #48]	; 0x30
		cnt--;
  4014ea:	3a01      	subs	r2, #1
		*buffer++ = p_twihs->TWIHS_RHR;
  4014ec:	f804 3b01 	strb.w	r3, [r4], #1
		status = p_twihs->TWIHS_SR;
  4014f0:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014f2:	05d9      	lsls	r1, r3, #23
  4014f4:	d5df      	bpl.n	4014b6 <twihs_master_read+0x3a>
			return TWIHS_RECEIVE_NACK;
  4014f6:	2005      	movs	r0, #5
}
  4014f8:	bc70      	pop	{r4, r5, r6}
  4014fa:	4770      	bx	lr
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4014fc:	2102      	movs	r1, #2
		if (!(status & TWIHS_SR_RXRDY)) {
  4014fe:	079d      	lsls	r5, r3, #30
		if (status & TWIHS_SR_NACK) {
  401500:	f247 5230 	movw	r2, #30000	; 0x7530
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401504:	6001      	str	r1, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  401506:	d407      	bmi.n	401518 <twihs_master_read+0x9c>
		status = p_twihs->TWIHS_SR;
  401508:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40150a:	05de      	lsls	r6, r3, #23
  40150c:	d4f3      	bmi.n	4014f6 <twihs_master_read+0x7a>
		if (!timeout--) {
  40150e:	3a01      	subs	r2, #1
  401510:	d0dc      	beq.n	4014cc <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  401512:	079d      	lsls	r5, r3, #30
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401514:	6001      	str	r1, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  401516:	d5f7      	bpl.n	401508 <twihs_master_read+0x8c>
		*buffer++ = p_twihs->TWIHS_RHR;
  401518:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40151a:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  40151c:	6a03      	ldr	r3, [r0, #32]
  40151e:	07db      	lsls	r3, r3, #31
  401520:	d5fc      	bpl.n	40151c <twihs_master_read+0xa0>
	p_twihs->TWIHS_SR;
  401522:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  401524:	2000      	movs	r0, #0
}
  401526:	bc70      	pop	{r4, r5, r6}
  401528:	4770      	bx	lr
		return TWIHS_INVALID_ARGUMENT;
  40152a:	2001      	movs	r0, #1
  40152c:	4770      	bx	lr
  40152e:	bf00      	nop

00401530 <twihs_master_write>:
{
  401530:	4603      	mov	r3, r0
	uint32_t status, cnt = p_packet->length;
  401532:	68c8      	ldr	r0, [r1, #12]
	if (cnt == 0) {
  401534:	2800      	cmp	r0, #0
  401536:	d034      	beq.n	4015a2 <twihs_master_write+0x72>
{
  401538:	b470      	push	{r4, r5, r6}
	p_twihs->TWIHS_MMR = 0;
  40153a:	2600      	movs	r6, #0
	uint8_t *buffer = p_packet->buffer;
  40153c:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  40153e:	605e      	str	r6, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401540:	7c0a      	ldrb	r2, [r1, #16]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401542:	684d      	ldr	r5, [r1, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401544:	0412      	lsls	r2, r2, #16
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401546:	022d      	lsls	r5, r5, #8
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401548:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40154c:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401550:	432a      	orrs	r2, r5
  401552:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_IADR = 0;
  401554:	60de      	str	r6, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401556:	684a      	ldr	r2, [r1, #4]
	if (len == 0)
  401558:	b98a      	cbnz	r2, 40157e <twihs_master_write+0x4e>
		return 0;
  40155a:	4615      	mov	r5, r2
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  40155c:	60dd      	str	r5, [r3, #12]
		status = p_twihs->TWIHS_SR;
  40155e:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  401560:	05d6      	lsls	r6, r2, #23
  401562:	d409      	bmi.n	401578 <twihs_master_write+0x48>
		if (!(status & TWIHS_SR_TXRDY)) {
  401564:	0755      	lsls	r5, r2, #29
  401566:	d5fa      	bpl.n	40155e <twihs_master_write+0x2e>
		p_twihs->TWIHS_THR = *buffer++;
  401568:	f814 2b01 	ldrb.w	r2, [r4], #1
	while (cnt > 0) {
  40156c:	3801      	subs	r0, #1
		p_twihs->TWIHS_THR = *buffer++;
  40156e:	635a      	str	r2, [r3, #52]	; 0x34
	while (cnt > 0) {
  401570:	d013      	beq.n	40159a <twihs_master_write+0x6a>
		status = p_twihs->TWIHS_SR;
  401572:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  401574:	05d6      	lsls	r6, r2, #23
  401576:	d5f5      	bpl.n	401564 <twihs_master_write+0x34>
			return TWIHS_RECEIVE_NACK;
  401578:	2005      	movs	r0, #5
}
  40157a:	bc70      	pop	{r4, r5, r6}
  40157c:	4770      	bx	lr
	if (len > 1) {
  40157e:	2a01      	cmp	r2, #1
	val = addr[0];
  401580:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  401582:	ddeb      	ble.n	40155c <twihs_master_write+0x2c>
		val |= addr[1];
  401584:	784e      	ldrb	r6, [r1, #1]
	if (len > 2) {
  401586:	2a02      	cmp	r2, #2
		val |= addr[1];
  401588:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
	if (len > 2) {
  40158c:	d0e6      	beq.n	40155c <twihs_master_write+0x2c>
		val |= addr[2];
  40158e:	788a      	ldrb	r2, [r1, #2]
  401590:	ea42 2505 	orr.w	r5, r2, r5, lsl #8
  401594:	e7e2      	b.n	40155c <twihs_master_write+0x2c>
		if (status & TWIHS_SR_TXRDY) {
  401596:	0751      	lsls	r1, r2, #29
  401598:	d405      	bmi.n	4015a6 <twihs_master_write+0x76>
		status = p_twihs->TWIHS_SR;
  40159a:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  40159c:	05d4      	lsls	r4, r2, #23
  40159e:	d4eb      	bmi.n	401578 <twihs_master_write+0x48>
  4015a0:	e7f9      	b.n	401596 <twihs_master_write+0x66>
		return TWIHS_INVALID_ARGUMENT;
  4015a2:	2001      	movs	r0, #1
  4015a4:	4770      	bx	lr
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4015a6:	2202      	movs	r2, #2
  4015a8:	601a      	str	r2, [r3, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4015aa:	6a1a      	ldr	r2, [r3, #32]
  4015ac:	07d2      	lsls	r2, r2, #31
  4015ae:	d5fc      	bpl.n	4015aa <twihs_master_write+0x7a>
}
  4015b0:	bc70      	pop	{r4, r5, r6}
  4015b2:	4770      	bx	lr

004015b4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4015b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015b6:	4603      	mov	r3, r0
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4015b8:	4c24      	ldr	r4, [pc, #144]	; (40164c <usart_init_rs232+0x98>)
	p_usart->US_MR = 0;
  4015ba:	2000      	movs	r0, #0
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015bc:	f04f 0e88 	mov.w	lr, #136	; 0x88
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4015c0:	f8c3 40e4 	str.w	r4, [r3, #228]	; 0xe4
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015c4:	2724      	movs	r7, #36	; 0x24
	p_usart->US_CR = US_CR_RSTSTA;
  4015c6:	f44f 7680 	mov.w	r6, #256	; 0x100
	p_usart->US_CR = US_CR_RTSDIS;
  4015ca:	f44f 2500 	mov.w	r5, #524288	; 0x80000
	ul_reg_val = 0;
  4015ce:	4c20      	ldr	r4, [pc, #128]	; (401650 <usart_init_rs232+0x9c>)
	p_usart->US_MR = 0;
  4015d0:	6058      	str	r0, [r3, #4]
	ul_reg_val = 0;
  4015d2:	6020      	str	r0, [r4, #0]
	p_usart->US_RTOR = 0;
  4015d4:	6258      	str	r0, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4015d6:	6298      	str	r0, [r3, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015d8:	f8c3 e000 	str.w	lr, [r3]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015dc:	601f      	str	r7, [r3, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4015de:	601e      	str	r6, [r3, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4015e0:	601d      	str	r5, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4015e2:	b361      	cbz	r1, 40163e <usart_init_rs232+0x8a>
  4015e4:	6808      	ldr	r0, [r1, #0]
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4015e6:	0105      	lsls	r5, r0, #4
  4015e8:	42aa      	cmp	r2, r5
  4015ea:	d31c      	bcc.n	401626 <usart_init_rs232+0x72>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4015ec:	0868      	lsrs	r0, r5, #1
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4015ee:	f64f 76fe 	movw	r6, #65534	; 0xfffe
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4015f2:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
  4015f6:	fbb2 f2f5 	udiv	r2, r2, r5
	cd = cd_fp >> 3;
  4015fa:	08d5      	lsrs	r5, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4015fc:	1e68      	subs	r0, r5, #1
  4015fe:	42b0      	cmp	r0, r6
  401600:	d81d      	bhi.n	40163e <usart_init_rs232+0x8a>
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401602:	0412      	lsls	r2, r2, #16
	p_usart->US_MR |= ul_reg_val;
  401604:	2000      	movs	r0, #0
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401606:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40160a:	432a      	orrs	r2, r5
  40160c:	621a      	str	r2, [r3, #32]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40160e:	684d      	ldr	r5, [r1, #4]
  401610:	688a      	ldr	r2, [r1, #8]
  401612:	690f      	ldr	r7, [r1, #16]
  401614:	432a      	orrs	r2, r5
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401616:	68ce      	ldr	r6, [r1, #12]
	p_usart->US_MR |= ul_reg_val;
  401618:	6859      	ldr	r1, [r3, #4]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40161a:	433a      	orrs	r2, r7
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40161c:	4332      	orrs	r2, r6
	p_usart->US_MR |= ul_reg_val;
  40161e:	4311      	orrs	r1, r2
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401620:	6022      	str	r2, [r4, #0]
	p_usart->US_MR |= ul_reg_val;
  401622:	6059      	str	r1, [r3, #4]
  401624:	bdf0      	pop	{r4, r5, r6, r7, pc}
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401626:	00c0      	lsls	r0, r0, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401628:	f64f 76fe 	movw	r6, #65534	; 0xfffe
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40162c:	00d2      	lsls	r2, r2, #3
  40162e:	eb02 0250 	add.w	r2, r2, r0, lsr #1
  401632:	fbb2 f2f0 	udiv	r2, r2, r0
	cd = cd_fp >> 3;
  401636:	08d5      	lsrs	r5, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401638:	1e68      	subs	r0, r5, #1
  40163a:	42b0      	cmp	r0, r6
  40163c:	d901      	bls.n	401642 <usart_init_rs232+0x8e>
		return 1;
  40163e:	2001      	movs	r0, #1
  401640:	bdf0      	pop	{r4, r5, r6, r7, pc}
		p_usart->US_MR |= US_MR_OVER;
  401642:	6858      	ldr	r0, [r3, #4]
  401644:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
  401648:	6058      	str	r0, [r3, #4]
  40164a:	e7da      	b.n	401602 <usart_init_rs232+0x4e>
  40164c:	55534100 	.word	0x55534100
  401650:	2041c09c 	.word	0x2041c09c

00401654 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401654:	2340      	movs	r3, #64	; 0x40
  401656:	6003      	str	r3, [r0, #0]
  401658:	4770      	bx	lr
  40165a:	bf00      	nop

0040165c <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40165c:	2310      	movs	r3, #16
  40165e:	6003      	str	r3, [r0, #0]
  401660:	4770      	bx	lr
  401662:	bf00      	nop

00401664 <usart_enable_interrupt>:
	p_usart->US_IER = ul_sources;
  401664:	6081      	str	r1, [r0, #8]
  401666:	4770      	bx	lr

00401668 <usart_get_status>:
	return p_usart->US_CSR;
  401668:	6940      	ldr	r0, [r0, #20]
}
  40166a:	4770      	bx	lr

0040166c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40166c:	6942      	ldr	r2, [r0, #20]
{
  40166e:	4603      	mov	r3, r0
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401670:	0792      	lsls	r2, r2, #30
  401672:	d504      	bpl.n	40167e <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401674:	f3c1 0108 	ubfx	r1, r1, #0, #9
	return 0;
  401678:	2000      	movs	r0, #0
	p_usart->US_THR = US_THR_TXCHR(c);
  40167a:	61d9      	str	r1, [r3, #28]
	return 0;
  40167c:	4770      	bx	lr
		return 1;
  40167e:	2001      	movs	r0, #1
}
  401680:	4770      	bx	lr
  401682:	bf00      	nop

00401684 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401684:	6943      	ldr	r3, [r0, #20]
  401686:	07db      	lsls	r3, r3, #31
  401688:	d505      	bpl.n	401696 <usart_read+0x12>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40168a:	6983      	ldr	r3, [r0, #24]
	return 0;
  40168c:	2000      	movs	r0, #0
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40168e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401692:	600b      	str	r3, [r1, #0]
	return 0;
  401694:	4770      	bx	lr
		return 1;
  401696:	2001      	movs	r0, #1
}
  401698:	4770      	bx	lr
  40169a:	bf00      	nop

0040169c <xdmac_configure_transfer>:
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  40169c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  4016a0:	6853      	ldr	r3, [r2, #4]
  4016a2:	6dc8      	ldr	r0, [r1, #92]	; 0x5c
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  4016a4:	660b      	str	r3, [r1, #96]	; 0x60
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  4016a6:	6893      	ldr	r3, [r2, #8]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  4016a8:	664b      	str	r3, [r1, #100]	; 0x64
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  4016aa:	6813      	ldr	r3, [r2, #0]
  4016ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016b0:	670b      	str	r3, [r1, #112]	; 0x70
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  4016b2:	6913      	ldr	r3, [r2, #16]
  4016b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4016b8:	674b      	str	r3, [r1, #116]	; 0x74
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  4016ba:	6953      	ldr	r3, [r2, #20]
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  4016bc:	67cb      	str	r3, [r1, #124]	; 0x7c
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  4016be:	6993      	ldr	r3, [r2, #24]
  4016c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016c4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  4016c8:	69d3      	ldr	r3, [r2, #28]
  4016ca:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016ce:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  4016d2:	68d3      	ldr	r3, [r2, #12]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  4016d4:	678b      	str	r3, [r1, #120]	; 0x78
  4016d6:	4770      	bx	lr

004016d8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4016d8:	b570      	push	{r4, r5, r6, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4016da:	4810      	ldr	r0, [pc, #64]	; (40171c <sysclk_init+0x44>)
  4016dc:	4d10      	ldr	r5, [pc, #64]	; (401720 <sysclk_init+0x48>)
  4016de:	47a8      	blx	r5
	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
		break;

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4016e0:	2020      	movs	r0, #32
  4016e2:	4b10      	ldr	r3, [pc, #64]	; (401724 <sysclk_init+0x4c>)
  4016e4:	4c10      	ldr	r4, [pc, #64]	; (401728 <sysclk_init+0x50>)
  4016e6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4016e8:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4016ea:	2800      	cmp	r0, #0
  4016ec:	d0fc      	beq.n	4016e8 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4016ee:	4b0f      	ldr	r3, [pc, #60]	; (40172c <sysclk_init+0x54>)
  4016f0:	4798      	blx	r3
  4016f2:	4c0f      	ldr	r4, [pc, #60]	; (401730 <sysclk_init+0x58>)
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4016f4:	4b0f      	ldr	r3, [pc, #60]	; (401734 <sysclk_init+0x5c>)
  4016f6:	4a10      	ldr	r2, [pc, #64]	; (401738 <sysclk_init+0x60>)
  4016f8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4016fa:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4016fc:	2800      	cmp	r0, #0
  4016fe:	d0fc      	beq.n	4016fa <sysclk_init+0x22>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401700:	2002      	movs	r0, #2
  401702:	4b0e      	ldr	r3, [pc, #56]	; (40173c <sysclk_init+0x64>)
  401704:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401706:	4b0e      	ldr	r3, [pc, #56]	; (401740 <sysclk_init+0x68>)
  401708:	2000      	movs	r0, #0
  40170a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40170c:	4b0d      	ldr	r3, [pc, #52]	; (401744 <sysclk_init+0x6c>)
  40170e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401710:	462b      	mov	r3, r5
  401712:	4802      	ldr	r0, [pc, #8]	; (40171c <sysclk_init+0x44>)

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401714:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	system_init_flash(sysclk_get_cpu_hz());
  401718:	4718      	bx	r3
  40171a:	bf00      	nop
  40171c:	11e1a300 	.word	0x11e1a300
  401720:	0040248d 	.word	0x0040248d
  401724:	004021a5 	.word	0x004021a5
  401728:	004021f1 	.word	0x004021f1
  40172c:	00402201 	.word	0x00402201
  401730:	00402211 	.word	0x00402211
  401734:	400e0600 	.word	0x400e0600
  401738:	20183f01 	.word	0x20183f01
  40173c:	00402121 	.word	0x00402121
  401740:	00402151 	.word	0x00402151
  401744:	004023a5 	.word	0x004023a5

00401748 <board_init>:

void board_init(void)
{
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401748:	4ba4      	ldr	r3, [pc, #656]	; (4019dc <board_init+0x294>)
  40174a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
{
  40174e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	WDT->WDT_MR = WDT_MR_WDDIS;
  401752:	605a      	str	r2, [r3, #4]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401754:	f3bf 8f5f 	dmb	sy
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  401758:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 401a50 <board_init+0x308>
	dw_region_attr =
  40175c:	4fa0      	ldr	r7, [pc, #640]	; (4019e0 <board_init+0x298>)
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  40175e:	4ea1      	ldr	r6, [pc, #644]	; (4019e4 <board_init+0x29c>)
  401760:	4640      	mov	r0, r8
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401762:	4da1      	ldr	r5, [pc, #644]	; (4019e8 <board_init+0x2a0>)
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  401764:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401766:	ea40 0107 	orr.w	r1, r0, r7
  40176a:	2011      	movs	r0, #17
  40176c:	47a8      	blx	r5
		mpu_cal_mpu_region_size(IFLASH_END_ADDRESS - IFLASH_START_ADDRESS) |
  40176e:	489f      	ldr	r0, [pc, #636]	; (4019ec <board_init+0x2a4>)
  401770:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401772:	499f      	ldr	r1, [pc, #636]	; (4019f0 <board_init+0x2a8>)
	dw_region_attr =
  401774:	4c9f      	ldr	r4, [pc, #636]	; (4019f4 <board_init+0x2ac>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401776:	4301      	orrs	r1, r0
  401778:	489f      	ldr	r0, [pc, #636]	; (4019f8 <board_init+0x2b0>)
  40177a:	47a8      	blx	r5
		mpu_cal_mpu_region_size(DTCM_END_ADDRESS - DTCM_START_ADDRESS) |
  40177c:	4640      	mov	r0, r8
  40177e:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401780:	ea40 0107 	orr.w	r1, r0, r7
  401784:	489d      	ldr	r0, [pc, #628]	; (4019fc <board_init+0x2b4>)
  401786:	47a8      	blx	r5
		mpu_cal_mpu_region_size(SRAM_FIRST_END_ADDRESS - SRAM_FIRST_START_ADDRESS)
  401788:	489d      	ldr	r0, [pc, #628]	; (401a00 <board_init+0x2b8>)
  40178a:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40178c:	ea40 0104 	orr.w	r1, r0, r4
  401790:	489c      	ldr	r0, [pc, #624]	; (401a04 <board_init+0x2bc>)
  401792:	47a8      	blx	r5
		mpu_cal_mpu_region_size(SRAM_SECOND_END_ADDRESS - SRAM_SECOND_START_ADDRESS) |
  401794:	489c      	ldr	r0, [pc, #624]	; (401a08 <board_init+0x2c0>)
  401796:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401798:	ea40 0104 	orr.w	r1, r0, r4
  40179c:	489b      	ldr	r0, [pc, #620]	; (401a0c <board_init+0x2c4>)
  40179e:	47a8      	blx	r5
		mpu_cal_mpu_region_size(PERIPHERALS_END_ADDRESS - PERIPHERALS_START_ADDRESS)
  4017a0:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
  4017a4:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4017a6:	499a      	ldr	r1, [pc, #616]	; (401a10 <board_init+0x2c8>)
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  4017a8:	4c9a      	ldr	r4, [pc, #616]	; (401a14 <board_init+0x2cc>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4017aa:	4301      	orrs	r1, r0
  4017ac:	489a      	ldr	r0, [pc, #616]	; (401a18 <board_init+0x2d0>)
  4017ae:	47a8      	blx	r5
		mpu_cal_mpu_region_size(EXT_EBI_END_ADDRESS - EXT_EBI_START_ADDRESS) |
  4017b0:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
  4017b4:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4017b6:	4999      	ldr	r1, [pc, #612]	; (401a1c <board_init+0x2d4>)
  4017b8:	4301      	orrs	r1, r0
  4017ba:	4899      	ldr	r0, [pc, #612]	; (401a20 <board_init+0x2d8>)
  4017bc:	47a8      	blx	r5
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  4017be:	6a63      	ldr	r3, [r4, #36]	; 0x24
	mpu_enable( MPU_ENABLE | MPU_PRIVDEFENA);
  4017c0:	2005      	movs	r0, #5
  4017c2:	4a98      	ldr	r2, [pc, #608]	; (401a24 <board_init+0x2dc>)
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  4017c4:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
  4017c8:	6263      	str	r3, [r4, #36]	; 0x24
	mpu_enable( MPU_ENABLE | MPU_PRIVDEFENA);
  4017ca:	4790      	blx	r2
  __ASM volatile ("dsb");
  4017cc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017d0:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb");
  4017d4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017d8:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4017dc:	f04f 0900 	mov.w	r9, #0
  4017e0:	f8c4 9250 	str.w	r9, [r4, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4017e4:	6963      	ldr	r3, [r4, #20]
  4017e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4017ea:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb");
  4017ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017f0:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017f4:	4b8c      	ldr	r3, [pc, #560]	; (401a28 <board_init+0x2e0>)
  4017f6:	498d      	ldr	r1, [pc, #564]	; (401a2c <board_init+0x2e4>)
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017f8:	4a8d      	ldr	r2, [pc, #564]	; (401a30 <board_init+0x2e8>)
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017fa:	6059      	str	r1, [r3, #4]
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017fc:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  4017fe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401802:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401806:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
  40180a:	f023 0301 	bic.w	r3, r3, #1
  40180e:	f8c4 3290 	str.w	r3, [r4, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401812:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
  401816:	f023 0301 	bic.w	r3, r3, #1
  40181a:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  __ASM volatile ("dsb");
  40181e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401822:	f3bf 8f6f 	isb	sy
  401826:	4c83      	ldr	r4, [pc, #524]	; (401a34 <board_init+0x2ec>)
  401828:	200a      	movs	r0, #10
  40182a:	47a0      	blx	r4
  40182c:	200b      	movs	r0, #11
  40182e:	47a0      	blx	r4
  401830:	200c      	movs	r0, #12
  401832:	47a0      	blx	r4
  401834:	2010      	movs	r0, #16
  401836:	47a0      	blx	r4
  401838:	2011      	movs	r0, #17
  40183a:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40183c:	f44f 7500 	mov.w	r5, #512	; 0x200
  401840:	4c7d      	ldr	r4, [pc, #500]	; (401a38 <board_init+0x2f0>)
  401842:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  401846:	4f7d      	ldr	r7, [pc, #500]	; (401a3c <board_init+0x2f4>)
		base->PIO_PUDR = mask;
  401848:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40184c:	6123      	str	r3, [r4, #16]
		base->PIO_PUDR = mask;
  40184e:	2610      	movs	r6, #16
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401850:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_PUDR = mask;
  401854:	f04f 0e08 	mov.w	lr, #8
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401858:	6323      	str	r3, [r4, #48]	; 0x30
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  40185a:	4638      	mov	r0, r7
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40185c:	613d      	str	r5, [r7, #16]
  40185e:	464b      	mov	r3, r9
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401860:	f8c7 50a0 	str.w	r5, [r7, #160]	; 0xa0
  401864:	f44f 5200 	mov.w	r2, #8192	; 0x2000
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401868:	633d      	str	r5, [r7, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40186a:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40186c:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  401870:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  401872:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  401876:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  401878:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  40187a:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  40187e:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401882:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 401a54 <board_init+0x30c>
  401886:	f42c 7c00 	bic.w	ip, ip, #512	; 0x200
  40188a:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40188e:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  401892:	f42c 7c00 	bic.w	ip, ip, #512	; 0x200
  401896:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40189a:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40189e:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4018a2:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4018a6:	6621      	str	r1, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4018a8:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018ac:	6561      	str	r1, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018ae:	6261      	str	r1, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018b0:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4018b4:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
  4018b8:	f42c 1c00 	bic.w	ip, ip, #2097152	; 0x200000
  4018bc:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4018c0:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  4018c4:	f42c 1c00 	bic.w	ip, ip, #2097152	; 0x200000
  4018c8:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4018cc:	6061      	str	r1, [r4, #4]
  4018ce:	f8d8 1114 	ldr.w	r1, [r8, #276]	; 0x114
  4018d2:	ea41 0c06 	orr.w	ip, r1, r6
		base->PIO_PUDR = mask;
  4018d6:	495a      	ldr	r1, [pc, #360]	; (401a40 <board_init+0x2f8>)
  4018d8:	f8c8 c114 	str.w	ip, [r8, #276]	; 0x114
  4018dc:	660e      	str	r6, [r1, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4018de:	f8c1 6090 	str.w	r6, [r1, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018e2:	654e      	str	r6, [r1, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018e4:	624e      	str	r6, [r1, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018e6:	f8c1 6080 	str.w	r6, [r1, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4018ea:	f8d1 c070 	ldr.w	ip, [r1, #112]	; 0x70
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  4018ee:	f8df 8168 	ldr.w	r8, [pc, #360]	; 401a58 <board_init+0x310>
  4018f2:	ea4c 0c06 	orr.w	ip, ip, r6
  4018f6:	f8c1 c070 	str.w	ip, [r1, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4018fa:	f8d1 c074 	ldr.w	ip, [r1, #116]	; 0x74
  4018fe:	ea4c 0c06 	orr.w	ip, ip, r6
  401902:	f8c1 c074 	str.w	ip, [r1, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401906:	604e      	str	r6, [r1, #4]
  401908:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
		base->PIO_PUDR = mask;
  40190c:	f8c4 e060 	str.w	lr, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401910:	f8c4 e090 	str.w	lr, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  401914:	f8c4 e054 	str.w	lr, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  401918:	f8c4 e024 	str.w	lr, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40191c:	f8c4 e080 	str.w	lr, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401920:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
  401924:	f02c 0c08 	bic.w	ip, ip, #8
  401928:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40192c:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  401930:	f02c 0c08 	bic.w	ip, ip, #8
  401934:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401938:	f8c4 e004 	str.w	lr, [r4, #4]
		base->PIO_PUDR = mask;
  40193c:	6626      	str	r6, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40193e:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  401942:	6566      	str	r6, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  401944:	6266      	str	r6, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401946:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40194a:	f8d4 e070 	ldr.w	lr, [r4, #112]	; 0x70
  40194e:	f02e 0e10 	bic.w	lr, lr, #16
  401952:	f8c4 e070 	str.w	lr, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401956:	f8d4 e074 	ldr.w	lr, [r4, #116]	; 0x74
  40195a:	f02e 0e10 	bic.w	lr, lr, #16
  40195e:	f8c4 e074 	str.w	lr, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401962:	6066      	str	r6, [r4, #4]
  401964:	47c0      	blx	r8
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  401966:	464b      	mov	r3, r9
  401968:	4638      	mov	r0, r7
  40196a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40196e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401972:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  401974:	4638      	mov	r0, r7
  401976:	2301      	movs	r3, #1
  401978:	22ff      	movs	r2, #255	; 0xff
  40197a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40197e:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  401980:	2301      	movs	r3, #1
  401982:	223f      	movs	r2, #63	; 0x3f
  401984:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401988:	482e      	ldr	r0, [pc, #184]	; (401a44 <board_init+0x2fc>)
  40198a:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  40198c:	4620      	mov	r0, r4
  40198e:	2301      	movs	r3, #1
  401990:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  401994:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401998:	47c0      	blx	r8
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  40199a:	4638      	mov	r0, r7
  40199c:	2301      	movs	r3, #1
  40199e:	f44f 7280 	mov.w	r2, #256	; 0x100
  4019a2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019a6:	47c0      	blx	r8
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  4019a8:	4638      	mov	r0, r7
  4019aa:	2301      	movs	r3, #1
  4019ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4019b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019b4:	47c0      	blx	r8
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  4019b6:	2301      	movs	r3, #1
  4019b8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4019bc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019c0:	4821      	ldr	r0, [pc, #132]	; (401a48 <board_init+0x300>)
  4019c2:	47c0      	blx	r8
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  4019c4:	464b      	mov	r3, r9
  4019c6:	462a      	mov	r2, r5
  4019c8:	4638      	mov	r0, r7
  4019ca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4019ce:	47c0      	blx	r8
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  4019d0:	4629      	mov	r1, r5
  4019d2:	4638      	mov	r0, r7
  4019d4:	4b1d      	ldr	r3, [pc, #116]	; (401a4c <board_init+0x304>)
	pio_configure_pin(ISI_PCK_PIO, ISI_PCK_FLAGS);
	pio_configure_pin(ISI_PCK0_PIO, ISI_PCK0_FLAGS);
	pio_configure_pin(OV_PWD_GPIO, OV_PWD_FLAGS);
	pio_configure_pin(OV_RST_GPIO, OV_RST_FLAGS);
#endif
}
  4019d6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  4019da:	4718      	bx	r3
  4019dc:	400e1850 	.word	0x400e1850
  4019e0:	01000001 	.word	0x01000001
  4019e4:	00401a75 	.word	0x00401a75
  4019e8:	00401a69 	.word	0x00401a69
  4019ec:	001fffff 	.word	0x001fffff
  4019f0:	06230001 	.word	0x06230001
  4019f4:	03230001 	.word	0x03230001
  4019f8:	00400012 	.word	0x00400012
  4019fc:	20000013 	.word	0x20000013
  401a00:	0003ffff 	.word	0x0003ffff
  401a04:	20400014 	.word	0x20400014
  401a08:	0001ffff 	.word	0x0001ffff
  401a0c:	20440015 	.word	0x20440015
  401a10:	13010001 	.word	0x13010001
  401a14:	e000ed00 	.word	0xe000ed00
  401a18:	40000016 	.word	0x40000016
  401a1c:	03000001 	.word	0x03000001
  401a20:	60000017 	.word	0x60000017
  401a24:	00401a5d 	.word	0x00401a5d
  401a28:	400e0c00 	.word	0x400e0c00
  401a2c:	5a00080c 	.word	0x5a00080c
  401a30:	5a00070c 	.word	0x5a00070c
  401a34:	00402221 	.word	0x00402221
  401a38:	400e0e00 	.word	0x400e0e00
  401a3c:	400e1200 	.word	0x400e1200
  401a40:	400e1000 	.word	0x400e1000
  401a44:	400e1600 	.word	0x400e1600
  401a48:	400e1400 	.word	0x400e1400
  401a4c:	00401a99 	.word	0x00401a99
  401a50:	003fffff 	.word	0x003fffff
  401a54:	40088000 	.word	0x40088000
  401a58:	00401a9d 	.word	0x00401a9d

00401a5c <mpu_enable>:
 *
 * \param dwMPUEnable  Enable/Disable the memory region.
 */
void mpu_enable(uint32_t dw_mpu_enable)
{
	MPU->CTRL = dw_mpu_enable ;
  401a5c:	4b01      	ldr	r3, [pc, #4]	; (401a64 <mpu_enable+0x8>)
  401a5e:	6058      	str	r0, [r3, #4]
  401a60:	4770      	bx	lr
  401a62:	bf00      	nop
  401a64:	e000ed90 	.word	0xe000ed90

00401a68 <mpu_set_region>:
 * \param dwRegionBaseAddr  Memory region base address.
 * \param dwRegionAttr  Memory region attributes.
 */
void mpu_set_region(uint32_t dw_region_base_addr, uint32_t dw_region_attr)
{
	MPU->RBAR = dw_region_base_addr;
  401a68:	4b01      	ldr	r3, [pc, #4]	; (401a70 <mpu_set_region+0x8>)
  401a6a:	60d8      	str	r0, [r3, #12]
	MPU->RASR = dw_region_attr;
  401a6c:	6119      	str	r1, [r3, #16]
  401a6e:	4770      	bx	lr
  401a70:	e000ed90 	.word	0xe000ed90

00401a74 <mpu_cal_mpu_region_size>:
{
	uint32_t dwRegionSize = 32;
	uint32_t dwReturnValue = 4;

	while( dwReturnValue < 31 ) {
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a74:	2820      	cmp	r0, #32
  401a76:	d90d      	bls.n	401a94 <mpu_cal_mpu_region_size+0x20>
  401a78:	2240      	movs	r2, #64	; 0x40
  401a7a:	2305      	movs	r3, #5
  401a7c:	e002      	b.n	401a84 <mpu_cal_mpu_region_size+0x10>
			break;
		} else {
			dwReturnValue++;
  401a7e:	3301      	adds	r3, #1
	while( dwReturnValue < 31 ) {
  401a80:	2b1f      	cmp	r3, #31
  401a82:	d005      	beq.n	401a90 <mpu_cal_mpu_region_size+0x1c>
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a84:	4290      	cmp	r0, r2
		}
		dwRegionSize <<= 1;
  401a86:	ea4f 0242 	mov.w	r2, r2, lsl #1
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a8a:	d8f8      	bhi.n	401a7e <mpu_cal_mpu_region_size+0xa>
  401a8c:	0058      	lsls	r0, r3, #1
  401a8e:	4770      	bx	lr
  401a90:	203e      	movs	r0, #62	; 0x3e
  401a92:	4770      	bx	lr
  401a94:	2008      	movs	r0, #8
	}

	return ( dwReturnValue << 1 );
}
  401a96:	4770      	bx	lr

00401a98 <pio_set>:
  401a98:	6301      	str	r1, [r0, #48]	; 0x30
  401a9a:	4770      	bx	lr

00401a9c <pio_configure>:
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
	/* Configure pins */
	switch (ul_type) {
  401a9c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
{
  401aa0:	b430      	push	{r4, r5}
	switch (ul_type) {
  401aa2:	d03b      	beq.n	401b1c <pio_configure+0x80>
  401aa4:	d931      	bls.n	401b0a <pio_configure+0x6e>
  401aa6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401aaa:	d01b      	beq.n	401ae4 <pio_configure+0x48>
  401aac:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401ab0:	d018      	beq.n	401ae4 <pio_configure+0x48>
  401ab2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401ab6:	d003      	beq.n	401ac0 <pio_configure+0x24>
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;

	default:
		return 0;
  401ab8:	2300      	movs	r3, #0
	}

	return 1;
}
  401aba:	bc30      	pop	{r4, r5}
  401abc:	4618      	mov	r0, r3
  401abe:	4770      	bx	lr
	if (ul_pull_up_enable) {
  401ac0:	07dd      	lsls	r5, r3, #31
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401ac2:	6442      	str	r2, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401ac4:	d448      	bmi.n	401b58 <pio_configure+0xbc>
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401ac6:	f013 0f0a 	tst.w	r3, #10
		p_pio->PIO_PUDR = ul_mask;
  401aca:	6602      	str	r2, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401acc:	d048      	beq.n	401b60 <pio_configure+0xc4>
	if (ul_attribute & PIO_DEGLITCH) {
  401ace:	079c      	lsls	r4, r3, #30
		p_pio->PIO_IFER = ul_mask;
  401ad0:	6202      	str	r2, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401ad2:	d548      	bpl.n	401b66 <pio_configure+0xca>
		p_pio->PIO_IFSCDR = ul_mask;
  401ad4:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
	return 1;
  401ad8:	2301      	movs	r3, #1
	p_pio->PIO_ODR = ul_mask;
  401ada:	6142      	str	r2, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401adc:	6002      	str	r2, [r0, #0]
}
  401ade:	4618      	mov	r0, r3
  401ae0:	bc30      	pop	{r4, r5}
  401ae2:	4770      	bx	lr
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401ae4:	f003 0404 	and.w	r4, r3, #4
	if (ul_pull_up_enable) {
  401ae8:	07db      	lsls	r3, r3, #31
	p_pio->PIO_IDR = ul_mask;
  401aea:	6442      	str	r2, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401aec:	d52f      	bpl.n	401b4e <pio_configure+0xb2>
		p_pio->PIO_PUER = ul_mask;
  401aee:	6642      	str	r2, [r0, #100]	; 0x64
	if (ul_multidrive_enable) {
  401af0:	2c00      	cmp	r4, #0
  401af2:	d02f      	beq.n	401b54 <pio_configure+0xb8>
		p_pio->PIO_MDER = ul_mask;
  401af4:	6502      	str	r2, [r0, #80]	; 0x50
	if (ul_default_level) {
  401af6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401afa:	d04e      	beq.n	401b9a <pio_configure+0xfe>
		p_pio->PIO_CODR = ul_mask;
  401afc:	6342      	str	r2, [r0, #52]	; 0x34
	return 1;
  401afe:	2301      	movs	r3, #1
	p_pio->PIO_OER = ul_mask;
  401b00:	6102      	str	r2, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401b02:	6002      	str	r2, [r0, #0]
}
  401b04:	4618      	mov	r0, r3
  401b06:	bc30      	pop	{r4, r5}
  401b08:	4770      	bx	lr
	switch (ul_type) {
  401b0a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401b0e:	d005      	beq.n	401b1c <pio_configure+0x80>
  401b10:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401b14:	d002      	beq.n	401b1c <pio_configure+0x80>
  401b16:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401b1a:	d1cd      	bne.n	401ab8 <pio_configure+0x1c>
	switch (ul_type) {
  401b1c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
	p_pio->PIO_IDR = ul_mask;
  401b20:	6442      	str	r2, [r0, #68]	; 0x44
	switch (ul_type) {
  401b22:	d03c      	beq.n	401b9e <pio_configure+0x102>
  401b24:	d924      	bls.n	401b70 <pio_configure+0xd4>
  401b26:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401b2a:	d042      	beq.n	401bb2 <pio_configure+0x116>
  401b2c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401b30:	d105      	bne.n	401b3e <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b32:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401b34:	4311      	orrs	r1, r2
  401b36:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401b38:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401b3a:	4311      	orrs	r1, r2
  401b3c:	6741      	str	r1, [r0, #116]	; 0x74
	if (ul_pull_up_enable) {
  401b3e:	07db      	lsls	r3, r3, #31
	p_pio->PIO_PDR = ul_mask;
  401b40:	6042      	str	r2, [r0, #4]
	if (ul_pull_up_enable) {
  401b42:	d525      	bpl.n	401b90 <pio_configure+0xf4>
	return 1;
  401b44:	2301      	movs	r3, #1
		p_pio->PIO_PUER = ul_mask;
  401b46:	6642      	str	r2, [r0, #100]	; 0x64
}
  401b48:	4618      	mov	r0, r3
  401b4a:	bc30      	pop	{r4, r5}
  401b4c:	4770      	bx	lr
		p_pio->PIO_PUDR = ul_mask;
  401b4e:	6602      	str	r2, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401b50:	2c00      	cmp	r4, #0
  401b52:	d1cf      	bne.n	401af4 <pio_configure+0x58>
		p_pio->PIO_MDDR = ul_mask;
  401b54:	6542      	str	r2, [r0, #84]	; 0x54
  401b56:	e7ce      	b.n	401af6 <pio_configure+0x5a>
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401b58:	f013 0f0a 	tst.w	r3, #10
		p_pio->PIO_PUER = ul_mask;
  401b5c:	6642      	str	r2, [r0, #100]	; 0x64
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401b5e:	d1b6      	bne.n	401ace <pio_configure+0x32>
	if (ul_attribute & PIO_DEGLITCH) {
  401b60:	079c      	lsls	r4, r3, #30
		p_pio->PIO_IFDR = ul_mask;
  401b62:	6242      	str	r2, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  401b64:	d4b6      	bmi.n	401ad4 <pio_configure+0x38>
		if (ul_attribute & PIO_DEBOUNCE) {
  401b66:	0719      	lsls	r1, r3, #28
  401b68:	d5b6      	bpl.n	401ad8 <pio_configure+0x3c>
			p_pio->PIO_IFSCER = ul_mask;
  401b6a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  401b6e:	e7b3      	b.n	401ad8 <pio_configure+0x3c>
	switch (ul_type) {
  401b70:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401b74:	d1e3      	bne.n	401b3e <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b76:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401b78:	43d1      	mvns	r1, r2
  401b7a:	6f05      	ldr	r5, [r0, #112]	; 0x70
  401b7c:	402c      	ands	r4, r5
  401b7e:	460d      	mov	r5, r1
  401b80:	400c      	ands	r4, r1
  401b82:	6704      	str	r4, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401b84:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401b86:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401b88:	4021      	ands	r1, r4
  401b8a:	4029      	ands	r1, r5
  401b8c:	6741      	str	r1, [r0, #116]	; 0x74
  401b8e:	e7d6      	b.n	401b3e <pio_configure+0xa2>
	return 1;
  401b90:	2301      	movs	r3, #1
		p_pio->PIO_PUDR = ul_mask;
  401b92:	6602      	str	r2, [r0, #96]	; 0x60
}
  401b94:	4618      	mov	r0, r3
  401b96:	bc30      	pop	{r4, r5}
  401b98:	4770      	bx	lr
		p_pio->PIO_SODR = ul_mask;
  401b9a:	6302      	str	r2, [r0, #48]	; 0x30
  401b9c:	e7af      	b.n	401afe <pio_configure+0x62>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b9e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401ba0:	4311      	orrs	r1, r2
  401ba2:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401ba4:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401ba6:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401ba8:	4021      	ands	r1, r4
  401baa:	ea21 0102 	bic.w	r1, r1, r2
  401bae:	6741      	str	r1, [r0, #116]	; 0x74
  401bb0:	e7c5      	b.n	401b3e <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401bb2:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401bb4:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401bb6:	4021      	ands	r1, r4
  401bb8:	ea21 0102 	bic.w	r1, r1, r2
  401bbc:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401bbe:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401bc0:	4311      	orrs	r1, r2
  401bc2:	6741      	str	r1, [r0, #116]	; 0x74
  401bc4:	e7bb      	b.n	401b3e <pio_configure+0xa2>
  401bc6:	bf00      	nop

00401bc8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401bc8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401bca:	4770      	bx	lr

00401bcc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401bcc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401bce:	4770      	bx	lr

00401bd0 <pio_configure_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401bd0:	4b53      	ldr	r3, [pc, #332]	; (401d20 <pio_configure_pin+0x150>)
	switch (ul_flags & PIO_TYPE_Msk) {
  401bd2:	f001 42f0 	and.w	r2, r1, #2013265920	; 0x78000000
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401bd6:	eb03 1350 	add.w	r3, r3, r0, lsr #5
	switch (ul_flags & PIO_TYPE_Msk) {
  401bda:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
{
  401bde:	b470      	push	{r4, r5, r6}
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401be0:	ea4f 2343 	mov.w	r3, r3, lsl #9
	switch (ul_flags & PIO_TYPE_Msk) {
  401be4:	d06d      	beq.n	401cc2 <pio_configure_pin+0xf2>
  401be6:	d80b      	bhi.n	401c00 <pio_configure_pin+0x30>
  401be8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
  401bec:	d027      	beq.n	401c3e <pio_configure_pin+0x6e>
  401bee:	f1b2 5fc0 	cmp.w	r2, #402653184	; 0x18000000
  401bf2:	d052      	beq.n	401c9a <pio_configure_pin+0xca>
  401bf4:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
  401bf8:	d038      	beq.n	401c6c <pio_configure_pin+0x9c>
		return 0;
  401bfa:	2000      	movs	r0, #0
}
  401bfc:	bc70      	pop	{r4, r5, r6}
  401bfe:	4770      	bx	lr
	switch (ul_flags & PIO_TYPE_Msk) {
  401c00:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
  401c04:	d066      	beq.n	401cd4 <pio_configure_pin+0x104>
  401c06:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401c0a:	d063      	beq.n	401cd4 <pio_configure_pin+0x104>
  401c0c:	f1b2 5f20 	cmp.w	r2, #671088640	; 0x28000000
  401c10:	d1f3      	bne.n	401bfa <pio_configure_pin+0x2a>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401c12:	f000 001f 	and.w	r0, r0, #31
  401c16:	2201      	movs	r2, #1
	if (ul_pull_up_enable) {
  401c18:	07cd      	lsls	r5, r1, #31
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401c1a:	fa02 f200 	lsl.w	r2, r2, r0
	p_pio->PIO_IDR = ul_mask;
  401c1e:	645a      	str	r2, [r3, #68]	; 0x44
	if (ul_pull_up_enable) {
  401c20:	d573      	bpl.n	401d0a <pio_configure_pin+0x13a>
		p_pio->PIO_PUER = ul_mask;
  401c22:	665a      	str	r2, [r3, #100]	; 0x64
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401c24:	f011 0f0a 	tst.w	r1, #10
  401c28:	d06d      	beq.n	401d06 <pio_configure_pin+0x136>
		p_pio->PIO_IFER = ul_mask;
  401c2a:	621a      	str	r2, [r3, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401c2c:	078c      	lsls	r4, r1, #30
  401c2e:	d56e      	bpl.n	401d0e <pio_configure_pin+0x13e>
		p_pio->PIO_IFSCDR = ul_mask;
  401c30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401c34:	615a      	str	r2, [r3, #20]
	return 1;
  401c36:	2001      	movs	r0, #1
	p_pio->PIO_PER = ul_mask;
  401c38:	601a      	str	r2, [r3, #0]
}
  401c3a:	bc70      	pop	{r4, r5, r6}
  401c3c:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401c3e:	f000 021f 	and.w	r2, r0, #31
  401c42:	2001      	movs	r0, #1
	if (ul_pull_up_enable) {
  401c44:	07c9      	lsls	r1, r1, #31
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401c46:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401c4a:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c4c:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401c4e:	ea44 0402 	orr.w	r4, r4, r2
  401c52:	671c      	str	r4, [r3, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c54:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c56:	6f5d      	ldr	r5, [r3, #116]	; 0x74
  401c58:	ea04 0405 	and.w	r4, r4, r5
  401c5c:	ea24 0402 	bic.w	r4, r4, r2
  401c60:	675c      	str	r4, [r3, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401c62:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401c64:	d516      	bpl.n	401c94 <pio_configure_pin+0xc4>
		p_pio->PIO_PUER = ul_mask;
  401c66:	665a      	str	r2, [r3, #100]	; 0x64
}
  401c68:	bc70      	pop	{r4, r5, r6}
  401c6a:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401c6c:	f000 021f 	and.w	r2, r0, #31
  401c70:	2001      	movs	r0, #1
  401c72:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401c76:	645a      	str	r2, [r3, #68]	; 0x44
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c78:	43d6      	mvns	r6, r2
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c7a:	6f1d      	ldr	r5, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c7c:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  401c7e:	4025      	ands	r5, r4
  401c80:	4035      	ands	r5, r6
  401c82:	671d      	str	r5, [r3, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c84:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c86:	6f5d      	ldr	r5, [r3, #116]	; 0x74
  401c88:	402c      	ands	r4, r5
  401c8a:	4034      	ands	r4, r6
  401c8c:	675c      	str	r4, [r3, #116]	; 0x74
	if (ul_pull_up_enable) {
  401c8e:	07cc      	lsls	r4, r1, #31
	p_pio->PIO_PDR = ul_mask;
  401c90:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401c92:	d4e8      	bmi.n	401c66 <pio_configure_pin+0x96>
		p_pio->PIO_PUDR = ul_mask;
  401c94:	661a      	str	r2, [r3, #96]	; 0x60
}
  401c96:	bc70      	pop	{r4, r5, r6}
  401c98:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401c9a:	f000 021f 	and.w	r2, r0, #31
  401c9e:	2001      	movs	r0, #1
  401ca0:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401ca4:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401ca6:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401ca8:	6f1d      	ldr	r5, [r3, #112]	; 0x70
  401caa:	402c      	ands	r4, r5
  401cac:	ea24 0402 	bic.w	r4, r4, r2
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401cb0:	671c      	str	r4, [r3, #112]	; 0x70
	if (ul_pull_up_enable) {
  401cb2:	07ce      	lsls	r6, r1, #31
		ul_sr = p_pio->PIO_ABCDSR[1];
  401cb4:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401cb6:	ea44 0402 	orr.w	r4, r4, r2
  401cba:	675c      	str	r4, [r3, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401cbc:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401cbe:	d5e9      	bpl.n	401c94 <pio_configure_pin+0xc4>
  401cc0:	e7d1      	b.n	401c66 <pio_configure_pin+0x96>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401cc2:	f000 021f 	and.w	r2, r0, #31
  401cc6:	2001      	movs	r0, #1
  401cc8:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401ccc:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401cce:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401cd0:	4314      	orrs	r4, r2
  401cd2:	e7ed      	b.n	401cb0 <pio_configure_pin+0xe0>
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401cd4:	f000 001f 	and.w	r0, r0, #31
  401cd8:	2201      	movs	r2, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401cda:	f001 5460 	and.w	r4, r1, #939524096	; 0x38000000
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401cde:	f001 0504 	and.w	r5, r1, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401ce2:	4082      	lsls	r2, r0
	if (ul_pull_up_enable) {
  401ce4:	07c9      	lsls	r1, r1, #31
	p_pio->PIO_IDR = ul_mask;
  401ce6:	645a      	str	r2, [r3, #68]	; 0x44
	if (ul_pull_up_enable) {
  401ce8:	d50b      	bpl.n	401d02 <pio_configure_pin+0x132>
		p_pio->PIO_PUER = ul_mask;
  401cea:	665a      	str	r2, [r3, #100]	; 0x64
	if (ul_multidrive_enable) {
  401cec:	b1a5      	cbz	r5, 401d18 <pio_configure_pin+0x148>
		p_pio->PIO_MDER = ul_mask;
  401cee:	651a      	str	r2, [r3, #80]	; 0x50
	if (ul_default_level) {
  401cf0:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401cf4:	d012      	beq.n	401d1c <pio_configure_pin+0x14c>
		p_pio->PIO_CODR = ul_mask;
  401cf6:	635a      	str	r2, [r3, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401cf8:	611a      	str	r2, [r3, #16]
	return 1;
  401cfa:	2001      	movs	r0, #1
	p_pio->PIO_PER = ul_mask;
  401cfc:	601a      	str	r2, [r3, #0]
}
  401cfe:	bc70      	pop	{r4, r5, r6}
  401d00:	4770      	bx	lr
		p_pio->PIO_PUDR = ul_mask;
  401d02:	661a      	str	r2, [r3, #96]	; 0x60
  401d04:	e7f2      	b.n	401cec <pio_configure_pin+0x11c>
		p_pio->PIO_IFDR = ul_mask;
  401d06:	625a      	str	r2, [r3, #36]	; 0x24
  401d08:	e790      	b.n	401c2c <pio_configure_pin+0x5c>
		p_pio->PIO_PUDR = ul_mask;
  401d0a:	661a      	str	r2, [r3, #96]	; 0x60
  401d0c:	e78a      	b.n	401c24 <pio_configure_pin+0x54>
		if (ul_attribute & PIO_DEBOUNCE) {
  401d0e:	0708      	lsls	r0, r1, #28
  401d10:	d590      	bpl.n	401c34 <pio_configure_pin+0x64>
			p_pio->PIO_IFSCER = ul_mask;
  401d12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401d16:	e78d      	b.n	401c34 <pio_configure_pin+0x64>
		p_pio->PIO_MDDR = ul_mask;
  401d18:	655a      	str	r2, [r3, #84]	; 0x54
  401d1a:	e7e9      	b.n	401cf0 <pio_configure_pin+0x120>
		p_pio->PIO_SODR = ul_mask;
  401d1c:	631a      	str	r2, [r3, #48]	; 0x30
  401d1e:	e7eb      	b.n	401cf8 <pio_configure_pin+0x128>
  401d20:	00200707 	.word	0x00200707

00401d24 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401d24:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401d26:	4b2e      	ldr	r3, [pc, #184]	; (401de0 <PIOA_Handler+0xbc>)
  401d28:	482e      	ldr	r0, [pc, #184]	; (401de4 <PIOA_Handler+0xc0>)
  401d2a:	4798      	blx	r3
  401d2c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401d2e:	4b2e      	ldr	r3, [pc, #184]	; (401de8 <PIOA_Handler+0xc4>)
  401d30:	482c      	ldr	r0, [pc, #176]	; (401de4 <PIOA_Handler+0xc0>)
  401d32:	4798      	blx	r3
	if (status != 0) {
  401d34:	4005      	ands	r5, r0
  401d36:	d015      	beq.n	401d64 <PIOA_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401d38:	4c2c      	ldr	r4, [pc, #176]	; (401dec <PIOA_Handler+0xc8>)
  401d3a:	6820      	ldr	r0, [r4, #0]
  401d3c:	280a      	cmp	r0, #10
  401d3e:	d019      	beq.n	401d74 <PIOA_Handler+0x50>
  401d40:	6920      	ldr	r0, [r4, #16]
  401d42:	280a      	cmp	r0, #10
  401d44:	d01f      	beq.n	401d86 <PIOA_Handler+0x62>
  401d46:	6a20      	ldr	r0, [r4, #32]
  401d48:	280a      	cmp	r0, #10
  401d4a:	d025      	beq.n	401d98 <PIOA_Handler+0x74>
  401d4c:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401d4e:	280a      	cmp	r0, #10
  401d50:	d02b      	beq.n	401daa <PIOA_Handler+0x86>
  401d52:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401d54:	280a      	cmp	r0, #10
  401d56:	d031      	beq.n	401dbc <PIOA_Handler+0x98>
  401d58:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401d5a:	280a      	cmp	r0, #10
  401d5c:	d037      	beq.n	401dce <PIOA_Handler+0xaa>
  401d5e:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401d60:	280a      	cmp	r0, #10
  401d62:	d000      	beq.n	401d66 <PIOA_Handler+0x42>
  401d64:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d66:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401d68:	4229      	tst	r1, r5
  401d6a:	d0fb      	beq.n	401d64 <PIOA_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d6c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOA, ID_PIOA);
}
  401d6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d72:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d74:	6861      	ldr	r1, [r4, #4]
  401d76:	420d      	tst	r5, r1
  401d78:	d0e2      	beq.n	401d40 <PIOA_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d7a:	68e3      	ldr	r3, [r4, #12]
  401d7c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d7e:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401d80:	439d      	bics	r5, r3
  401d82:	d0ef      	beq.n	401d64 <PIOA_Handler+0x40>
  401d84:	e7dc      	b.n	401d40 <PIOA_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d86:	6961      	ldr	r1, [r4, #20]
  401d88:	4229      	tst	r1, r5
  401d8a:	d0dc      	beq.n	401d46 <PIOA_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d8c:	69e3      	ldr	r3, [r4, #28]
  401d8e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d90:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401d92:	439d      	bics	r5, r3
  401d94:	d0e6      	beq.n	401d64 <PIOA_Handler+0x40>
  401d96:	e7d6      	b.n	401d46 <PIOA_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d98:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401d9a:	4229      	tst	r1, r5
  401d9c:	d0d6      	beq.n	401d4c <PIOA_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d9e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401da0:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401da2:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401da4:	439d      	bics	r5, r3
  401da6:	d0dd      	beq.n	401d64 <PIOA_Handler+0x40>
  401da8:	e7d0      	b.n	401d4c <PIOA_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401daa:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401dac:	4229      	tst	r1, r5
  401dae:	d0d0      	beq.n	401d52 <PIOA_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401db0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401db2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401db4:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401db6:	439d      	bics	r5, r3
  401db8:	d0d4      	beq.n	401d64 <PIOA_Handler+0x40>
  401dba:	e7ca      	b.n	401d52 <PIOA_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401dbc:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401dbe:	4229      	tst	r1, r5
  401dc0:	d0ca      	beq.n	401d58 <PIOA_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401dc2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401dc4:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401dc6:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401dc8:	439d      	bics	r5, r3
  401dca:	d0cb      	beq.n	401d64 <PIOA_Handler+0x40>
  401dcc:	e7c4      	b.n	401d58 <PIOA_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401dce:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401dd0:	4229      	tst	r1, r5
  401dd2:	d0c4      	beq.n	401d5e <PIOA_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401dd4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401dd6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401dd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401dda:	439d      	bics	r5, r3
  401ddc:	d0c2      	beq.n	401d64 <PIOA_Handler+0x40>
  401dde:	e7be      	b.n	401d5e <PIOA_Handler+0x3a>
  401de0:	00401bc9 	.word	0x00401bc9
  401de4:	400e0e00 	.word	0x400e0e00
  401de8:	00401bcd 	.word	0x00401bcd
  401dec:	2041c0a0 	.word	0x2041c0a0

00401df0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401df0:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401df2:	4b2e      	ldr	r3, [pc, #184]	; (401eac <PIOB_Handler+0xbc>)
  401df4:	482e      	ldr	r0, [pc, #184]	; (401eb0 <PIOB_Handler+0xc0>)
  401df6:	4798      	blx	r3
  401df8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401dfa:	4b2e      	ldr	r3, [pc, #184]	; (401eb4 <PIOB_Handler+0xc4>)
  401dfc:	482c      	ldr	r0, [pc, #176]	; (401eb0 <PIOB_Handler+0xc0>)
  401dfe:	4798      	blx	r3
	if (status != 0) {
  401e00:	4005      	ands	r5, r0
  401e02:	d015      	beq.n	401e30 <PIOB_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401e04:	4c2c      	ldr	r4, [pc, #176]	; (401eb8 <PIOB_Handler+0xc8>)
  401e06:	6820      	ldr	r0, [r4, #0]
  401e08:	280b      	cmp	r0, #11
  401e0a:	d019      	beq.n	401e40 <PIOB_Handler+0x50>
  401e0c:	6920      	ldr	r0, [r4, #16]
  401e0e:	280b      	cmp	r0, #11
  401e10:	d01f      	beq.n	401e52 <PIOB_Handler+0x62>
  401e12:	6a20      	ldr	r0, [r4, #32]
  401e14:	280b      	cmp	r0, #11
  401e16:	d025      	beq.n	401e64 <PIOB_Handler+0x74>
  401e18:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401e1a:	280b      	cmp	r0, #11
  401e1c:	d02b      	beq.n	401e76 <PIOB_Handler+0x86>
  401e1e:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401e20:	280b      	cmp	r0, #11
  401e22:	d031      	beq.n	401e88 <PIOB_Handler+0x98>
  401e24:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401e26:	280b      	cmp	r0, #11
  401e28:	d037      	beq.n	401e9a <PIOB_Handler+0xaa>
  401e2a:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401e2c:	280b      	cmp	r0, #11
  401e2e:	d000      	beq.n	401e32 <PIOB_Handler+0x42>
  401e30:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e32:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401e34:	4229      	tst	r1, r5
  401e36:	d0fb      	beq.n	401e30 <PIOB_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e38:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    pio_handler_process(PIOB, ID_PIOB);
}
  401e3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e3e:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e40:	6861      	ldr	r1, [r4, #4]
  401e42:	420d      	tst	r5, r1
  401e44:	d0e2      	beq.n	401e0c <PIOB_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e46:	68e3      	ldr	r3, [r4, #12]
  401e48:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e4a:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401e4c:	439d      	bics	r5, r3
  401e4e:	d0ef      	beq.n	401e30 <PIOB_Handler+0x40>
  401e50:	e7dc      	b.n	401e0c <PIOB_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e52:	6961      	ldr	r1, [r4, #20]
  401e54:	4229      	tst	r1, r5
  401e56:	d0dc      	beq.n	401e12 <PIOB_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e58:	69e3      	ldr	r3, [r4, #28]
  401e5a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e5c:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401e5e:	439d      	bics	r5, r3
  401e60:	d0e6      	beq.n	401e30 <PIOB_Handler+0x40>
  401e62:	e7d6      	b.n	401e12 <PIOB_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e64:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401e66:	4229      	tst	r1, r5
  401e68:	d0d6      	beq.n	401e18 <PIOB_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e6a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401e6c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401e70:	439d      	bics	r5, r3
  401e72:	d0dd      	beq.n	401e30 <PIOB_Handler+0x40>
  401e74:	e7d0      	b.n	401e18 <PIOB_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e76:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401e78:	4229      	tst	r1, r5
  401e7a:	d0d0      	beq.n	401e1e <PIOB_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e7c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401e7e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e80:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401e82:	439d      	bics	r5, r3
  401e84:	d0d4      	beq.n	401e30 <PIOB_Handler+0x40>
  401e86:	e7ca      	b.n	401e1e <PIOB_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e88:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401e8a:	4229      	tst	r1, r5
  401e8c:	d0ca      	beq.n	401e24 <PIOB_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e8e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401e90:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e92:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401e94:	439d      	bics	r5, r3
  401e96:	d0cb      	beq.n	401e30 <PIOB_Handler+0x40>
  401e98:	e7c4      	b.n	401e24 <PIOB_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e9a:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401e9c:	4229      	tst	r1, r5
  401e9e:	d0c4      	beq.n	401e2a <PIOB_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ea0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401ea2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401ea4:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401ea6:	439d      	bics	r5, r3
  401ea8:	d0c2      	beq.n	401e30 <PIOB_Handler+0x40>
  401eaa:	e7be      	b.n	401e2a <PIOB_Handler+0x3a>
  401eac:	00401bc9 	.word	0x00401bc9
  401eb0:	400e1000 	.word	0x400e1000
  401eb4:	00401bcd 	.word	0x00401bcd
  401eb8:	2041c0a0 	.word	0x2041c0a0

00401ebc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401ebc:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401ebe:	4b2e      	ldr	r3, [pc, #184]	; (401f78 <PIOC_Handler+0xbc>)
  401ec0:	482e      	ldr	r0, [pc, #184]	; (401f7c <PIOC_Handler+0xc0>)
  401ec2:	4798      	blx	r3
  401ec4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401ec6:	4b2e      	ldr	r3, [pc, #184]	; (401f80 <PIOC_Handler+0xc4>)
  401ec8:	482c      	ldr	r0, [pc, #176]	; (401f7c <PIOC_Handler+0xc0>)
  401eca:	4798      	blx	r3
	if (status != 0) {
  401ecc:	4005      	ands	r5, r0
  401ece:	d015      	beq.n	401efc <PIOC_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401ed0:	4c2c      	ldr	r4, [pc, #176]	; (401f84 <PIOC_Handler+0xc8>)
  401ed2:	6820      	ldr	r0, [r4, #0]
  401ed4:	280c      	cmp	r0, #12
  401ed6:	d019      	beq.n	401f0c <PIOC_Handler+0x50>
  401ed8:	6920      	ldr	r0, [r4, #16]
  401eda:	280c      	cmp	r0, #12
  401edc:	d01f      	beq.n	401f1e <PIOC_Handler+0x62>
  401ede:	6a20      	ldr	r0, [r4, #32]
  401ee0:	280c      	cmp	r0, #12
  401ee2:	d025      	beq.n	401f30 <PIOC_Handler+0x74>
  401ee4:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401ee6:	280c      	cmp	r0, #12
  401ee8:	d02b      	beq.n	401f42 <PIOC_Handler+0x86>
  401eea:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401eec:	280c      	cmp	r0, #12
  401eee:	d031      	beq.n	401f54 <PIOC_Handler+0x98>
  401ef0:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401ef2:	280c      	cmp	r0, #12
  401ef4:	d037      	beq.n	401f66 <PIOC_Handler+0xaa>
  401ef6:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401ef8:	280c      	cmp	r0, #12
  401efa:	d000      	beq.n	401efe <PIOC_Handler+0x42>
  401efc:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401efe:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401f00:	4229      	tst	r1, r5
  401f02:	d0fb      	beq.n	401efc <PIOC_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f04:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOC, ID_PIOC);
}
  401f06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f0a:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f0c:	6861      	ldr	r1, [r4, #4]
  401f0e:	420d      	tst	r5, r1
  401f10:	d0e2      	beq.n	401ed8 <PIOC_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f12:	68e3      	ldr	r3, [r4, #12]
  401f14:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f16:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401f18:	439d      	bics	r5, r3
  401f1a:	d0ef      	beq.n	401efc <PIOC_Handler+0x40>
  401f1c:	e7dc      	b.n	401ed8 <PIOC_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f1e:	6961      	ldr	r1, [r4, #20]
  401f20:	4229      	tst	r1, r5
  401f22:	d0dc      	beq.n	401ede <PIOC_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f24:	69e3      	ldr	r3, [r4, #28]
  401f26:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f28:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401f2a:	439d      	bics	r5, r3
  401f2c:	d0e6      	beq.n	401efc <PIOC_Handler+0x40>
  401f2e:	e7d6      	b.n	401ede <PIOC_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f30:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401f32:	4229      	tst	r1, r5
  401f34:	d0d6      	beq.n	401ee4 <PIOC_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f36:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401f38:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401f3c:	439d      	bics	r5, r3
  401f3e:	d0dd      	beq.n	401efc <PIOC_Handler+0x40>
  401f40:	e7d0      	b.n	401ee4 <PIOC_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f42:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401f44:	4229      	tst	r1, r5
  401f46:	d0d0      	beq.n	401eea <PIOC_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f48:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401f4a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f4c:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401f4e:	439d      	bics	r5, r3
  401f50:	d0d4      	beq.n	401efc <PIOC_Handler+0x40>
  401f52:	e7ca      	b.n	401eea <PIOC_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f54:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401f56:	4229      	tst	r1, r5
  401f58:	d0ca      	beq.n	401ef0 <PIOC_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f5a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401f5c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f5e:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401f60:	439d      	bics	r5, r3
  401f62:	d0cb      	beq.n	401efc <PIOC_Handler+0x40>
  401f64:	e7c4      	b.n	401ef0 <PIOC_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f66:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401f68:	4229      	tst	r1, r5
  401f6a:	d0c4      	beq.n	401ef6 <PIOC_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f6c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401f6e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f70:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401f72:	439d      	bics	r5, r3
  401f74:	d0c2      	beq.n	401efc <PIOC_Handler+0x40>
  401f76:	e7be      	b.n	401ef6 <PIOC_Handler+0x3a>
  401f78:	00401bc9 	.word	0x00401bc9
  401f7c:	400e1200 	.word	0x400e1200
  401f80:	00401bcd 	.word	0x00401bcd
  401f84:	2041c0a0 	.word	0x2041c0a0

00401f88 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401f88:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401f8a:	4b2e      	ldr	r3, [pc, #184]	; (402044 <PIOD_Handler+0xbc>)
  401f8c:	482e      	ldr	r0, [pc, #184]	; (402048 <PIOD_Handler+0xc0>)
  401f8e:	4798      	blx	r3
  401f90:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401f92:	4b2e      	ldr	r3, [pc, #184]	; (40204c <PIOD_Handler+0xc4>)
  401f94:	482c      	ldr	r0, [pc, #176]	; (402048 <PIOD_Handler+0xc0>)
  401f96:	4798      	blx	r3
	if (status != 0) {
  401f98:	4005      	ands	r5, r0
  401f9a:	d015      	beq.n	401fc8 <PIOD_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401f9c:	4c2c      	ldr	r4, [pc, #176]	; (402050 <PIOD_Handler+0xc8>)
  401f9e:	6820      	ldr	r0, [r4, #0]
  401fa0:	2810      	cmp	r0, #16
  401fa2:	d019      	beq.n	401fd8 <PIOD_Handler+0x50>
  401fa4:	6920      	ldr	r0, [r4, #16]
  401fa6:	2810      	cmp	r0, #16
  401fa8:	d01f      	beq.n	401fea <PIOD_Handler+0x62>
  401faa:	6a20      	ldr	r0, [r4, #32]
  401fac:	2810      	cmp	r0, #16
  401fae:	d025      	beq.n	401ffc <PIOD_Handler+0x74>
  401fb0:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401fb2:	2810      	cmp	r0, #16
  401fb4:	d02b      	beq.n	40200e <PIOD_Handler+0x86>
  401fb6:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401fb8:	2810      	cmp	r0, #16
  401fba:	d031      	beq.n	402020 <PIOD_Handler+0x98>
  401fbc:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401fbe:	2810      	cmp	r0, #16
  401fc0:	d037      	beq.n	402032 <PIOD_Handler+0xaa>
  401fc2:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401fc4:	2810      	cmp	r0, #16
  401fc6:	d000      	beq.n	401fca <PIOD_Handler+0x42>
  401fc8:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fca:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401fcc:	4229      	tst	r1, r5
  401fce:	d0fb      	beq.n	401fc8 <PIOD_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fd0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOD, ID_PIOD);
}
  401fd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fd6:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fd8:	6861      	ldr	r1, [r4, #4]
  401fda:	420d      	tst	r5, r1
  401fdc:	d0e2      	beq.n	401fa4 <PIOD_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fde:	68e3      	ldr	r3, [r4, #12]
  401fe0:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401fe2:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401fe4:	439d      	bics	r5, r3
  401fe6:	d0ef      	beq.n	401fc8 <PIOD_Handler+0x40>
  401fe8:	e7dc      	b.n	401fa4 <PIOD_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fea:	6961      	ldr	r1, [r4, #20]
  401fec:	4229      	tst	r1, r5
  401fee:	d0dc      	beq.n	401faa <PIOD_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ff0:	69e3      	ldr	r3, [r4, #28]
  401ff2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401ff4:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401ff6:	439d      	bics	r5, r3
  401ff8:	d0e6      	beq.n	401fc8 <PIOD_Handler+0x40>
  401ffa:	e7d6      	b.n	401faa <PIOD_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ffc:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401ffe:	4229      	tst	r1, r5
  402000:	d0d6      	beq.n	401fb0 <PIOD_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402002:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402004:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  402006:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  402008:	439d      	bics	r5, r3
  40200a:	d0dd      	beq.n	401fc8 <PIOD_Handler+0x40>
  40200c:	e7d0      	b.n	401fb0 <PIOD_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40200e:	6b61      	ldr	r1, [r4, #52]	; 0x34
  402010:	4229      	tst	r1, r5
  402012:	d0d0      	beq.n	401fb6 <PIOD_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402014:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402016:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  402018:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  40201a:	439d      	bics	r5, r3
  40201c:	d0d4      	beq.n	401fc8 <PIOD_Handler+0x40>
  40201e:	e7ca      	b.n	401fb6 <PIOD_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402020:	6c61      	ldr	r1, [r4, #68]	; 0x44
  402022:	4229      	tst	r1, r5
  402024:	d0ca      	beq.n	401fbc <PIOD_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402026:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  402028:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40202a:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  40202c:	439d      	bics	r5, r3
  40202e:	d0cb      	beq.n	401fc8 <PIOD_Handler+0x40>
  402030:	e7c4      	b.n	401fbc <PIOD_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402032:	6d61      	ldr	r1, [r4, #84]	; 0x54
  402034:	4229      	tst	r1, r5
  402036:	d0c4      	beq.n	401fc2 <PIOD_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402038:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  40203a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40203c:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  40203e:	439d      	bics	r5, r3
  402040:	d0c2      	beq.n	401fc8 <PIOD_Handler+0x40>
  402042:	e7be      	b.n	401fc2 <PIOD_Handler+0x3a>
  402044:	00401bc9 	.word	0x00401bc9
  402048:	400e1400 	.word	0x400e1400
  40204c:	00401bcd 	.word	0x00401bcd
  402050:	2041c0a0 	.word	0x2041c0a0

00402054 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  402054:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  402056:	4b2e      	ldr	r3, [pc, #184]	; (402110 <PIOE_Handler+0xbc>)
  402058:	482e      	ldr	r0, [pc, #184]	; (402114 <PIOE_Handler+0xc0>)
  40205a:	4798      	blx	r3
  40205c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40205e:	4b2e      	ldr	r3, [pc, #184]	; (402118 <PIOE_Handler+0xc4>)
  402060:	482c      	ldr	r0, [pc, #176]	; (402114 <PIOE_Handler+0xc0>)
  402062:	4798      	blx	r3
	if (status != 0) {
  402064:	4005      	ands	r5, r0
  402066:	d015      	beq.n	402094 <PIOE_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  402068:	4c2c      	ldr	r4, [pc, #176]	; (40211c <PIOE_Handler+0xc8>)
  40206a:	6820      	ldr	r0, [r4, #0]
  40206c:	2811      	cmp	r0, #17
  40206e:	d019      	beq.n	4020a4 <PIOE_Handler+0x50>
  402070:	6920      	ldr	r0, [r4, #16]
  402072:	2811      	cmp	r0, #17
  402074:	d01f      	beq.n	4020b6 <PIOE_Handler+0x62>
  402076:	6a20      	ldr	r0, [r4, #32]
  402078:	2811      	cmp	r0, #17
  40207a:	d025      	beq.n	4020c8 <PIOE_Handler+0x74>
  40207c:	6b20      	ldr	r0, [r4, #48]	; 0x30
  40207e:	2811      	cmp	r0, #17
  402080:	d02b      	beq.n	4020da <PIOE_Handler+0x86>
  402082:	6c20      	ldr	r0, [r4, #64]	; 0x40
  402084:	2811      	cmp	r0, #17
  402086:	d031      	beq.n	4020ec <PIOE_Handler+0x98>
  402088:	6d20      	ldr	r0, [r4, #80]	; 0x50
  40208a:	2811      	cmp	r0, #17
  40208c:	d037      	beq.n	4020fe <PIOE_Handler+0xaa>
  40208e:	6e20      	ldr	r0, [r4, #96]	; 0x60
  402090:	2811      	cmp	r0, #17
  402092:	d000      	beq.n	402096 <PIOE_Handler+0x42>
  402094:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402096:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402098:	4229      	tst	r1, r5
  40209a:	d0fb      	beq.n	402094 <PIOE_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40209c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOE, ID_PIOE);
}
  40209e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020a2:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020a4:	6861      	ldr	r1, [r4, #4]
  4020a6:	420d      	tst	r5, r1
  4020a8:	d0e2      	beq.n	402070 <PIOE_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020aa:	68e3      	ldr	r3, [r4, #12]
  4020ac:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020ae:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  4020b0:	439d      	bics	r5, r3
  4020b2:	d0ef      	beq.n	402094 <PIOE_Handler+0x40>
  4020b4:	e7dc      	b.n	402070 <PIOE_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020b6:	6961      	ldr	r1, [r4, #20]
  4020b8:	4229      	tst	r1, r5
  4020ba:	d0dc      	beq.n	402076 <PIOE_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020bc:	69e3      	ldr	r3, [r4, #28]
  4020be:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020c0:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  4020c2:	439d      	bics	r5, r3
  4020c4:	d0e6      	beq.n	402094 <PIOE_Handler+0x40>
  4020c6:	e7d6      	b.n	402076 <PIOE_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020c8:	6a61      	ldr	r1, [r4, #36]	; 0x24
  4020ca:	4229      	tst	r1, r5
  4020cc:	d0d6      	beq.n	40207c <PIOE_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020ce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4020d0:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  4020d4:	439d      	bics	r5, r3
  4020d6:	d0dd      	beq.n	402094 <PIOE_Handler+0x40>
  4020d8:	e7d0      	b.n	40207c <PIOE_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020da:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4020dc:	4229      	tst	r1, r5
  4020de:	d0d0      	beq.n	402082 <PIOE_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020e0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4020e2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  4020e6:	439d      	bics	r5, r3
  4020e8:	d0d4      	beq.n	402094 <PIOE_Handler+0x40>
  4020ea:	e7ca      	b.n	402082 <PIOE_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020ec:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4020ee:	4229      	tst	r1, r5
  4020f0:	d0ca      	beq.n	402088 <PIOE_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020f2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  4020f4:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  4020f8:	439d      	bics	r5, r3
  4020fa:	d0cb      	beq.n	402094 <PIOE_Handler+0x40>
  4020fc:	e7c4      	b.n	402088 <PIOE_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020fe:	6d61      	ldr	r1, [r4, #84]	; 0x54
  402100:	4229      	tst	r1, r5
  402102:	d0c4      	beq.n	40208e <PIOE_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402104:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  402106:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  402108:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  40210a:	439d      	bics	r5, r3
  40210c:	d0c2      	beq.n	402094 <PIOE_Handler+0x40>
  40210e:	e7be      	b.n	40208e <PIOE_Handler+0x3a>
  402110:	00401bc9 	.word	0x00401bc9
  402114:	400e1600 	.word	0x400e1600
  402118:	00401bcd 	.word	0x00401bcd
  40211c:	2041c0a0 	.word	0x2041c0a0

00402120 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  402120:	3802      	subs	r0, #2
  402122:	2802      	cmp	r0, #2
  402124:	d80d      	bhi.n	402142 <pmc_mck_set_division+0x22>
  402126:	4b08      	ldr	r3, [pc, #32]	; (402148 <pmc_mck_set_division+0x28>)
  402128:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40212c:	4907      	ldr	r1, [pc, #28]	; (40214c <pmc_mck_set_division+0x2c>)
  40212e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402130:	460a      	mov	r2, r1
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402132:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  402136:	4303      	orrs	r3, r0
	PMC->PMC_MCKR =
  402138:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40213a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40213c:	071b      	lsls	r3, r3, #28
  40213e:	d5fc      	bpl.n	40213a <pmc_mck_set_division+0x1a>
}
  402140:	4770      	bx	lr
{
  402142:	2000      	movs	r0, #0
  402144:	e7f2      	b.n	40212c <pmc_mck_set_division+0xc>
  402146:	bf00      	nop
  402148:	004075ec 	.word	0x004075ec
  40214c:	400e0600 	.word	0x400e0600

00402150 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402150:	4913      	ldr	r1, [pc, #76]	; (4021a0 <pmc_switch_mck_to_pllack+0x50>)
  402152:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402154:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402158:	4318      	orrs	r0, r3
  40215a:	6308      	str	r0, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40215c:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  40215e:	0718      	lsls	r0, r3, #28
  402160:	d407      	bmi.n	402172 <pmc_switch_mck_to_pllack+0x22>
  402162:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402166:	e001      	b.n	40216c <pmc_switch_mck_to_pllack+0x1c>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402168:	3b01      	subs	r3, #1
  40216a:	d016      	beq.n	40219a <pmc_switch_mck_to_pllack+0x4a>
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40216c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40216e:	0712      	lsls	r2, r2, #28
  402170:	d5fa      	bpl.n	402168 <pmc_switch_mck_to_pllack+0x18>
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402172:	490b      	ldr	r1, [pc, #44]	; (4021a0 <pmc_switch_mck_to_pllack+0x50>)
  402174:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402176:	f023 0303 	bic.w	r3, r3, #3
  40217a:	f043 0302 	orr.w	r3, r3, #2
  40217e:	630b      	str	r3, [r1, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402180:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  402182:	0718      	lsls	r0, r3, #28
  402184:	d407      	bmi.n	402196 <pmc_switch_mck_to_pllack+0x46>
  402186:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40218a:	e001      	b.n	402190 <pmc_switch_mck_to_pllack+0x40>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40218c:	3b01      	subs	r3, #1
  40218e:	d004      	beq.n	40219a <pmc_switch_mck_to_pllack+0x4a>
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402190:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402192:	0712      	lsls	r2, r2, #28
  402194:	d5fa      	bpl.n	40218c <pmc_switch_mck_to_pllack+0x3c>
			return 1;
		}
	}

	return 0;
  402196:	2000      	movs	r0, #0
}
  402198:	4770      	bx	lr
			return 1;
  40219a:	2001      	movs	r0, #1
  40219c:	4770      	bx	lr
  40219e:	bf00      	nop
  4021a0:	400e0600 	.word	0x400e0600

004021a4 <pmc_switch_mainck_to_fastrc>:
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4021a4:	4a0e      	ldr	r2, [pc, #56]	; (4021e0 <pmc_switch_mainck_to_fastrc+0x3c>)
{
  4021a6:	b410      	push	{r4}
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4021a8:	4c0e      	ldr	r4, [pc, #56]	; (4021e4 <pmc_switch_mainck_to_fastrc+0x40>)

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4021aa:	4611      	mov	r1, r2
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4021ac:	6a13      	ldr	r3, [r2, #32]
  4021ae:	431c      	orrs	r4, r3
  4021b0:	6214      	str	r4, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4021b2:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  4021b4:	039a      	lsls	r2, r3, #14
  4021b6:	d5fc      	bpl.n	4021b2 <pmc_switch_mainck_to_fastrc+0xe>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4021b8:	6a0c      	ldr	r4, [r1, #32]
  4021ba:	4b0b      	ldr	r3, [pc, #44]	; (4021e8 <pmc_switch_mainck_to_fastrc+0x44>)
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4021bc:	4a08      	ldr	r2, [pc, #32]	; (4021e0 <pmc_switch_mainck_to_fastrc+0x3c>)
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4021be:	4023      	ands	r3, r4
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4021c0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4021c4:	4318      	orrs	r0, r3
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4021c6:	6208      	str	r0, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4021c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4021ca:	039b      	lsls	r3, r3, #14
  4021cc:	d5fc      	bpl.n	4021c8 <pmc_switch_mainck_to_fastrc+0x24>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4021ce:	6a11      	ldr	r1, [r2, #32]
  4021d0:	4b06      	ldr	r3, [pc, #24]	; (4021ec <pmc_switch_mainck_to_fastrc+0x48>)
  4021d2:	400b      	ands	r3, r1
  4021d4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4021d8:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4021da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4021de:	4770      	bx	lr
  4021e0:	400e0600 	.word	0x400e0600
  4021e4:	00370008 	.word	0x00370008
  4021e8:	ffc8ff8f 	.word	0xffc8ff8f
  4021ec:	fec8ffff 	.word	0xfec8ffff

004021f0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4021f0:	4b02      	ldr	r3, [pc, #8]	; (4021fc <pmc_osc_is_ready_mainck+0xc>)
  4021f2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4021f4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4021f8:	4770      	bx	lr
  4021fa:	bf00      	nop
  4021fc:	400e0600 	.word	0x400e0600

00402200 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402200:	4b02      	ldr	r3, [pc, #8]	; (40220c <pmc_disable_pllack+0xc>)
  402202:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402206:	629a      	str	r2, [r3, #40]	; 0x28
  402208:	4770      	bx	lr
  40220a:	bf00      	nop
  40220c:	400e0600 	.word	0x400e0600

00402210 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402210:	4b02      	ldr	r3, [pc, #8]	; (40221c <pmc_is_locked_pllack+0xc>)
  402212:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402214:	f000 0002 	and.w	r0, r0, #2
  402218:	4770      	bx	lr
  40221a:	bf00      	nop
  40221c:	400e0600 	.word	0x400e0600

00402220 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  402220:	283f      	cmp	r0, #63	; 0x3f
  402222:	d81a      	bhi.n	40225a <pmc_enable_periph_clk+0x3a>
		return 1;
	}

	if (ul_id < 32) {
  402224:	281f      	cmp	r0, #31
  402226:	d80a      	bhi.n	40223e <pmc_enable_periph_clk+0x1e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402228:	2301      	movs	r3, #1
  40222a:	4a0e      	ldr	r2, [pc, #56]	; (402264 <pmc_enable_periph_clk+0x44>)
  40222c:	fa03 f000 	lsl.w	r0, r3, r0
  402230:	6991      	ldr	r1, [r2, #24]
  402232:	ea30 0301 	bics.w	r3, r0, r1
  402236:	d012      	beq.n	40225e <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  402238:	6110      	str	r0, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40223a:	2000      	movs	r0, #0
  40223c:	4770      	bx	lr
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40223e:	2301      	movs	r3, #1
		ul_id -= 32;
  402240:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402242:	4a08      	ldr	r2, [pc, #32]	; (402264 <pmc_enable_periph_clk+0x44>)
  402244:	fa03 f000 	lsl.w	r0, r3, r0
  402248:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
  40224c:	ea30 0303 	bics.w	r3, r0, r3
  402250:	d005      	beq.n	40225e <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER1 = 1 << ul_id;
  402252:	f8c2 0100 	str.w	r0, [r2, #256]	; 0x100
	return 0;
  402256:	2000      	movs	r0, #0
  402258:	4770      	bx	lr
		return 1;
  40225a:	2001      	movs	r0, #1
  40225c:	4770      	bx	lr
	return 0;
  40225e:	2000      	movs	r0, #0
}
  402260:	4770      	bx	lr
  402262:	bf00      	nop
  402264:	400e0600 	.word	0x400e0600

00402268 <pmc_pck_set_prescaler>:
 *
 * \param ul_id Peripheral ID.
 * \param ul_pres Prescaler value.
 */
void pmc_pck_set_prescaler(uint32_t ul_id, uint32_t ul_pres)
{
  402268:	4b0b      	ldr	r3, [pc, #44]	; (402298 <pmc_pck_set_prescaler+0x30>)
  40226a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40226e:	b410      	push	{r4}
  402270:	eb03 0480 	add.w	r4, r3, r0, lsl #2
  402274:	fa02 f000 	lsl.w	r0, r2, r0
	PMC->PMC_PCK[ul_id] =
			(PMC->PMC_PCK[ul_id] & ~PMC_PCK_PRES_Msk) | ul_pres;
  402278:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40227a:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  40227e:	4311      	orrs	r1, r2
	PMC->PMC_PCK[ul_id] =
  402280:	6421      	str	r1, [r4, #64]	; 0x40
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  402282:	e002      	b.n	40228a <pmc_pck_set_prescaler+0x22>
			&& !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)));
  402284:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  402286:	4202      	tst	r2, r0
  402288:	d102      	bne.n	402290 <pmc_pck_set_prescaler+0x28>
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  40228a:	681a      	ldr	r2, [r3, #0]
  40228c:	4202      	tst	r2, r0
  40228e:	d1f9      	bne.n	402284 <pmc_pck_set_prescaler+0x1c>
}
  402290:	f85d 4b04 	ldr.w	r4, [sp], #4
  402294:	4770      	bx	lr
  402296:	bf00      	nop
  402298:	400e0600 	.word	0x400e0600

0040229c <pmc_pck_set_source>:
 *
 * \param ul_id Peripheral ID.
 * \param ul_source Source selection value.
 */
void pmc_pck_set_source(uint32_t ul_id, uint32_t ul_source)
{
  40229c:	4b0b      	ldr	r3, [pc, #44]	; (4022cc <pmc_pck_set_source+0x30>)
  40229e:	f44f 7280 	mov.w	r2, #256	; 0x100
  4022a2:	b410      	push	{r4}
  4022a4:	eb03 0480 	add.w	r4, r3, r0, lsl #2
  4022a8:	fa02 f000 	lsl.w	r0, r2, r0
	PMC->PMC_PCK[ul_id] =
			(PMC->PMC_PCK[ul_id] & ~PMC_PCK_CSS_Msk) | ul_source;
  4022ac:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4022ae:	f022 0207 	bic.w	r2, r2, #7
  4022b2:	4311      	orrs	r1, r2
	PMC->PMC_PCK[ul_id] =
  4022b4:	6421      	str	r1, [r4, #64]	; 0x40
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  4022b6:	e002      	b.n	4022be <pmc_pck_set_source+0x22>
			&& !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)));
  4022b8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  4022ba:	4202      	tst	r2, r0
  4022bc:	d102      	bne.n	4022c4 <pmc_pck_set_source+0x28>
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  4022be:	681a      	ldr	r2, [r3, #0]
  4022c0:	4202      	tst	r2, r0
  4022c2:	d1f9      	bne.n	4022b8 <pmc_pck_set_source+0x1c>
}
  4022c4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4022c8:	4770      	bx	lr
  4022ca:	bf00      	nop
  4022cc:	400e0600 	.word	0x400e0600

004022d0 <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
  4022d0:	f44f 7380 	mov.w	r3, #256	; 0x100
  4022d4:	4a02      	ldr	r2, [pc, #8]	; (4022e0 <pmc_enable_pck+0x10>)
  4022d6:	fa03 f000 	lsl.w	r0, r3, r0
  4022da:	6010      	str	r0, [r2, #0]
  4022dc:	4770      	bx	lr
  4022de:	bf00      	nop
  4022e0:	400e0600 	.word	0x400e0600

004022e4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4022e4:	e7fe      	b.n	4022e4 <Dummy_Handler>
  4022e6:	bf00      	nop

004022e8 <Dummy_Handler2>:
	while (1) {
	}
}

void Dummy_Handler2(void)
{
  4022e8:	e7fe      	b.n	4022e8 <Dummy_Handler2>
  4022ea:	bf00      	nop

004022ec <Reset_Handler>:
        if (pSrc != pDest) {
  4022ec:	4920      	ldr	r1, [pc, #128]	; (402370 <Reset_Handler+0x84>)
  4022ee:	4821      	ldr	r0, [pc, #132]	; (402374 <Reset_Handler+0x88>)
  4022f0:	4281      	cmp	r1, r0
{
  4022f2:	b510      	push	{r4, lr}
  4022f4:	b082      	sub	sp, #8
        if (pSrc != pDest) {
  4022f6:	d009      	beq.n	40230c <Reset_Handler+0x20>
                for (; pDest < &_erelocate;) {
  4022f8:	4b1f      	ldr	r3, [pc, #124]	; (402378 <Reset_Handler+0x8c>)
  4022fa:	4298      	cmp	r0, r3
  4022fc:	d206      	bcs.n	40230c <Reset_Handler+0x20>
                        *pDest++ = *pSrc++;
  4022fe:	43c2      	mvns	r2, r0
  402300:	4c1e      	ldr	r4, [pc, #120]	; (40237c <Reset_Handler+0x90>)
  402302:	441a      	add	r2, r3
  402304:	f022 0203 	bic.w	r2, r2, #3
  402308:	3204      	adds	r2, #4
  40230a:	47a0      	blx	r4
        for (pDest = &_szero; pDest < &_ezero;) {
  40230c:	481c      	ldr	r0, [pc, #112]	; (402380 <Reset_Handler+0x94>)
  40230e:	4b1d      	ldr	r3, [pc, #116]	; (402384 <Reset_Handler+0x98>)
  402310:	4298      	cmp	r0, r3
  402312:	d207      	bcs.n	402324 <Reset_Handler+0x38>
                *pDest++ = 0;
  402314:	43c2      	mvns	r2, r0
  402316:	2100      	movs	r1, #0
  402318:	4c1b      	ldr	r4, [pc, #108]	; (402388 <Reset_Handler+0x9c>)
  40231a:	441a      	add	r2, r3
  40231c:	f022 0203 	bic.w	r2, r2, #3
  402320:	3204      	adds	r2, #4
  402322:	47a0      	blx	r4
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402324:	4b19      	ldr	r3, [pc, #100]	; (40238c <Reset_Handler+0xa0>)
  402326:	4a1a      	ldr	r2, [pc, #104]	; (402390 <Reset_Handler+0xa4>)
  402328:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40232c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40232e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402332:	fab3 f383 	clz	r3, r3
  402336:	095b      	lsrs	r3, r3, #5
  402338:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40233a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40233c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402340:	4a14      	ldr	r2, [pc, #80]	; (402394 <Reset_Handler+0xa8>)
  402342:	2300      	movs	r3, #0
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  402344:	4914      	ldr	r1, [pc, #80]	; (402398 <Reset_Handler+0xac>)
  402346:	7013      	strb	r3, [r2, #0]
	return flags;
  402348:	9801      	ldr	r0, [sp, #4]
  40234a:	680b      	ldr	r3, [r1, #0]
  40234c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402350:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb");
  402352:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402356:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40235a:	b120      	cbz	r0, 402366 <Reset_Handler+0x7a>
		cpu_irq_enable();
  40235c:	2301      	movs	r3, #1
  40235e:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("dmb");
  402360:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402364:	b662      	cpsie	i
        __libc_init_array();
  402366:	4b0d      	ldr	r3, [pc, #52]	; (40239c <Reset_Handler+0xb0>)
  402368:	4798      	blx	r3
        main();
  40236a:	4b0d      	ldr	r3, [pc, #52]	; (4023a0 <Reset_Handler+0xb4>)
  40236c:	4798      	blx	r3
  40236e:	e7fe      	b.n	40236e <Reset_Handler+0x82>
  402370:	004081c0 	.word	0x004081c0
  402374:	20400000 	.word	0x20400000
  402378:	20400a00 	.word	0x20400a00
  40237c:	00404dcd 	.word	0x00404dcd
  402380:	20404000 	.word	0x20404000
  402384:	2044a8b8 	.word	0x2044a8b8
  402388:	00404f01 	.word	0x00404f01
  40238c:	00400000 	.word	0x00400000
  402390:	e000ed00 	.word	0xe000ed00
  402394:	20400024 	.word	0x20400024
  402398:	e000ed88 	.word	0xe000ed88
  40239c:	004047e5 	.word	0x004047e5
  4023a0:	00402a59 	.word	0x00402a59

004023a4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4023a4:	4a32      	ldr	r2, [pc, #200]	; (402470 <SystemCoreClockUpdate+0xcc>)
  4023a6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4023a8:	f003 0303 	and.w	r3, r3, #3
  4023ac:	2b01      	cmp	r3, #1
  4023ae:	d03c      	beq.n	40242a <SystemCoreClockUpdate+0x86>
  4023b0:	d325      	bcc.n	4023fe <SystemCoreClockUpdate+0x5a>
  4023b2:	2b02      	cmp	r3, #2
  4023b4:	d00d      	beq.n	4023d2 <SystemCoreClockUpdate+0x2e>
  4023b6:	482f      	ldr	r0, [pc, #188]	; (402474 <SystemCoreClockUpdate+0xd0>)
  4023b8:	6803      	ldr	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4023ba:	492d      	ldr	r1, [pc, #180]	; (402470 <SystemCoreClockUpdate+0xcc>)
  4023bc:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4023be:	f002 0270 	and.w	r2, r2, #112	; 0x70
  4023c2:	2a70      	cmp	r2, #112	; 0x70
  4023c4:	d02b      	beq.n	40241e <SystemCoreClockUpdate+0x7a>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4023c6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4023c8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4023cc:	40d3      	lsrs	r3, r2
  4023ce:	6003      	str	r3, [r0, #0]
  4023d0:	4770      	bx	lr
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023d2:	6a13      	ldr	r3, [r2, #32]
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4023d4:	4827      	ldr	r0, [pc, #156]	; (402474 <SystemCoreClockUpdate+0xd0>)
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023d6:	01db      	lsls	r3, r3, #7
  4023d8:	d53a      	bpl.n	402450 <SystemCoreClockUpdate+0xac>
            SystemCoreClock *= 3U;
  4023da:	4b27      	ldr	r3, [pc, #156]	; (402478 <SystemCoreClockUpdate+0xd4>)
  4023dc:	6003      	str	r3, [r0, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4023de:	4924      	ldr	r1, [pc, #144]	; (402470 <SystemCoreClockUpdate+0xcc>)
  4023e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4023e2:	f002 0203 	and.w	r2, r2, #3
  4023e6:	2a02      	cmp	r2, #2
  4023e8:	d1e7      	bne.n	4023ba <SystemCoreClockUpdate+0x16>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4023ea:	6a8a      	ldr	r2, [r1, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4023ec:	6a89      	ldr	r1, [r1, #40]	; 0x28
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4023ee:	f3c2 420a 	ubfx	r2, r2, #16, #11
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4023f2:	b2c9      	uxtb	r1, r1
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4023f4:	fb02 3303 	mla	r3, r2, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4023f8:	fbb3 f3f1 	udiv	r3, r3, r1
  4023fc:	e7dd      	b.n	4023ba <SystemCoreClockUpdate+0x16>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4023fe:	4b1f      	ldr	r3, [pc, #124]	; (40247c <SystemCoreClockUpdate+0xd8>)
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402400:	491b      	ldr	r1, [pc, #108]	; (402470 <SystemCoreClockUpdate+0xcc>)
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402402:	695b      	ldr	r3, [r3, #20]
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402404:	6b0a      	ldr	r2, [r1, #48]	; 0x30
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402406:	f013 0f80 	tst.w	r3, #128	; 0x80
  40240a:	481a      	ldr	r0, [pc, #104]	; (402474 <SystemCoreClockUpdate+0xd0>)
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40240c:	f002 0270 	and.w	r2, r2, #112	; 0x70
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402410:	bf14      	ite	ne
  402412:	f44f 4300 	movne.w	r3, #32768	; 0x8000
  402416:	f44f 43fa 	moveq.w	r3, #32000	; 0x7d00
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40241a:	2a70      	cmp	r2, #112	; 0x70
  40241c:	d1d3      	bne.n	4023c6 <SystemCoreClockUpdate+0x22>
    SystemCoreClock /= 3U;
  40241e:	4a18      	ldr	r2, [pc, #96]	; (402480 <SystemCoreClockUpdate+0xdc>)
  402420:	fba2 2303 	umull	r2, r3, r2, r3
  402424:	085b      	lsrs	r3, r3, #1
  402426:	6003      	str	r3, [r0, #0]
  402428:	4770      	bx	lr
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40242a:	6a13      	ldr	r3, [r2, #32]
  40242c:	01d9      	lsls	r1, r3, #7
  40242e:	d40c      	bmi.n	40244a <SystemCoreClockUpdate+0xa6>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402430:	4810      	ldr	r0, [pc, #64]	; (402474 <SystemCoreClockUpdate+0xd0>)
  402432:	4914      	ldr	r1, [pc, #80]	; (402484 <SystemCoreClockUpdate+0xe0>)
  402434:	6001      	str	r1, [r0, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402436:	6a12      	ldr	r2, [r2, #32]
  402438:	f002 0270 	and.w	r2, r2, #112	; 0x70
  40243c:	2a10      	cmp	r2, #16
  40243e:	d011      	beq.n	402464 <SystemCoreClockUpdate+0xc0>
  402440:	4b0d      	ldr	r3, [pc, #52]	; (402478 <SystemCoreClockUpdate+0xd4>)
  402442:	2a20      	cmp	r2, #32
  402444:	bf18      	it	ne
  402446:	460b      	movne	r3, r1
  402448:	e7b7      	b.n	4023ba <SystemCoreClockUpdate+0x16>
  40244a:	4b0b      	ldr	r3, [pc, #44]	; (402478 <SystemCoreClockUpdate+0xd4>)
  40244c:	4809      	ldr	r0, [pc, #36]	; (402474 <SystemCoreClockUpdate+0xd0>)
  40244e:	e7b4      	b.n	4023ba <SystemCoreClockUpdate+0x16>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402450:	4b0c      	ldr	r3, [pc, #48]	; (402484 <SystemCoreClockUpdate+0xe0>)
  402452:	6003      	str	r3, [r0, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402454:	6a12      	ldr	r2, [r2, #32]
  402456:	f002 0270 	and.w	r2, r2, #112	; 0x70
  40245a:	2a10      	cmp	r2, #16
  40245c:	d004      	beq.n	402468 <SystemCoreClockUpdate+0xc4>
  40245e:	2a20      	cmp	r2, #32
  402460:	d0bb      	beq.n	4023da <SystemCoreClockUpdate+0x36>
  402462:	e7bc      	b.n	4023de <SystemCoreClockUpdate+0x3a>
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402464:	4b08      	ldr	r3, [pc, #32]	; (402488 <SystemCoreClockUpdate+0xe4>)
  402466:	e7a8      	b.n	4023ba <SystemCoreClockUpdate+0x16>
            SystemCoreClock *= 2U;
  402468:	4b07      	ldr	r3, [pc, #28]	; (402488 <SystemCoreClockUpdate+0xe4>)
  40246a:	6003      	str	r3, [r0, #0]
          break;
  40246c:	e7b7      	b.n	4023de <SystemCoreClockUpdate+0x3a>
  40246e:	bf00      	nop
  402470:	400e0600 	.word	0x400e0600
  402474:	20400028 	.word	0x20400028
  402478:	00b71b00 	.word	0x00b71b00
  40247c:	400e1810 	.word	0x400e1810
  402480:	aaaaaaab 	.word	0xaaaaaaab
  402484:	003d0900 	.word	0x003d0900
  402488:	007a1200 	.word	0x007a1200

0040248c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40248c:	4b16      	ldr	r3, [pc, #88]	; (4024e8 <system_init_flash+0x5c>)
  40248e:	4298      	cmp	r0, r3
  402490:	d917      	bls.n	4024c2 <system_init_flash+0x36>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402492:	4b16      	ldr	r3, [pc, #88]	; (4024ec <system_init_flash+0x60>)
  402494:	4298      	cmp	r0, r3
  402496:	d910      	bls.n	4024ba <system_init_flash+0x2e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402498:	4b15      	ldr	r3, [pc, #84]	; (4024f0 <system_init_flash+0x64>)
  40249a:	4298      	cmp	r0, r3
  40249c:	d91a      	bls.n	4024d4 <system_init_flash+0x48>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40249e:	4b15      	ldr	r3, [pc, #84]	; (4024f4 <system_init_flash+0x68>)
  4024a0:	4298      	cmp	r0, r3
  4024a2:	d913      	bls.n	4024cc <system_init_flash+0x40>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4024a4:	4b14      	ldr	r3, [pc, #80]	; (4024f8 <system_init_flash+0x6c>)
  4024a6:	4298      	cmp	r0, r3
  4024a8:	d918      	bls.n	4024dc <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4024aa:	4b14      	ldr	r3, [pc, #80]	; (4024fc <system_init_flash+0x70>)
  4024ac:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4024ae:	4b14      	ldr	r3, [pc, #80]	; (402500 <system_init_flash+0x74>)
  4024b0:	bf94      	ite	ls
  4024b2:	4a14      	ldrls	r2, [pc, #80]	; (402504 <system_init_flash+0x78>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4024b4:	4a14      	ldrhi	r2, [pc, #80]	; (402508 <system_init_flash+0x7c>)
  4024b6:	601a      	str	r2, [r3, #0]
  4024b8:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4024ba:	4b11      	ldr	r3, [pc, #68]	; (402500 <system_init_flash+0x74>)
  4024bc:	4a13      	ldr	r2, [pc, #76]	; (40250c <system_init_flash+0x80>)
  4024be:	601a      	str	r2, [r3, #0]
  4024c0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024c2:	4b0f      	ldr	r3, [pc, #60]	; (402500 <system_init_flash+0x74>)
  4024c4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024c8:	601a      	str	r2, [r3, #0]
  4024ca:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4024cc:	4b0c      	ldr	r3, [pc, #48]	; (402500 <system_init_flash+0x74>)
  4024ce:	4a10      	ldr	r2, [pc, #64]	; (402510 <system_init_flash+0x84>)
  4024d0:	601a      	str	r2, [r3, #0]
  4024d2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4024d4:	4b0a      	ldr	r3, [pc, #40]	; (402500 <system_init_flash+0x74>)
  4024d6:	4a0f      	ldr	r2, [pc, #60]	; (402514 <system_init_flash+0x88>)
  4024d8:	601a      	str	r2, [r3, #0]
  4024da:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4024dc:	4b08      	ldr	r3, [pc, #32]	; (402500 <system_init_flash+0x74>)
  4024de:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4024e2:	601a      	str	r2, [r3, #0]
  4024e4:	4770      	bx	lr
  4024e6:	bf00      	nop
  4024e8:	015ef3bf 	.word	0x015ef3bf
  4024ec:	02bde77f 	.word	0x02bde77f
  4024f0:	041cdb3f 	.word	0x041cdb3f
  4024f4:	057bceff 	.word	0x057bceff
  4024f8:	06dac2bf 	.word	0x06dac2bf
  4024fc:	0839b67f 	.word	0x0839b67f
  402500:	400e0c00 	.word	0x400e0c00
  402504:	04000500 	.word	0x04000500
  402508:	04000600 	.word	0x04000600
  40250c:	04000100 	.word	0x04000100
  402510:	04000300 	.word	0x04000300
  402514:	04000200 	.word	0x04000200

00402518 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402518:	4a0d      	ldr	r2, [pc, #52]	; (402550 <_sbrk+0x38>)
	int ramend = (int)&__ram_end__;
  40251a:	490e      	ldr	r1, [pc, #56]	; (402554 <_sbrk+0x3c>)
	if (heap == NULL) {
  40251c:	6813      	ldr	r3, [r2, #0]
  40251e:	b143      	cbz	r3, 402532 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
  402520:	4418      	add	r0, r3
  402522:	4281      	cmp	r1, r0
  402524:	db02      	blt.n	40252c <_sbrk+0x14>
		return (caddr_t) -1;	
	}

	heap += incr;
  402526:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402528:	4618      	mov	r0, r3
  40252a:	4770      	bx	lr
		return (caddr_t) -1;	
  40252c:	f04f 30ff 	mov.w	r0, #4294967295
  402530:	4770      	bx	lr
{
  402532:	b410      	push	{r4}
		heap = (unsigned char *)&_end;
  402534:	4c08      	ldr	r4, [pc, #32]	; (402558 <_sbrk+0x40>)
	if (((int)prev_heap + incr) > ramend) {
  402536:	4420      	add	r0, r4
		heap = (unsigned char *)&_end;
  402538:	6014      	str	r4, [r2, #0]
	if (((int)prev_heap + incr) > ramend) {
  40253a:	4281      	cmp	r1, r0
  40253c:	db04      	blt.n	402548 <_sbrk+0x30>
	heap += incr;
  40253e:	6010      	str	r0, [r2, #0]
	return (caddr_t) prev_heap;
  402540:	4620      	mov	r0, r4
}
  402542:	f85d 4b04 	ldr.w	r4, [sp], #4
  402546:	4770      	bx	lr
		return (caddr_t) -1;	
  402548:	f04f 30ff 	mov.w	r0, #4294967295
  40254c:	e7f9      	b.n	402542 <_sbrk+0x2a>
  40254e:	bf00      	nop
  402550:	2041c110 	.word	0x2041c110
  402554:	2045fffc 	.word	0x2045fffc
  402558:	2044cab8 	.word	0x2044cab8

0040255c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40255c:	f04f 30ff 	mov.w	r0, #4294967295
  402560:	4770      	bx	lr
  402562:	bf00      	nop

00402564 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  402564:	f44f 5300 	mov.w	r3, #8192	; 0x2000

	return 0;
}
  402568:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
  40256a:	604b      	str	r3, [r1, #4]
}
  40256c:	4770      	bx	lr
  40256e:	bf00      	nop

00402570 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402570:	2001      	movs	r0, #1
  402572:	4770      	bx	lr

00402574 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402574:	2000      	movs	r0, #0
  402576:	4770      	bx	lr

00402578 <USART1_Handler>:
volatile uint32_t uart_cnt = 0;
volatile uint32_t waiting_for_button_press = 0;
volatile bool chord_harmonies[9] = {false, false, false, false, false, false, false, false, false}; // last one is autotune  
volatile uint32_t prev_midi_status = 0; 
void USART_SERIAL_ISR_HANDLER(void)
{
  402578:	b538      	push	{r3, r4, r5, lr}
	
	uint32_t dw_status = usart_get_status(USART_SERIAL);
  40257a:	48ce      	ldr	r0, [pc, #824]	; (4028b4 <USART1_Handler+0x33c>)
  40257c:	4bce      	ldr	r3, [pc, #824]	; (4028b8 <USART1_Handler+0x340>)
  40257e:	4798      	blx	r3
	if (dw_status & US_CSR_RXRDY) {
  402580:	07c3      	lsls	r3, r0, #31
  402582:	d400      	bmi.n	402586 <USART1_Handler+0xe>
  402584:	bd38      	pop	{r3, r4, r5, pc}
		usart_read(USART_SERIAL, (uint32_t *)&received_bytes[uart_cnt++]);
  402586:	4ccd      	ldr	r4, [pc, #820]	; (4028bc <USART1_Handler+0x344>)
  402588:	4dcd      	ldr	r5, [pc, #820]	; (4028c0 <USART1_Handler+0x348>)
  40258a:	6821      	ldr	r1, [r4, #0]
  40258c:	4bcd      	ldr	r3, [pc, #820]	; (4028c4 <USART1_Handler+0x34c>)
  40258e:	1c4a      	adds	r2, r1, #1
  402590:	48c8      	ldr	r0, [pc, #800]	; (4028b4 <USART1_Handler+0x33c>)
  402592:	eb05 0181 	add.w	r1, r5, r1, lsl #2
  402596:	6022      	str	r2, [r4, #0]
  402598:	4798      	blx	r3
			68 Ab
			69 A  
			70 Bb
			71 B
		*/ 
		if (received_bytes[0] == CH_BUTTON && uart_cnt == 2 && prev_midi_status == 176)
  40259a:	682b      	ldr	r3, [r5, #0]
  40259c:	2bc0      	cmp	r3, #192	; 0xc0
  40259e:	f000 80cd 	beq.w	40273c <USART1_Handler+0x1c4>
		{
			uart_cnt = 0; 
			uint32_t *data1 = (uint32_t *)&received_bytes[1];
			chord_harmonies[*data1] = !chord_harmonies[*data1];
		}
		else if (uart_cnt == 3)
  4025a2:	6823      	ldr	r3, [r4, #0]
  4025a4:	2b03      	cmp	r3, #3
  4025a6:	d1ed      	bne.n	402584 <USART1_Handler+0xc>
		{
			uart_cnt = 0; 
			uint32_t *message = (uint32_t *)&received_bytes[0]; 
			uint32_t *data1 = (uint32_t *)&received_bytes[1]; 
			uint32_t *data2 = (uint32_t *)&received_bytes[2];
			prev_midi_status = *message;  
  4025a8:	682a      	ldr	r2, [r5, #0]
			uart_cnt = 0; 
  4025aa:	2100      	movs	r1, #0
			prev_midi_status = *message;  
  4025ac:	48c6      	ldr	r0, [pc, #792]	; (4028c8 <USART1_Handler+0x350>)
			if (*message == 255 && *data1 == 255 && *data2 == 255)
  4025ae:	2aff      	cmp	r2, #255	; 0xff
			uart_cnt = 0; 
  4025b0:	6021      	str	r1, [r4, #0]
			prev_midi_status = *message;  
  4025b2:	6002      	str	r2, [r0, #0]
			if (*message == 255 && *data1 == 255 && *data2 == 255)
  4025b4:	f000 81c8 	beq.w	402948 <USART1_Handler+0x3d0>
			}
			else if (*message == 255 && *data1 == 255)
			{
				key_root = *data2; 
			}
			else if (*message == NOTE_ON)
  4025b8:	2a90      	cmp	r2, #144	; 0x90
  4025ba:	f000 81cf 	beq.w	40295c <USART1_Handler+0x3e4>
						harmony_list[i].idx = *data1; 
						break; 
					}
				}
			}
			else if (*message == NOTE_OFF)
  4025be:	2a80      	cmp	r2, #128	; 0x80
  4025c0:	f000 80ce 	beq.w	402760 <USART1_Handler+0x1e8>
						harmony_list[i].active = false; 
						break; 
					}
				}
			}
			else if (*message == SLIDER) 
  4025c4:	2ab0      	cmp	r2, #176	; 0xb0
  4025c6:	f040 8201 	bne.w	4029cc <USART1_Handler+0x454>
			{
				switch(*data1)
  4025ca:	686b      	ldr	r3, [r5, #4]
  4025cc:	3b05      	subs	r3, #5
  4025ce:	2b58      	cmp	r3, #88	; 0x58
  4025d0:	d8d8      	bhi.n	402584 <USART1_Handler+0xc>
  4025d2:	a201      	add	r2, pc, #4	; (adr r2, 4025d8 <USART1_Handler+0x60>)
  4025d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4025d8:	00402931 	.word	0x00402931
  4025dc:	00402585 	.word	0x00402585
  4025e0:	00402915 	.word	0x00402915
  4025e4:	00402585 	.word	0x00402585
  4025e8:	00402585 	.word	0x00402585
  4025ec:	00402585 	.word	0x00402585
  4025f0:	00402585 	.word	0x00402585
  4025f4:	00402585 	.word	0x00402585
  4025f8:	00402585 	.word	0x00402585
  4025fc:	00402585 	.word	0x00402585
  402600:	00402585 	.word	0x00402585
  402604:	00402585 	.word	0x00402585
  402608:	00402585 	.word	0x00402585
  40260c:	00402585 	.word	0x00402585
  402610:	00402585 	.word	0x00402585
  402614:	00402585 	.word	0x00402585
  402618:	00402585 	.word	0x00402585
  40261c:	00402585 	.word	0x00402585
  402620:	00402585 	.word	0x00402585
  402624:	00402585 	.word	0x00402585
  402628:	00402585 	.word	0x00402585
  40262c:	00402585 	.word	0x00402585
  402630:	00402585 	.word	0x00402585
  402634:	00402585 	.word	0x00402585
  402638:	00402585 	.word	0x00402585
  40263c:	00402585 	.word	0x00402585
  402640:	00402585 	.word	0x00402585
  402644:	00402585 	.word	0x00402585
  402648:	00402585 	.word	0x00402585
  40264c:	00402585 	.word	0x00402585
  402650:	00402585 	.word	0x00402585
  402654:	00402585 	.word	0x00402585
  402658:	00402585 	.word	0x00402585
  40265c:	00402585 	.word	0x00402585
  402660:	00402585 	.word	0x00402585
  402664:	00402585 	.word	0x00402585
  402668:	00402585 	.word	0x00402585
  40266c:	00402585 	.word	0x00402585
  402670:	00402585 	.word	0x00402585
  402674:	00402585 	.word	0x00402585
  402678:	00402585 	.word	0x00402585
  40267c:	00402585 	.word	0x00402585
  402680:	00402585 	.word	0x00402585
  402684:	00402585 	.word	0x00402585
  402688:	00402585 	.word	0x00402585
  40268c:	00402585 	.word	0x00402585
  402690:	00402585 	.word	0x00402585
  402694:	00402585 	.word	0x00402585
  402698:	00402585 	.word	0x00402585
  40269c:	00402585 	.word	0x00402585
  4026a0:	00402585 	.word	0x00402585
  4026a4:	00402585 	.word	0x00402585
  4026a8:	00402585 	.word	0x00402585
  4026ac:	00402585 	.word	0x00402585
  4026b0:	00402585 	.word	0x00402585
  4026b4:	00402585 	.word	0x00402585
  4026b8:	00402585 	.word	0x00402585
  4026bc:	00402585 	.word	0x00402585
  4026c0:	00402585 	.word	0x00402585
  4026c4:	00402585 	.word	0x00402585
  4026c8:	00402585 	.word	0x00402585
  4026cc:	00402585 	.word	0x00402585
  4026d0:	00402585 	.word	0x00402585
  4026d4:	00402585 	.word	0x00402585
  4026d8:	00402585 	.word	0x00402585
  4026dc:	00402585 	.word	0x00402585
  4026e0:	00402893 	.word	0x00402893
  4026e4:	00402847 	.word	0x00402847
  4026e8:	0040282f 	.word	0x0040282f
  4026ec:	00402817 	.word	0x00402817
  4026f0:	00402585 	.word	0x00402585
  4026f4:	00402585 	.word	0x00402585
  4026f8:	00402585 	.word	0x00402585
  4026fc:	00402585 	.word	0x00402585
  402700:	00402585 	.word	0x00402585
  402704:	00402585 	.word	0x00402585
  402708:	00402585 	.word	0x00402585
  40270c:	00402585 	.word	0x00402585
  402710:	00402585 	.word	0x00402585
  402714:	004027ff 	.word	0x004027ff
  402718:	00402585 	.word	0x00402585
  40271c:	00402585 	.word	0x00402585
  402720:	00402585 	.word	0x00402585
  402724:	00402585 	.word	0x00402585
  402728:	00402585 	.word	0x00402585
  40272c:	00402585 	.word	0x00402585
  402730:	0040287b 	.word	0x0040287b
  402734:	00402585 	.word	0x00402585
  402738:	0040285f 	.word	0x0040285f
		if (received_bytes[0] == CH_BUTTON && uart_cnt == 2 && prev_midi_status == 176)
  40273c:	6823      	ldr	r3, [r4, #0]
  40273e:	2b02      	cmp	r3, #2
  402740:	f47f af2f 	bne.w	4025a2 <USART1_Handler+0x2a>
  402744:	4b60      	ldr	r3, [pc, #384]	; (4028c8 <USART1_Handler+0x350>)
  402746:	681b      	ldr	r3, [r3, #0]
  402748:	2bb0      	cmp	r3, #176	; 0xb0
  40274a:	f47f af2a 	bne.w	4025a2 <USART1_Handler+0x2a>
			chord_harmonies[*data1] = !chord_harmonies[*data1];
  40274e:	686a      	ldr	r2, [r5, #4]
			uart_cnt = 0; 
  402750:	2300      	movs	r3, #0
			chord_harmonies[*data1] = !chord_harmonies[*data1];
  402752:	495e      	ldr	r1, [pc, #376]	; (4028cc <USART1_Handler+0x354>)
			uart_cnt = 0; 
  402754:	6023      	str	r3, [r4, #0]
			chord_harmonies[*data1] = !chord_harmonies[*data1];
  402756:	5c8b      	ldrb	r3, [r1, r2]
  402758:	f083 0301 	eor.w	r3, r3, #1
  40275c:	548b      	strb	r3, [r1, r2]
		{
  40275e:	bd38      	pop	{r3, r4, r5, pc}
					if (harmony_list[i].active == true && harmony_list[i].idx == *data1)
  402760:	4a5b      	ldr	r2, [pc, #364]	; (4028d0 <USART1_Handler+0x358>)
  402762:	686b      	ldr	r3, [r5, #4]
  402764:	7a10      	ldrb	r0, [r2, #8]
  402766:	b110      	cbz	r0, 40276e <USART1_Handler+0x1f6>
  402768:	6850      	ldr	r0, [r2, #4]
  40276a:	4283      	cmp	r3, r0
  40276c:	d040      	beq.n	4027f0 <USART1_Handler+0x278>
  40276e:	7d11      	ldrb	r1, [r2, #20]
  402770:	b119      	cbz	r1, 40277a <USART1_Handler+0x202>
  402772:	6911      	ldr	r1, [r2, #16]
  402774:	428b      	cmp	r3, r1
  402776:	f000 814e 	beq.w	402a16 <USART1_Handler+0x49e>
  40277a:	f892 1020 	ldrb.w	r1, [r2, #32]
  40277e:	b119      	cbz	r1, 402788 <USART1_Handler+0x210>
  402780:	69d1      	ldr	r1, [r2, #28]
  402782:	428b      	cmp	r3, r1
  402784:	f000 8149 	beq.w	402a1a <USART1_Handler+0x4a2>
  402788:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
  40278c:	b119      	cbz	r1, 402796 <USART1_Handler+0x21e>
  40278e:	6a91      	ldr	r1, [r2, #40]	; 0x28
  402790:	428b      	cmp	r3, r1
  402792:	f000 8144 	beq.w	402a1e <USART1_Handler+0x4a6>
  402796:	f892 1038 	ldrb.w	r1, [r2, #56]	; 0x38
  40279a:	b119      	cbz	r1, 4027a4 <USART1_Handler+0x22c>
  40279c:	6b51      	ldr	r1, [r2, #52]	; 0x34
  40279e:	428b      	cmp	r3, r1
  4027a0:	f000 8141 	beq.w	402a26 <USART1_Handler+0x4ae>
  4027a4:	f892 1044 	ldrb.w	r1, [r2, #68]	; 0x44
  4027a8:	b119      	cbz	r1, 4027b2 <USART1_Handler+0x23a>
  4027aa:	6c11      	ldr	r1, [r2, #64]	; 0x40
  4027ac:	428b      	cmp	r3, r1
  4027ae:	f000 813c 	beq.w	402a2a <USART1_Handler+0x4b2>
  4027b2:	f892 1050 	ldrb.w	r1, [r2, #80]	; 0x50
  4027b6:	b119      	cbz	r1, 4027c0 <USART1_Handler+0x248>
  4027b8:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
  4027ba:	428b      	cmp	r3, r1
  4027bc:	f000 8137 	beq.w	402a2e <USART1_Handler+0x4b6>
  4027c0:	f892 105c 	ldrb.w	r1, [r2, #92]	; 0x5c
  4027c4:	b119      	cbz	r1, 4027ce <USART1_Handler+0x256>
  4027c6:	6d91      	ldr	r1, [r2, #88]	; 0x58
  4027c8:	428b      	cmp	r3, r1
  4027ca:	f000 8132 	beq.w	402a32 <USART1_Handler+0x4ba>
  4027ce:	f892 1068 	ldrb.w	r1, [r2, #104]	; 0x68
  4027d2:	b119      	cbz	r1, 4027dc <USART1_Handler+0x264>
  4027d4:	6e51      	ldr	r1, [r2, #100]	; 0x64
  4027d6:	428b      	cmp	r3, r1
  4027d8:	f000 8123 	beq.w	402a22 <USART1_Handler+0x4aa>
  4027dc:	f892 1074 	ldrb.w	r1, [r2, #116]	; 0x74
  4027e0:	2900      	cmp	r1, #0
  4027e2:	f43f aecf 	beq.w	402584 <USART1_Handler+0xc>
  4027e6:	6f11      	ldr	r1, [r2, #112]	; 0x70
  4027e8:	4299      	cmp	r1, r3
  4027ea:	f47f aecb 	bne.w	402584 <USART1_Handler+0xc>
				for (int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4027ee:	2109      	movs	r1, #9
						harmony_list[i].active = false; 
  4027f0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  4027f4:	2000      	movs	r0, #0
  4027f6:	eb02 0381 	add.w	r3, r2, r1, lsl #2
  4027fa:	7218      	strb	r0, [r3, #8]
						break; 
  4027fc:	bd38      	pop	{r3, r4, r5, pc}
				{
					case DRY_VOLUME_CH: 
						dry_volume = 0.1f + 0.9f*(float)*data2 / 127.0f; break; 
					case HARM_VOLUME_CH: 
						harm_volume = (float)*data2 / 127.0f; break; 
  4027fe:	edd5 7a02 	vldr	s15, [r5, #8]
  402802:	ed9f 7a34 	vldr	s14, [pc, #208]	; 4028d4 <USART1_Handler+0x35c>
  402806:	eef8 7a67 	vcvt.f32.u32	s15, s15
  40280a:	4b33      	ldr	r3, [pc, #204]	; (4028d8 <USART1_Handler+0x360>)
  40280c:	ee67 7a87 	vmul.f32	s15, s15, s14
  402810:	edc3 7a00 	vstr	s15, [r3]
  402814:	bd38      	pop	{r3, r4, r5, pc}
					case DELAY_FEEDBACK_CH: 
						delay_feedback = 0.8f * (float)*data2 / 127.0f; break;
					case DELAY_SPEED_CH: 
						delay_speed = 16200 - 14000 * (float)*data2 / 127.0f; break; 
					case DELAY_VOLUME_CH: 
						delay_volume = 0.7f * (float)*data2 / 127.0f; break; 
  402816:	edd5 7a02 	vldr	s15, [r5, #8]
  40281a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 4028dc <USART1_Handler+0x364>
  40281e:	eef8 7a67 	vcvt.f32.u32	s15, s15
  402822:	4b2f      	ldr	r3, [pc, #188]	; (4028e0 <USART1_Handler+0x368>)
  402824:	ee67 7a87 	vmul.f32	s15, s15, s14
  402828:	edc3 7a00 	vstr	s15, [r3]
  40282c:	bd38      	pop	{r3, r4, r5, pc}
						chorus_volume = (float)*data2 / 127.0f; break;
  40282e:	edd5 7a02 	vldr	s15, [r5, #8]
  402832:	ed9f 7a28 	vldr	s14, [pc, #160]	; 4028d4 <USART1_Handler+0x35c>
  402836:	eef8 7a67 	vcvt.f32.u32	s15, s15
  40283a:	4b2a      	ldr	r3, [pc, #168]	; (4028e4 <USART1_Handler+0x36c>)
  40283c:	ee67 7a87 	vmul.f32	s15, s15, s14
  402840:	edc3 7a00 	vstr	s15, [r3]
  402844:	bd38      	pop	{r3, r4, r5, pc}
						reverb_volume = (float)*data2 / 127.0f; break; 
  402846:	edd5 7a02 	vldr	s15, [r5, #8]
  40284a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 4028d4 <USART1_Handler+0x35c>
  40284e:	eef8 7a67 	vcvt.f32.u32	s15, s15
  402852:	4b25      	ldr	r3, [pc, #148]	; (4028e8 <USART1_Handler+0x370>)
  402854:	ee67 7a87 	vmul.f32	s15, s15, s14
  402858:	edc3 7a00 	vstr	s15, [r3]
  40285c:	bd38      	pop	{r3, r4, r5, pc}
						chorus_speed = 0.05f + 2.0f*(float)*data2 / 127.0f; break;
  40285e:	ed95 7a02 	vldr	s14, [r5, #8]
  402862:	eddf 6a22 	vldr	s13, [pc, #136]	; 4028ec <USART1_Handler+0x374>
  402866:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  40286a:	eddf 7a21 	vldr	s15, [pc, #132]	; 4028f0 <USART1_Handler+0x378>
  40286e:	4b21      	ldr	r3, [pc, #132]	; (4028f4 <USART1_Handler+0x37c>)
  402870:	eee7 7a26 	vfma.f32	s15, s14, s13
  402874:	edc3 7a00 	vstr	s15, [r3]
  402878:	bd38      	pop	{r3, r4, r5, pc}
						delay_feedback = 0.8f * (float)*data2 / 127.0f; break;
  40287a:	edd5 7a02 	vldr	s15, [r5, #8]
  40287e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 4028f8 <USART1_Handler+0x380>
  402882:	eef8 7a67 	vcvt.f32.u32	s15, s15
  402886:	4b1d      	ldr	r3, [pc, #116]	; (4028fc <USART1_Handler+0x384>)
  402888:	ee67 7a87 	vmul.f32	s15, s15, s14
  40288c:	edc3 7a00 	vstr	s15, [r3]
  402890:	bd38      	pop	{r3, r4, r5, pc}
						delay_speed = 16200 - 14000 * (float)*data2 / 127.0f; break; 
  402892:	ed95 7a02 	vldr	s14, [r5, #8]
  402896:	eddf 6a1a 	vldr	s13, [pc, #104]	; 402900 <USART1_Handler+0x388>
  40289a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  40289e:	eddf 7a19 	vldr	s15, [pc, #100]	; 402904 <USART1_Handler+0x38c>
  4028a2:	4b19      	ldr	r3, [pc, #100]	; (402908 <USART1_Handler+0x390>)
  4028a4:	eee7 7a66 	vfms.f32	s15, s14, s13
  4028a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  4028ac:	edc3 7a00 	vstr	s15, [r3]
  4028b0:	bd38      	pop	{r3, r4, r5, pc}
  4028b2:	bf00      	nop
  4028b4:	40028000 	.word	0x40028000
  4028b8:	00401669 	.word	0x00401669
  4028bc:	20445008 	.word	0x20445008
  4028c0:	2044a80c 	.word	0x2044a80c
  4028c4:	00401685 	.word	0x00401685
  4028c8:	20445000 	.word	0x20445000
  4028cc:	2041c114 	.word	0x2041c114
  4028d0:	2044a818 	.word	0x2044a818
  4028d4:	3c010204 	.word	0x3c010204
  4028d8:	2040003c 	.word	0x2040003c
  4028dc:	3bb49c6c 	.word	0x3bb49c6c
  4028e0:	20430000 	.word	0x20430000
  4028e4:	2041c120 	.word	0x2041c120
  4028e8:	20445004 	.word	0x20445004
  4028ec:	3c810204 	.word	0x3c810204
  4028f0:	3d4ccccd 	.word	0x3d4ccccd
  4028f4:	2040002c 	.word	0x2040002c
  4028f8:	3bce69a0 	.word	0x3bce69a0
  4028fc:	20400030 	.word	0x20400030
  402900:	42dc78f2 	.word	0x42dc78f2
  402904:	467d2000 	.word	0x467d2000
  402908:	20400034 	.word	0x20400034
  40290c:	3be836d4 	.word	0x3be836d4
  402910:	3dcccccd 	.word	0x3dcccccd
						dry_volume = 0.1f + 0.9f*(float)*data2 / 127.0f; break; 
  402914:	ed95 7a02 	vldr	s14, [r5, #8]
  402918:	ed5f 6a04 	vldr	s13, [pc, #-16]	; 40290c <USART1_Handler+0x394>
  40291c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  402920:	ed5f 7a05 	vldr	s15, [pc, #-20]	; 402910 <USART1_Handler+0x398>
  402924:	4b44      	ldr	r3, [pc, #272]	; (402a38 <USART1_Handler+0x4c0>)
  402926:	eee7 7a26 	vfma.f32	s15, s14, s13
  40292a:	edc3 7a00 	vstr	s15, [r3]
  40292e:	bd38      	pop	{r3, r4, r5, pc}
						master_volume = 0.8f*(float)*data2 / 127.0f; break; 
  402930:	edd5 7a02 	vldr	s15, [r5, #8]
  402934:	ed9f 7a41 	vldr	s14, [pc, #260]	; 402a3c <USART1_Handler+0x4c4>
  402938:	eef8 7a67 	vcvt.f32.u32	s15, s15
  40293c:	4b40      	ldr	r3, [pc, #256]	; (402a40 <USART1_Handler+0x4c8>)
  40293e:	ee67 7a87 	vmul.f32	s15, s15, s14
  402942:	edc3 7a00 	vstr	s15, [r3]
  402946:	bd38      	pop	{r3, r4, r5, pc}
			if (*message == 255 && *data1 == 255 && *data2 == 255)
  402948:	686b      	ldr	r3, [r5, #4]
  40294a:	2bff      	cmp	r3, #255	; 0xff
  40294c:	f47f ae1a 	bne.w	402584 <USART1_Handler+0xc>
  402950:	68ab      	ldr	r3, [r5, #8]
  402952:	2bff      	cmp	r3, #255	; 0xff
  402954:	d041      	beq.n	4029da <USART1_Handler+0x462>
				key_root = *data2; 
  402956:	4a3b      	ldr	r2, [pc, #236]	; (402a44 <USART1_Handler+0x4cc>)
  402958:	6013      	str	r3, [r2, #0]
  40295a:	e613      	b.n	402584 <USART1_Handler+0xc>
					if (harmony_list[i].active == false)
  40295c:	4a3a      	ldr	r2, [pc, #232]	; (402a48 <USART1_Handler+0x4d0>)
  40295e:	7a11      	ldrb	r1, [r2, #8]
  402960:	f001 00ff 	and.w	r0, r1, #255	; 0xff
  402964:	2900      	cmp	r1, #0
  402966:	d046      	beq.n	4029f6 <USART1_Handler+0x47e>
  402968:	7d11      	ldrb	r1, [r2, #20]
  40296a:	2900      	cmp	r1, #0
  40296c:	d045      	beq.n	4029fa <USART1_Handler+0x482>
  40296e:	f892 1020 	ldrb.w	r1, [r2, #32]
  402972:	2900      	cmp	r1, #0
  402974:	d043      	beq.n	4029fe <USART1_Handler+0x486>
  402976:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
  40297a:	b1c9      	cbz	r1, 4029b0 <USART1_Handler+0x438>
  40297c:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
  402980:	2b00      	cmp	r3, #0
  402982:	d03e      	beq.n	402a02 <USART1_Handler+0x48a>
  402984:	f892 3044 	ldrb.w	r3, [r2, #68]	; 0x44
  402988:	2b00      	cmp	r3, #0
  40298a:	d03c      	beq.n	402a06 <USART1_Handler+0x48e>
  40298c:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
  402990:	2b00      	cmp	r3, #0
  402992:	d03a      	beq.n	402a0a <USART1_Handler+0x492>
  402994:	f892 305c 	ldrb.w	r3, [r2, #92]	; 0x5c
  402998:	2b00      	cmp	r3, #0
  40299a:	d03a      	beq.n	402a12 <USART1_Handler+0x49a>
  40299c:	f892 3068 	ldrb.w	r3, [r2, #104]	; 0x68
  4029a0:	2b00      	cmp	r3, #0
  4029a2:	d034      	beq.n	402a0e <USART1_Handler+0x496>
  4029a4:	f892 3074 	ldrb.w	r3, [r2, #116]	; 0x74
  4029a8:	2b00      	cmp	r3, #0
  4029aa:	f47f adeb 	bne.w	402584 <USART1_Handler+0xc>
				for(int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4029ae:	2309      	movs	r3, #9
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029b0:	6868      	ldr	r0, [r5, #4]
						harmony_list[i].active = true; 
  4029b2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029b6:	4925      	ldr	r1, [pc, #148]	; (402a4c <USART1_Handler+0x4d4>)
						harmony_list[i].active = true; 
  4029b8:	2401      	movs	r4, #1
  4029ba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029be:	eb01 0280 	add.w	r2, r1, r0, lsl #2
						harmony_list[i].active = true; 
  4029c2:	721c      	strb	r4, [r3, #8]
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029c4:	6812      	ldr	r2, [r2, #0]
  4029c6:	601a      	str	r2, [r3, #0]
						harmony_list[i].idx = *data1; 
  4029c8:	6058      	str	r0, [r3, #4]
						break; 
  4029ca:	bd38      	pop	{r3, r4, r5, pc}
					default: break; 
				}
			}
			else if (*message == PITCH_WHEEL)
  4029cc:	2ae0      	cmp	r2, #224	; 0xe0
  4029ce:	f47f add9 	bne.w	402584 <USART1_Handler+0xc>
			{
				pitch_bend = *data2; 
  4029d2:	68aa      	ldr	r2, [r5, #8]
  4029d4:	4b1e      	ldr	r3, [pc, #120]	; (402a50 <USART1_Handler+0x4d8>)
  4029d6:	601a      	str	r2, [r3, #0]
			}
		} 
	}
}
  4029d8:	bd38      	pop	{r3, r4, r5, pc}
					chord_harmonies[i] = false; 
  4029da:	4b1e      	ldr	r3, [pc, #120]	; (402a54 <USART1_Handler+0x4dc>)
				key_root = KEY_OF_E; 
  4029dc:	2040      	movs	r0, #64	; 0x40
  4029de:	4a19      	ldr	r2, [pc, #100]	; (402a44 <USART1_Handler+0x4cc>)
					chord_harmonies[i] = false; 
  4029e0:	7019      	strb	r1, [r3, #0]
  4029e2:	7059      	strb	r1, [r3, #1]
  4029e4:	7099      	strb	r1, [r3, #2]
  4029e6:	70d9      	strb	r1, [r3, #3]
  4029e8:	7119      	strb	r1, [r3, #4]
  4029ea:	7159      	strb	r1, [r3, #5]
  4029ec:	7199      	strb	r1, [r3, #6]
  4029ee:	71d9      	strb	r1, [r3, #7]
  4029f0:	7219      	strb	r1, [r3, #8]
				key_root = KEY_OF_E; 
  4029f2:	6010      	str	r0, [r2, #0]
  4029f4:	bd38      	pop	{r3, r4, r5, pc}
					if (harmony_list[i].active == false)
  4029f6:	4603      	mov	r3, r0
  4029f8:	e7da      	b.n	4029b0 <USART1_Handler+0x438>
				for(int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4029fa:	2301      	movs	r3, #1
  4029fc:	e7d8      	b.n	4029b0 <USART1_Handler+0x438>
  4029fe:	2302      	movs	r3, #2
  402a00:	e7d6      	b.n	4029b0 <USART1_Handler+0x438>
  402a02:	2304      	movs	r3, #4
  402a04:	e7d4      	b.n	4029b0 <USART1_Handler+0x438>
  402a06:	2305      	movs	r3, #5
  402a08:	e7d2      	b.n	4029b0 <USART1_Handler+0x438>
  402a0a:	2306      	movs	r3, #6
  402a0c:	e7d0      	b.n	4029b0 <USART1_Handler+0x438>
  402a0e:	2308      	movs	r3, #8
  402a10:	e7ce      	b.n	4029b0 <USART1_Handler+0x438>
  402a12:	2307      	movs	r3, #7
  402a14:	e7cc      	b.n	4029b0 <USART1_Handler+0x438>
				for (int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  402a16:	2101      	movs	r1, #1
  402a18:	e6ea      	b.n	4027f0 <USART1_Handler+0x278>
  402a1a:	2102      	movs	r1, #2
  402a1c:	e6e8      	b.n	4027f0 <USART1_Handler+0x278>
  402a1e:	2103      	movs	r1, #3
  402a20:	e6e6      	b.n	4027f0 <USART1_Handler+0x278>
  402a22:	2108      	movs	r1, #8
  402a24:	e6e4      	b.n	4027f0 <USART1_Handler+0x278>
  402a26:	2104      	movs	r1, #4
  402a28:	e6e2      	b.n	4027f0 <USART1_Handler+0x278>
  402a2a:	2105      	movs	r1, #5
  402a2c:	e6e0      	b.n	4027f0 <USART1_Handler+0x278>
  402a2e:	2106      	movs	r1, #6
  402a30:	e6de      	b.n	4027f0 <USART1_Handler+0x278>
  402a32:	2107      	movs	r1, #7
  402a34:	e6dc      	b.n	4027f0 <USART1_Handler+0x278>
  402a36:	bf00      	nop
  402a38:	20400038 	.word	0x20400038
  402a3c:	3bce69a0 	.word	0x3bce69a0
  402a40:	20400044 	.word	0x20400044
  402a44:	20400040 	.word	0x20400040
  402a48:	2044a818 	.word	0x2044a818
  402a4c:	00407620 	.word	0x00407620
  402a50:	20400048 	.word	0x20400048
  402a54:	2041c114 	.word	0x2041c114

00402a58 <main>:

// uncomment to communicate to pc console over uart for debug 
//#define USING_CONSOLE

int main(void)
{
  402a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sysclk_init();
  402a5c:	4b6e      	ldr	r3, [pc, #440]	; (402c18 <main+0x1c0>)

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
	usart_settings.char_length = opt->charlength;
	usart_settings.parity_type = opt->paritytype;
	usart_settings.stop_bits= opt->stopbits;
  402a5e:	2400      	movs	r4, #0
	usart_settings.baudrate = opt->baudrate;
  402a60:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  402a64:	4f6d      	ldr	r7, [pc, #436]	; (402c1c <main+0x1c4>)
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402a66:	f44f 4680 	mov.w	r6, #16384	; 0x4000
	} 
	uint32_t circ_buf_idx = 0; 
	float closest_note_freq = 0; 
	uint32_t closest_note_number = 0; 
	float desired_pitch; 
	uint32_t sin_cnt = 0; 
  402a6a:	46a2      	mov	sl, r4
  402a6c:	f8df 91ec 	ldr.w	r9, [pc, #492]	; 402c5c <main+0x204>
  402a70:	f8df b210 	ldr.w	fp, [pc, #528]	; 402c84 <main+0x22c>
{
  402a74:	ed2d 8b06 	vpush	{d8-d10}
  402a78:	b0bb      	sub	sp, #236	; 0xec
  402a7a:	eddf aa69 	vldr	s21, [pc, #420]	; 402c20 <main+0x1c8>
	sysclk_init();
  402a7e:	4798      	blx	r3
	board_init();
  402a80:	4b68      	ldr	r3, [pc, #416]	; (402c24 <main+0x1cc>)
  402a82:	4798      	blx	r3
	audio_init();
  402a84:	4b68      	ldr	r3, [pc, #416]	; (402c28 <main+0x1d0>)
  402a86:	4798      	blx	r3
	PSOLA_init(); 
  402a88:	4b68      	ldr	r3, [pc, #416]	; (402c2c <main+0x1d4>)
  402a8a:	4798      	blx	r3
	usart_settings.char_length = opt->charlength;
  402a8c:	21c0      	movs	r1, #192	; 0xc0
	usart_settings.parity_type = opt->paritytype;
  402a8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402a92:	4b67      	ldr	r3, [pc, #412]	; (402c30 <main+0x1d8>)
	usart_settings.char_length = opt->charlength;
  402a94:	9127      	str	r1, [sp, #156]	; 0x9c
  402a96:	f06f 0101 	mvn.w	r1, #1
  402a9a:	200e      	movs	r0, #14
	usart_settings.baudrate = opt->baudrate;
  402a9c:	9526      	str	r5, [sp, #152]	; 0x98
	uint32_t sin_cnt = 0; 
  402a9e:	9404      	str	r4, [sp, #16]
  402aa0:	9106      	str	r1, [sp, #24]
	usart_settings.parity_type = opt->paritytype;
  402aa2:	9228      	str	r2, [sp, #160]	; 0xa0
	usart_settings.stop_bits= opt->stopbits;
  402aa4:	9429      	str	r4, [sp, #164]	; 0xa4
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402aa6:	942a      	str	r4, [sp, #168]	; 0xa8
  402aa8:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402aaa:	ab26      	add	r3, sp, #152	; 0x98
  402aac:	4a61      	ldr	r2, [pc, #388]	; (402c34 <main+0x1dc>)
  402aae:	4862      	ldr	r0, [pc, #392]	; (402c38 <main+0x1e0>)
  402ab0:	4619      	mov	r1, r3
  402ab2:	4b62      	ldr	r3, [pc, #392]	; (402c3c <main+0x1e4>)
  402ab4:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402ab6:	4860      	ldr	r0, [pc, #384]	; (402c38 <main+0x1e0>)
  402ab8:	47b8      	blx	r7
		usart_enable_rx(p_usart);
  402aba:	4d61      	ldr	r5, [pc, #388]	; (402c40 <main+0x1e8>)
  402abc:	485e      	ldr	r0, [pc, #376]	; (402c38 <main+0x1e0>)
  402abe:	47a8      	blx	r5
	usart_enable_tx(USART_SERIAL);
  402ac0:	485d      	ldr	r0, [pc, #372]	; (402c38 <main+0x1e0>)
  402ac2:	47b8      	blx	r7
	usart_enable_rx(USART_SERIAL);
  402ac4:	485c      	ldr	r0, [pc, #368]	; (402c38 <main+0x1e0>)
  402ac6:	47a8      	blx	r5
	usart_enable_interrupt(USART_SERIAL, US_IER_RXRDY);
  402ac8:	2101      	movs	r1, #1
  402aca:	485b      	ldr	r0, [pc, #364]	; (402c38 <main+0x1e0>)
		harmony_list[i].freq = 0.0f; 
  402acc:	2500      	movs	r5, #0
	usart_enable_interrupt(USART_SERIAL, US_IER_RXRDY);
  402ace:	4b5d      	ldr	r3, [pc, #372]	; (402c44 <main+0x1ec>)
  402ad0:	4798      	blx	r3
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402ad2:	4b5d      	ldr	r3, [pc, #372]	; (402c48 <main+0x1f0>)
  402ad4:	2240      	movs	r2, #64	; 0x40
	usart_write(USART_SERIAL, 0x30);
  402ad6:	2130      	movs	r1, #48	; 0x30
  402ad8:	4857      	ldr	r0, [pc, #348]	; (402c38 <main+0x1e0>)
  402ada:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402ade:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
  402ae2:	4a5a      	ldr	r2, [pc, #360]	; (402c4c <main+0x1f4>)
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402ae4:	601e      	str	r6, [r3, #0]
  402ae6:	4790      	blx	r2
	float harmony_shifts[MAX_NUM_SHIFTS+1]; arm_fill_f32(1.0f, harmony_shifts, MAX_NUM_SHIFTS); 
  402ae8:	ab26      	add	r3, sp, #152	; 0x98
  402aea:	4f59      	ldr	r7, [pc, #356]	; (402c50 <main+0x1f8>)
  402aec:	2213      	movs	r2, #19
  402aee:	4619      	mov	r1, r3
		harmony_list[i].freq = 0.0f; 
  402af0:	4b58      	ldr	r3, [pc, #352]	; (402c54 <main+0x1fc>)
	float harmony_shifts[MAX_NUM_SHIFTS+1]; arm_fill_f32(1.0f, harmony_shifts, MAX_NUM_SHIFTS); 
  402af2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
		harmony_list[i].freq = 0.0f; 
  402af6:	601d      	str	r5, [r3, #0]
		harmony_list[i].idx = 0; 
  402af8:	605c      	str	r4, [r3, #4]
		harmony_list[i].active = false; 
  402afa:	721c      	strb	r4, [r3, #8]
		harmony_list[i].freq = 0.0f; 
  402afc:	60dd      	str	r5, [r3, #12]
		harmony_list[i].idx = 0; 
  402afe:	611c      	str	r4, [r3, #16]
		harmony_list[i].active = false; 
  402b00:	751c      	strb	r4, [r3, #20]
		harmony_list[i].freq = 0.0f; 
  402b02:	619d      	str	r5, [r3, #24]
		harmony_list[i].idx = 0; 
  402b04:	61dc      	str	r4, [r3, #28]
		harmony_list[i].active = false; 
  402b06:	f883 4020 	strb.w	r4, [r3, #32]
		harmony_list[i].freq = 0.0f; 
  402b0a:	625d      	str	r5, [r3, #36]	; 0x24
		harmony_list[i].idx = 0; 
  402b0c:	629c      	str	r4, [r3, #40]	; 0x28
		harmony_list[i].active = false; 
  402b0e:	f883 402c 	strb.w	r4, [r3, #44]	; 0x2c
		harmony_list[i].freq = 0.0f; 
  402b12:	631d      	str	r5, [r3, #48]	; 0x30
		harmony_list[i].idx = 0; 
  402b14:	635c      	str	r4, [r3, #52]	; 0x34
		harmony_list[i].active = false; 
  402b16:	f883 4038 	strb.w	r4, [r3, #56]	; 0x38
		harmony_list[i].freq = 0.0f; 
  402b1a:	63dd      	str	r5, [r3, #60]	; 0x3c
		harmony_list[i].idx = 0; 
  402b1c:	641c      	str	r4, [r3, #64]	; 0x40
		harmony_list[i].active = false; 
  402b1e:	f883 4044 	strb.w	r4, [r3, #68]	; 0x44
		harmony_list[i].freq = 0.0f; 
  402b22:	649d      	str	r5, [r3, #72]	; 0x48
		harmony_list[i].idx = 0; 
  402b24:	64dc      	str	r4, [r3, #76]	; 0x4c
		harmony_list[i].active = false; 
  402b26:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
		harmony_list[i].freq = 0.0f; 
  402b2a:	655d      	str	r5, [r3, #84]	; 0x54
		harmony_list[i].idx = 0; 
  402b2c:	659c      	str	r4, [r3, #88]	; 0x58
		harmony_list[i].active = false; 
  402b2e:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
		harmony_list[i].freq = 0.0f; 
  402b32:	661d      	str	r5, [r3, #96]	; 0x60
		harmony_list[i].idx = 0; 
  402b34:	665c      	str	r4, [r3, #100]	; 0x64
		harmony_list[i].active = false; 
  402b36:	f883 4068 	strb.w	r4, [r3, #104]	; 0x68
		harmony_list[i].freq = 0.0f; 
  402b3a:	66dd      	str	r5, [r3, #108]	; 0x6c
		harmony_list[i].idx = 0; 
  402b3c:	671c      	str	r4, [r3, #112]	; 0x70
		harmony_list[i].active = false; 
  402b3e:	f883 4074 	strb.w	r4, [r3, #116]	; 0x74
	float harmony_shifts[MAX_NUM_SHIFTS+1]; arm_fill_f32(1.0f, harmony_shifts, MAX_NUM_SHIFTS); 
  402b42:	47b8      	blx	r7
	harmony_shifts[1] = END_OF_SHIFTS; 
  402b44:	4b44      	ldr	r3, [pc, #272]	; (402c58 <main+0x200>)
	harmony_shifts[0] = NO_SHIFT;
  402b46:	f04f 5e7e 	mov.w	lr, #1065353216	; 0x3f800000
	uint32_t chorus_delay; 
	arm_fill_f32(0.0f, dry_circ_buffer, CIRC_BUF_SIZE);
  402b4a:	4628      	mov	r0, r5
  402b4c:	4632      	mov	r2, r6
  402b4e:	4943      	ldr	r1, [pc, #268]	; (402c5c <main+0x204>)
		chord_freqs[i].freq = 0.0f; chord_freqs[i].active = false; 
  402b50:	9516      	str	r5, [sp, #88]	; 0x58
  402b52:	f88d 405c 	strb.w	r4, [sp, #92]	; 0x5c
  402b56:	9518      	str	r5, [sp, #96]	; 0x60
  402b58:	f88d 4064 	strb.w	r4, [sp, #100]	; 0x64
  402b5c:	951a      	str	r5, [sp, #104]	; 0x68
  402b5e:	f88d 406c 	strb.w	r4, [sp, #108]	; 0x6c
  402b62:	951c      	str	r5, [sp, #112]	; 0x70
  402b64:	f88d 4074 	strb.w	r4, [sp, #116]	; 0x74
  402b68:	951e      	str	r5, [sp, #120]	; 0x78
  402b6a:	f88d 407c 	strb.w	r4, [sp, #124]	; 0x7c
  402b6e:	9520      	str	r5, [sp, #128]	; 0x80
  402b70:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  402b74:	9522      	str	r5, [sp, #136]	; 0x88
  402b76:	f88d 408c 	strb.w	r4, [sp, #140]	; 0x8c
  402b7a:	9524      	str	r5, [sp, #144]	; 0x90
  402b7c:	f88d 4094 	strb.w	r4, [sp, #148]	; 0x94
	harmony_shifts[1] = END_OF_SHIFTS; 
  402b80:	9327      	str	r3, [sp, #156]	; 0x9c
	harmony_shifts[MAX_NUM_SHIFTS] = END_OF_SHIFTS; // should never change 
  402b82:	9339      	str	r3, [sp, #228]	; 0xe4
	harmony_shifts[0] = NO_SHIFT;
  402b84:	f8cd e098 	str.w	lr, [sp, #152]	; 0x98
	arm_fill_f32(0.0f, dry_circ_buffer, CIRC_BUF_SIZE);
  402b88:	47b8      	blx	r7
	arm_fill_f32(0.0f, delay_circ_buffer, CIRC_BUF_SIZE);
  402b8a:	4628      	mov	r0, r5
  402b8c:	4632      	mov	r2, r6
  402b8e:	4934      	ldr	r1, [pc, #208]	; (402c60 <main+0x208>)
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402b90:	ad0f      	add	r5, sp, #60	; 0x3c
	arm_fill_f32(0.0f, delay_circ_buffer, CIRC_BUF_SIZE);
  402b92:	47b8      	blx	r7
  402b94:	9906      	ldr	r1, [sp, #24]
  402b96:	4b33      	ldr	r3, [pc, #204]	; (402c64 <main+0x20c>)
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402b98:	4c33      	ldr	r4, [pc, #204]	; (402c68 <main+0x210>)
  402b9a:	1acb      	subs	r3, r1, r3
  402b9c:	9306      	str	r3, [sp, #24]
  402b9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  402ba0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  402ba2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
	uint32_t harmony_steps[] = {2, 2, 1}; // third, fifth, sixth
  402ba6:	340c      	adds	r4, #12
  402ba8:	ab0c      	add	r3, sp, #48	; 0x30
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402baa:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	uint32_t harmony_steps[] = {2, 2, 1}; // third, fifth, sixth
  402bae:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
  402bb2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	/*************** Application code variables end ***************/
	
	while(1)
	{
		if (dataReceived)
  402bb6:	4b2d      	ldr	r3, [pc, #180]	; (402c6c <main+0x214>)
  402bb8:	781b      	ldrb	r3, [r3, #0]
  402bba:	2b00      	cmp	r3, #0
  402bbc:	d0fb      	beq.n	402bb6 <main+0x15e>
		{	
			dataReceived = false; 
  402bbe:	4a2b      	ldr	r2, [pc, #172]	; (402c6c <main+0x214>)
  402bc0:	2300      	movs	r3, #0
			
			// get pitch 
			inputPitch = computeWaveletPitch(processBuffer);
  402bc2:	482b      	ldr	r0, [pc, #172]	; (402c70 <main+0x218>)
	uint32_t hi = 127;
  402bc4:	257f      	movs	r5, #127	; 0x7f
			dataReceived = false; 
  402bc6:	7013      	strb	r3, [r2, #0]
			inputPitch = computeWaveletPitch(processBuffer);
  402bc8:	4b2a      	ldr	r3, [pc, #168]	; (402c74 <main+0x21c>)
  402bca:	4798      	blx	r3
			if (inputPitch < MINIMUM_PITCH) 
				inputPitch = MINIMUM_PITCH; 
			oneOverInputPitch = 1.0f / inputPitch;
  402bcc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  402bd0:	ee07 0a90 	vmov	s15, r0
  402bd4:	eddf 8a28 	vldr	s17, [pc, #160]	; 402c78 <main+0x220>
  402bd8:	eddf 6a28 	vldr	s13, [pc, #160]	; 402c7c <main+0x224>
	uint32_t lo = 12; // lowest at C0
  402bdc:	220c      	movs	r2, #12
  402bde:	fe87 8aaa 	vmaxnm.f32	s16, s15, s21
			oneOverInputPitch = 1.0f / inputPitch;
  402be2:	ee87 9a08 	vdiv.f32	s18, s14, s16
  402be6:	eddf 7a26 	vldr	s15, [pc, #152]	; 402c80 <main+0x228>
		mid = (hi + lo) >> 1;
  402bea:	1953      	adds	r3, r2, r5
  402bec:	085b      	lsrs	r3, r3, #1
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402bee:	ee37 7ac8 	vsub.f32	s14, s15, s16
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402bf2:	ee76 7ac8 	vsub.f32	s15, s13, s16
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402bf6:	1c59      	adds	r1, r3, #1
  402bf8:	eeb0 7ac7 	vabs.f32	s14, s14
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402bfc:	eef0 7ae7 	vabs.f32	s15, s15
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c00:	eebc 7ac7 	vcvt.u32.f32	s14, s14
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		if (d2 <= d1)
  402c08:	ee17 0a10 	vmov	r0, s14
  402c0c:	ee17 4a90 	vmov	r4, s15
  402c10:	42a0      	cmp	r0, r4
  402c12:	d958      	bls.n	402cc6 <main+0x26e>
  402c14:	e3ea      	b.n	4033ec <main+0x994>
  402c16:	bf00      	nop
  402c18:	004016d9 	.word	0x004016d9
  402c1c:	00401655 	.word	0x00401655
  402c20:	42c80000 	.word	0x42c80000
  402c24:	00401749 	.word	0x00401749
  402c28:	00400361 	.word	0x00400361
  402c2c:	00400d19 	.word	0x00400d19
  402c30:	00402221 	.word	0x00402221
  402c34:	08f0d180 	.word	0x08f0d180
  402c38:	40028000 	.word	0x40028000
  402c3c:	004015b5 	.word	0x004015b5
  402c40:	0040165d 	.word	0x0040165d
  402c44:	00401665 	.word	0x00401665
  402c48:	e000e100 	.word	0xe000e100
  402c4c:	0040166d 	.word	0x0040166d
  402c50:	00403859 	.word	0x00403859
  402c54:	2044a818 	.word	0x2044a818
  402c58:	bf800000 	.word	0xbf800000
  402c5c:	20434000 	.word	0x20434000
  402c60:	20420000 	.word	0x20420000
  402c64:	20444000 	.word	0x20444000
  402c68:	004075f8 	.word	0x004075f8
  402c6c:	2040401c 	.word	0x2040401c
  402c70:	20446800 	.word	0x20446800
  402c74:	004005b9 	.word	0x004005b9
  402c78:	4643ff66 	.word	0x4643ff66
  402c7c:	43dc0000 	.word	0x43dc0000
  402c80:	43e914fe 	.word	0x43e914fe
  402c84:	20400014 	.word	0x20400014
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c88:	1c58      	adds	r0, r3, #1
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c8a:	4acb      	ldr	r2, [pc, #812]	; (402fb8 <main+0x560>)
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c8c:	4cca      	ldr	r4, [pc, #808]	; (402fb8 <main+0x560>)
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c8e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c92:	eb04 0480 	add.w	r4, r4, r0, lsl #2
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c96:	edd2 6a00 	vldr	s13, [r2]
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c9a:	edd4 7a00 	vldr	s15, [r4]
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c9e:	ee36 7ac8 	vsub.f32	s14, s13, s16
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402ca2:	ee77 7ac8 	vsub.f32	s15, s15, s16
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402ca6:	eeb0 7ac7 	vabs.f32	s14, s14
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402caa:	eef0 7ae7 	vabs.f32	s15, s15
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402cae:	eebc 7ac7 	vcvt.u32.f32	s14, s14
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402cb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		if (d2 <= d1)
  402cb6:	ee17 2a10 	vmov	r2, s14
  402cba:	ee17 4a90 	vmov	r4, s15
  402cbe:	42a2      	cmp	r2, r4
  402cc0:	f0c0 8395 	bcc.w	4033ee <main+0x996>
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402cc4:	4601      	mov	r1, r0
		mid = (hi + lo) >> 1;
  402cc6:	194b      	adds	r3, r1, r5
	while (lo < hi)
  402cc8:	42a9      	cmp	r1, r5
		mid = (hi + lo) >> 1;
  402cca:	ea4f 0353 	mov.w	r3, r3, lsr #1
	while (lo < hi)
  402cce:	d3db      	bcc.n	402c88 <main+0x230>
			get_frequency_from_all(inputPitch, &closest_note_freq, &closest_note_number);
				
			// find number of semitones from root 
			float scale_pitch = closest_note_freq;
			uint32_t shifted_note_number = closest_note_number; 
			while (shifted_note_number < key_root)
  402cd0:	4bba      	ldr	r3, [pc, #744]	; (402fbc <main+0x564>)
  402cd2:	462c      	mov	r4, r5
  402cd4:	681b      	ldr	r3, [r3, #0]
  402cd6:	42ab      	cmp	r3, r5
  402cd8:	d904      	bls.n	402ce4 <main+0x28c>
  402cda:	4bb8      	ldr	r3, [pc, #736]	; (402fbc <main+0x564>)
				shifted_note_number += 12; 
  402cdc:	340c      	adds	r4, #12
			while (shifted_note_number < key_root)
  402cde:	681b      	ldr	r3, [r3, #0]
  402ce0:	42a3      	cmp	r3, r4
  402ce2:	d8fa      	bhi.n	402cda <main+0x282>
			uint32_t number_of_semitones_from_root = shifted_note_number - key_root;
  402ce4:	4bb5      	ldr	r3, [pc, #724]	; (402fbc <main+0x564>)
  402ce6:	681b      	ldr	r3, [r3, #0]
  402ce8:	1ae4      	subs	r4, r4, r3
			while(number_of_semitones_from_root > 12)
  402cea:	2c0c      	cmp	r4, #12
  402cec:	d902      	bls.n	402cf4 <main+0x29c>
				number_of_semitones_from_root -= 12;
  402cee:	3c0c      	subs	r4, #12
			while(number_of_semitones_from_root > 12)
  402cf0:	2c0c      	cmp	r4, #12
  402cf2:	d8fc      	bhi.n	402cee <main+0x296>
						
			// adjust for pitch outside of major scale 		
			if (number_of_semitones_from_root == 1 || number_of_semitones_from_root == 4 ||
  402cf4:	1e62      	subs	r2, r4, #1
  402cf6:	2a09      	cmp	r2, #9
  402cf8:	f200 84c3 	bhi.w	403682 <main+0xc2a>
  402cfc:	f240 23a9 	movw	r3, #681	; 0x2a9
  402d00:	40d3      	lsrs	r3, r2
  402d02:	07db      	lsls	r3, r3, #31
  402d04:	f140 84bd 	bpl.w	403682 <main+0xc2a>
			number_of_semitones_from_root == 6 || number_of_semitones_from_root == 8 || number_of_semitones_from_root == 10 )
			{
				number_of_semitones_from_root +=1;
				scale_pitch = midi_note_frequencies[closest_note_number + 1];
  402d08:	4bab      	ldr	r3, [pc, #684]	; (402fb8 <main+0x560>)
				number_of_semitones_from_root +=1;
  402d0a:	3401      	adds	r4, #1
				scale_pitch = midi_note_frequencies[closest_note_number + 1];
  402d0c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  402d10:	edd3 9a01 	vldr	s19, [r3, #4]
			// find index in scale where the pitch lies 
			uint32_t interval_idx = 0;
			uint32_t scale_step = 0;
			for (i = 0; i < 7; i++)
			{
				scale_step += major[i];
  402d14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
				if (number_of_semitones_from_root == scale_step)
  402d16:	429c      	cmp	r4, r3
  402d18:	f000 84b9 	beq.w	40368e <main+0xc36>
				scale_step += major[i];
  402d1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402d1e:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d20:	429c      	cmp	r4, r3
  402d22:	f000 855b 	beq.w	4037dc <main+0xd84>
				scale_step += major[i];
  402d26:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402d28:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d2a:	429c      	cmp	r4, r3
  402d2c:	f000 855c 	beq.w	4037e8 <main+0xd90>
				scale_step += major[i];
  402d30:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402d32:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d34:	429c      	cmp	r4, r3
  402d36:	f000 8554 	beq.w	4037e2 <main+0xd8a>
				scale_step += major[i];
  402d3a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402d3c:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d3e:	429c      	cmp	r4, r3
  402d40:	f000 8555 	beq.w	4037ee <main+0xd96>
				scale_step += major[i];
  402d44:	9a14      	ldr	r2, [sp, #80]	; 0x50
  402d46:	4413      	add	r3, r2
			uint32_t interval_idx = 0;
  402d48:	429c      	cmp	r4, r3
  402d4a:	bf0c      	ite	eq
  402d4c:	2406      	moveq	r4, #6
  402d4e:	2400      	movne	r4, #0
				}
			}
			
			// auto tune or regular voice 
			bool *autotune = (bool *)&chord_harmonies[8]; 
			if (*autotune)
  402d50:	4b9b      	ldr	r3, [pc, #620]	; (402fc0 <main+0x568>)
  402d52:	7a1a      	ldrb	r2, [r3, #8]
				desired_pitch = scale_pitch;
			else 
				desired_pitch = inputPitch;
				
			if (pitch_bend < 56 || pitch_bend > 72) 
  402d54:	4b9b      	ldr	r3, [pc, #620]	; (402fc4 <main+0x56c>)
				desired_pitch = scale_pitch;
  402d56:	2a00      	cmp	r2, #0
			if (pitch_bend < 56 || pitch_bend > 72) 
  402d58:	681b      	ldr	r3, [r3, #0]
				desired_pitch = scale_pitch;
  402d5a:	bf14      	ite	ne
  402d5c:	eef0 7a69 	vmovne.f32	s15, s19
  402d60:	eef0 7a48 	vmoveq.f32	s15, s16
			if (pitch_bend < 56 || pitch_bend > 72) 
  402d64:	2b37      	cmp	r3, #55	; 0x37
  402d66:	d903      	bls.n	402d70 <main+0x318>
  402d68:	4b96      	ldr	r3, [pc, #600]	; (402fc4 <main+0x56c>)
  402d6a:	681b      	ldr	r3, [r3, #0]
  402d6c:	2b48      	cmp	r3, #72	; 0x48
  402d6e:	d91e      	bls.n	402dae <main+0x356>
				bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402d70:	4b94      	ldr	r3, [pc, #592]	; (402fc4 <main+0x56c>)
  402d72:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402d74:	2b7f      	cmp	r3, #127	; 0x7f
  402d76:	d81a      	bhi.n	402dae <main+0x356>
	if (pitch_bend > 64)
  402d78:	4b92      	ldr	r3, [pc, #584]	; (402fc4 <main+0x56c>)
  402d7a:	681b      	ldr	r3, [r3, #0]
  402d7c:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402d7e:	4b91      	ldr	r3, [pc, #580]	; (402fc4 <main+0x56c>)
  402d80:	edd3 6a00 	vldr	s13, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402d84:	4b8c      	ldr	r3, [pc, #560]	; (402fb8 <main+0x560>)
  402d86:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  402d8a:	f200 84cb 	bhi.w	403724 <main+0xccc>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402d8e:	eef8 6a66 	vcvt.f32.u32	s13, s13
  402d92:	ed9f 6a8d 	vldr	s12, [pc, #564]	; 402fc8 <main+0x570>
  402d96:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 402fcc <main+0x574>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402d9a:	ed53 5a02 	vldr	s11, [r3, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402d9e:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402da2:	ee38 6ae5 	vsub.f32	s12, s17, s11
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402da6:	ee26 7a87 	vmul.f32	s14, s13, s14
  402daa:	eee7 7a06 	vfma.f32	s15, s14, s12
				
			harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402dae:	ee77 7ac8 	vsub.f32	s15, s15, s16
			num_of_shifts = 1;  
			
			// calculate power 
			arm_power_f32(processBuffer, WIN_SIZE>>2, &power);
  402db2:	aa0b      	add	r2, sp, #44	; 0x2c
			harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402db4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
			arm_power_f32(processBuffer, WIN_SIZE>>2, &power);
  402db8:	f44f 7180 	mov.w	r1, #256	; 0x100
  402dbc:	4884      	ldr	r0, [pc, #528]	; (402fd0 <main+0x578>)
  402dbe:	4b85      	ldr	r3, [pc, #532]	; (402fd4 <main+0x57c>)
			harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402dc0:	eea9 7a27 	vfma.f32	s14, s18, s15
  402dc4:	ed8d 7a26 	vstr	s14, [sp, #152]	; 0x98
			arm_power_f32(processBuffer, WIN_SIZE>>2, &power);
  402dc8:	4798      	blx	r3
		
			// determine whether you should add any harmonies 
			if (inputPitch > MINIMUM_PITCH && power > POWER_THRESHOLD)
  402dca:	eeb4 8aea 	vcmpe.f32	s16, s21
  402dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402dd2:	f340 831e 	ble.w	403412 <main+0x9ba>
  402dd6:	eddf 7a80 	vldr	s15, [pc, #512]	; 402fd8 <main+0x580>
  402dda:	ed9d 7a0b 	vldr	s14, [sp, #44]	; 0x2c
  402dde:	eeb4 7ae7 	vcmpe.f32	s14, s15
  402de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402de6:	f340 8314 	ble.w	403412 <main+0x9ba>
				// chord harmonies 
				uint32_t chord_idx = 0;	
				uint32_t saved_interval_idx = interval_idx; 	
				
				// octave down
				if(chord_harmonies[chord_idx] == true)
  402dea:	4b75      	ldr	r3, [pc, #468]	; (402fc0 <main+0x568>)
  402dec:	781b      	ldrb	r3, [r3, #0]
  402dee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  402df2:	2b00      	cmp	r3, #0
  402df4:	f000 84af 	beq.w	403756 <main+0xcfe>
				{
					if (*autotune)
  402df8:	4b71      	ldr	r3, [pc, #452]	; (402fc0 <main+0x568>)
						desired_pitch = scale_pitch*powerf(1.059463094359f, -12);
  402dfa:	eddf 7a78 	vldr	s15, [pc, #480]	; 402fdc <main+0x584>
					if (*autotune)
  402dfe:	7a1b      	ldrb	r3, [r3, #8]
  402e00:	2b00      	cmp	r3, #0
  402e02:	f040 84c3 	bne.w	40378c <main+0xd34>
					else
						desired_pitch = closest_note_freq*powerf(1.059463094359f, -12);
  402e06:	ee68 7aa7 	vmul.f32	s15, s17, s15
					if (pitch_bend < 56 || pitch_bend > 72)
  402e0a:	4b6e      	ldr	r3, [pc, #440]	; (402fc4 <main+0x56c>)
  402e0c:	681b      	ldr	r3, [r3, #0]
  402e0e:	2b37      	cmp	r3, #55	; 0x37
  402e10:	d903      	bls.n	402e1a <main+0x3c2>
  402e12:	4b6c      	ldr	r3, [pc, #432]	; (402fc4 <main+0x56c>)
  402e14:	681b      	ldr	r3, [r3, #0]
  402e16:	2b48      	cmp	r3, #72	; 0x48
  402e18:	d91e      	bls.n	402e58 <main+0x400>
					bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402e1a:	4b6a      	ldr	r3, [pc, #424]	; (402fc4 <main+0x56c>)
  402e1c:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402e1e:	2b7f      	cmp	r3, #127	; 0x7f
  402e20:	d81a      	bhi.n	402e58 <main+0x400>
	if (pitch_bend > 64)
  402e22:	4b68      	ldr	r3, [pc, #416]	; (402fc4 <main+0x56c>)
  402e24:	681b      	ldr	r3, [r3, #0]
  402e26:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402e28:	4b66      	ldr	r3, [pc, #408]	; (402fc4 <main+0x56c>)
  402e2a:	edd3 6a00 	vldr	s13, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402e2e:	4b62      	ldr	r3, [pc, #392]	; (402fb8 <main+0x560>)
  402e30:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  402e34:	f200 84fe 	bhi.w	403834 <main+0xddc>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e38:	eef8 6a66 	vcvt.f32.u32	s13, s13
  402e3c:	ed9f 6a62 	vldr	s12, [pc, #392]	; 402fc8 <main+0x570>
  402e40:	ed9f 7a62 	vldr	s14, [pc, #392]	; 402fcc <main+0x574>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e44:	ed53 5a02 	vldr	s11, [r3, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e48:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e4c:	ee38 6ae5 	vsub.f32	s12, s17, s11
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e50:	ee26 7a87 	vmul.f32	s14, s13, s14
  402e54:	eee7 7a06 	vfma.f32	s15, s14, s12
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
					chord_freqs[chord_idx].active = true;
					chord_freqs[chord_idx].freq = desired_pitch;
  402e5c:	edcd 7a16 	vstr	s15, [sp, #88]	; 0x58
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e60:	ee77 6ac8 	vsub.f32	s13, s15, s16
					chord_freqs[chord_idx].active = true;
  402e64:	2301      	movs	r3, #1
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e66:	eef0 7a47 	vmov.f32	s15, s14
					chord_freqs[chord_idx].active = true;
  402e6a:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e6e:	2302      	movs	r3, #2
  402e70:	eee9 7a26 	vfma.f32	s15, s18, s13
  402e74:	9302      	str	r3, [sp, #8]
  402e76:	edcd 7a27 	vstr	s15, [sp, #156]	; 0x9c
  402e7a:	a90c      	add	r1, sp, #48	; 0x30
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402e7c:	1cab      	adds	r3, r5, #2
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e7e:	1eaa      	subs	r2, r5, #2
  402e80:	f10d 0858 	add.w	r8, sp, #88	; 0x58
  402e84:	9103      	str	r1, [sp, #12]
			num_of_shifts = 1;  
  402e86:	f06f 000b 	mvn.w	r0, #11
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e8a:	494b      	ldr	r1, [pc, #300]	; (402fb8 <main+0x560>)
			num_of_shifts = 1;  
  402e8c:	46c4      	mov	ip, r8
  402e8e:	9405      	str	r4, [sp, #20]
  402e90:	f04f 0e01 	mov.w	lr, #1
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402e94:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  402e98:	f8cd 801c 	str.w	r8, [sp, #28]
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e9c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
			num_of_shifts = 1;  
  402ea0:	4621      	mov	r1, r4
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402ea2:	9309      	str	r3, [sp, #36]	; 0x24
			num_of_shifts = 1;  
  402ea4:	ab0c      	add	r3, sp, #48	; 0x30
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402ea6:	9208      	str	r2, [sp, #32]
  402ea8:	461e      	mov	r6, r3
				// low harmonies 
				int32_t steps_to_harmony = -12;
				for (i = 0; i < 3; i++, chord_idx++)
				{
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
						steps_to_harmony += major[interval_idx % 7];
  402eaa:	4f4d      	ldr	r7, [pc, #308]	; (402fe0 <main+0x588>)
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402eac:	eddf 4a46 	vldr	s9, [pc, #280]	; 402fc8 <main+0x570>
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402eb0:	f856 4b04 	ldr.w	r4, [r6], #4
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402eb4:	ed9f 5a45 	vldr	s10, [pc, #276]	; 402fcc <main+0x574>
  402eb8:	f8dd 8008 	ldr.w	r8, [sp, #8]
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ebc:	2c00      	cmp	r4, #0
  402ebe:	d071      	beq.n	402fa4 <main+0x54c>
  402ec0:	440c      	add	r4, r1
						steps_to_harmony += major[interval_idx % 7];
  402ec2:	fba7 2301 	umull	r2, r3, r7, r1
  402ec6:	1aca      	subs	r2, r1, r3
  402ec8:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  402ecc:	aa3a      	add	r2, sp, #232	; 0xe8
  402ece:	089b      	lsrs	r3, r3, #2
  402ed0:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  402ed4:	1acb      	subs	r3, r1, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ed6:	3101      	adds	r1, #1
						steps_to_harmony += major[interval_idx % 7];
  402ed8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402edc:	42a1      	cmp	r1, r4
						steps_to_harmony += major[interval_idx % 7];
  402ede:	f853 3cac 	ldr.w	r3, [r3, #-172]
  402ee2:	4418      	add	r0, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ee4:	d1ed      	bne.n	402ec2 <main+0x46a>
					if(chord_harmonies[chord_idx] == true)
  402ee6:	4b36      	ldr	r3, [pc, #216]	; (402fc0 <main+0x568>)
  402ee8:	f813 300e 	ldrb.w	r3, [r3, lr]
  402eec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  402ef0:	2b00      	cmp	r3, #0
  402ef2:	d079      	beq.n	402fe8 <main+0x590>
	uint32_t exp_abs = Abs(exponent);
  402ef4:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
	while (exp_abs)
  402ef8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	uint32_t exp_abs = Abs(exponent);
  402efc:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
	while (exp_abs)
  402f00:	b140      	cbz	r0, 402f14 <main+0x4bc>
		result *= base;
  402f02:	ed9f 7a38 	vldr	s14, [pc, #224]	; 402fe4 <main+0x58c>
	while (exp_abs)
  402f06:	3b01      	subs	r3, #1
		result *= base;
  402f08:	ee67 7a87 	vmul.f32	s15, s15, s14
	while (exp_abs)
  402f0c:	d1fb      	bne.n	402f06 <main+0x4ae>
	if (exponent < 0)
  402f0e:	2800      	cmp	r0, #0
  402f10:	f2c0 8427 	blt.w	403762 <main+0xd0a>
					{
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
						if (pitch_bend < 56 || pitch_bend > 72)
  402f14:	4b2b      	ldr	r3, [pc, #172]	; (402fc4 <main+0x56c>)
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
  402f16:	ee69 7aa7 	vmul.f32	s15, s19, s15
						if (pitch_bend < 56 || pitch_bend > 72)
  402f1a:	681b      	ldr	r3, [r3, #0]
  402f1c:	2b37      	cmp	r3, #55	; 0x37
  402f1e:	d903      	bls.n	402f28 <main+0x4d0>
  402f20:	4b28      	ldr	r3, [pc, #160]	; (402fc4 <main+0x56c>)
  402f22:	681b      	ldr	r3, [r3, #0]
  402f24:	2b48      	cmp	r3, #72	; 0x48
  402f26:	d91d      	bls.n	402f64 <main+0x50c>
							bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402f28:	4b26      	ldr	r3, [pc, #152]	; (402fc4 <main+0x56c>)
  402f2a:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402f2c:	2b7f      	cmp	r3, #127	; 0x7f
  402f2e:	d819      	bhi.n	402f64 <main+0x50c>
	if (pitch_bend > 64)
  402f30:	4b24      	ldr	r3, [pc, #144]	; (402fc4 <main+0x56c>)
  402f32:	681b      	ldr	r3, [r3, #0]
  402f34:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402f36:	4b23      	ldr	r3, [pc, #140]	; (402fc4 <main+0x56c>)
  402f38:	ed93 7a00 	vldr	s14, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402f3c:	4b1e      	ldr	r3, [pc, #120]	; (402fb8 <main+0x560>)
  402f3e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  402f42:	f200 8427 	bhi.w	403794 <main+0xd3c>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402f46:	eeb8 7a47 	vcvt.f32.u32	s14, s14
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402f4a:	9a08      	ldr	r2, [sp, #32]
  402f4c:	ed93 6a00 	vldr	s12, [r3]
  402f50:	edd2 6a00 	vldr	s13, [r2]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402f54:	ee37 7a64 	vsub.f32	s14, s14, s9
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402f58:	ee76 6a66 	vsub.f32	s13, s12, s13
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402f5c:	ee27 7a05 	vmul.f32	s14, s14, s10
  402f60:	eee6 7a87 	vfma.f32	s15, s13, s14
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f64:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
						chord_freqs[chord_idx].active = true;
						chord_freqs[chord_idx].freq = desired_pitch;
  402f68:	edcc 7a02 	vstr	s15, [ip, #8]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f6c:	ee77 6ac8 	vsub.f32	s13, s15, s16
  402f70:	ab3a      	add	r3, sp, #232	; 0xe8
				for (i = 0; i < 3; i++, chord_idx++)
  402f72:	f10e 0e01 	add.w	lr, lr, #1
						chord_freqs[chord_idx].active = true;
  402f76:	2201      	movs	r2, #1
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f78:	eef0 7a47 	vmov.f32	s15, s14
  402f7c:	eb03 0388 	add.w	r3, r3, r8, lsl #2
				for (i = 0; i < 3; i++, chord_idx++)
  402f80:	f1be 0f04 	cmp.w	lr, #4
						chord_freqs[chord_idx].active = true;
  402f84:	f88c 200c 	strb.w	r2, [ip, #12]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f88:	f108 0801 	add.w	r8, r8, #1
  402f8c:	f10c 0c08 	add.w	ip, ip, #8
  402f90:	eee9 7a26 	vfma.f32	s15, s18, s13
  402f94:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
				for (i = 0; i < 3; i++, chord_idx++)
  402f98:	d02f      	beq.n	402ffa <main+0x5a2>
  402f9a:	4621      	mov	r1, r4
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402f9c:	f856 4b04 	ldr.w	r4, [r6], #4
  402fa0:	2c00      	cmp	r4, #0
  402fa2:	d18d      	bne.n	402ec0 <main+0x468>
					if(chord_harmonies[chord_idx] == true)
  402fa4:	4b06      	ldr	r3, [pc, #24]	; (402fc0 <main+0x568>)
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402fa6:	460c      	mov	r4, r1
					if(chord_harmonies[chord_idx] == true)
  402fa8:	f813 300e 	ldrb.w	r3, [r3, lr]
  402fac:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  402fb0:	2b00      	cmp	r3, #0
  402fb2:	d19f      	bne.n	402ef4 <main+0x49c>
  402fb4:	e018      	b.n	402fe8 <main+0x590>
  402fb6:	bf00      	nop
  402fb8:	00407620 	.word	0x00407620
  402fbc:	20400040 	.word	0x20400040
  402fc0:	2041c114 	.word	0x2041c114
  402fc4:	20400048 	.word	0x20400048
  402fc8:	42800000 	.word	0x42800000
  402fcc:	3c800000 	.word	0x3c800000
  402fd0:	20446800 	.word	0x20446800
  402fd4:	004038dd 	.word	0x004038dd
  402fd8:	358637bd 	.word	0x358637bd
  402fdc:	3efffff5 	.word	0x3efffff5
  402fe0:	24924925 	.word	0x24924925
  402fe4:	3f879c7d 	.word	0x3f879c7d
				for (i = 0; i < 3; i++, chord_idx++)
  402fe8:	f10e 0e01 	add.w	lr, lr, #1
					} else chord_freqs[chord_idx].active = false;
  402fec:	f88c 200c 	strb.w	r2, [ip, #12]
  402ff0:	f10c 0c08 	add.w	ip, ip, #8
				for (i = 0; i < 3; i++, chord_idx++)
  402ff4:	f1be 0f04 	cmp.w	lr, #4
  402ff8:	d1cf      	bne.n	402f9a <main+0x542>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402ffa:	48cf      	ldr	r0, [pc, #828]	; (403338 <main+0x8e0>)
  402ffc:	1eaa      	subs	r2, r5, #2
  402ffe:	9c05      	ldr	r4, [sp, #20]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403000:	1cab      	adds	r3, r5, #2
  403002:	f8cd a014 	str.w	sl, [sp, #20]
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403006:	eb00 0782 	add.w	r7, r0, r2, lsl #2
  40300a:	f8dd a00c 	ldr.w	sl, [sp, #12]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40300e:	eb00 0c83 	add.w	ip, r0, r3, lsl #2
  403012:	f8cd 8008 	str.w	r8, [sp, #8]
  403016:	2100      	movs	r1, #0
				// high harmonies 
				steps_to_harmony = 0;
				interval_idx = saved_interval_idx;  	
				for (i = 0; i < 3; i++, chord_idx++)
				{
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403018:	f85a 0b04 	ldr.w	r0, [sl], #4
  40301c:	f8dd 801c 	ldr.w	r8, [sp, #28]
						steps_to_harmony += major[interval_idx % 7];
  403020:	4ec6      	ldr	r6, [pc, #792]	; (40333c <main+0x8e4>)
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403022:	eddf 4ac7 	vldr	s9, [pc, #796]	; 403340 <main+0x8e8>
  403026:	ed9f 5ac7 	vldr	s10, [pc, #796]	; 403344 <main+0x8ec>
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  40302a:	2800      	cmp	r0, #0
  40302c:	d072      	beq.n	403114 <main+0x6bc>
  40302e:	4420      	add	r0, r4
						steps_to_harmony += major[interval_idx % 7];
  403030:	fba6 2304 	umull	r2, r3, r6, r4
  403034:	1ae2      	subs	r2, r4, r3
  403036:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  40303a:	aa3a      	add	r2, sp, #232	; 0xe8
  40303c:	089b      	lsrs	r3, r3, #2
  40303e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  403042:	1ae3      	subs	r3, r4, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403044:	3401      	adds	r4, #1
						steps_to_harmony += major[interval_idx % 7];
  403046:	eb02 0383 	add.w	r3, r2, r3, lsl #2
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  40304a:	4284      	cmp	r4, r0
						steps_to_harmony += major[interval_idx % 7];
  40304c:	f853 3cac 	ldr.w	r3, [r3, #-172]
  403050:	4419      	add	r1, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403052:	d1ed      	bne.n	403030 <main+0x5d8>
					if(chord_harmonies[chord_idx] == true)
  403054:	4bbc      	ldr	r3, [pc, #752]	; (403348 <main+0x8f0>)
  403056:	f813 300e 	ldrb.w	r3, [r3, lr]
  40305a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  40305e:	2b00      	cmp	r3, #0
  403060:	d060      	beq.n	403124 <main+0x6cc>
	uint32_t exp_abs = Abs(exponent);
  403062:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
	while (exp_abs)
  403066:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	uint32_t exp_abs = Abs(exponent);
  40306a:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
	while (exp_abs)
  40306e:	b141      	cbz	r1, 403082 <main+0x62a>
		result *= base;
  403070:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 40334c <main+0x8f4>
	while (exp_abs)
  403074:	3b01      	subs	r3, #1
		result *= base;
  403076:	ee67 7a87 	vmul.f32	s15, s15, s14
	while (exp_abs)
  40307a:	d1fb      	bne.n	403074 <main+0x61c>
	if (exponent < 0)
  40307c:	2900      	cmp	r1, #0
  40307e:	f2c0 8376 	blt.w	40376e <main+0xd16>
					{
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
						if (pitch_bend < 56 || pitch_bend > 72)
  403082:	4bb3      	ldr	r3, [pc, #716]	; (403350 <main+0x8f8>)
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
  403084:	ee69 7aa7 	vmul.f32	s15, s19, s15
						if (pitch_bend < 56 || pitch_bend > 72)
  403088:	681b      	ldr	r3, [r3, #0]
  40308a:	2b37      	cmp	r3, #55	; 0x37
  40308c:	d903      	bls.n	403096 <main+0x63e>
  40308e:	4bb0      	ldr	r3, [pc, #704]	; (403350 <main+0x8f8>)
  403090:	681b      	ldr	r3, [r3, #0]
  403092:	2b48      	cmp	r3, #72	; 0x48
  403094:	d91c      	bls.n	4030d0 <main+0x678>
							bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  403096:	4bae      	ldr	r3, [pc, #696]	; (403350 <main+0x8f8>)
  403098:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  40309a:	2b7f      	cmp	r3, #127	; 0x7f
  40309c:	d818      	bhi.n	4030d0 <main+0x678>
	if (pitch_bend > 64)
  40309e:	4bac      	ldr	r3, [pc, #688]	; (403350 <main+0x8f8>)
  4030a0:	681b      	ldr	r3, [r3, #0]
  4030a2:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4030a4:	4baa      	ldr	r3, [pc, #680]	; (403350 <main+0x8f8>)
  4030a6:	ed93 7a00 	vldr	s14, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4030aa:	4ba3      	ldr	r3, [pc, #652]	; (403338 <main+0x8e0>)
  4030ac:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  4030b0:	f200 8383 	bhi.w	4037ba <main+0xd62>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4030b4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  4030b8:	edd7 6a00 	vldr	s13, [r7]
  4030bc:	ed93 6a00 	vldr	s12, [r3]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4030c0:	ee37 7a64 	vsub.f32	s14, s14, s9
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  4030c4:	ee76 6a66 	vsub.f32	s13, s12, s13
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4030c8:	ee27 7a05 	vmul.f32	s14, s14, s10
  4030cc:	eee7 7a26 	vfma.f32	s15, s14, s13
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030d0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
						chord_freqs[chord_idx].active = true;
						chord_freqs[chord_idx].freq = desired_pitch;
  4030d4:	edc8 7a08 	vstr	s15, [r8, #32]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030d8:	ee77 6ac8 	vsub.f32	s13, s15, s16
  4030dc:	9a02      	ldr	r2, [sp, #8]
  4030de:	ac3a      	add	r4, sp, #232	; 0xe8
				for (i = 0; i < 3; i++, chord_idx++)
  4030e0:	f10e 0e01 	add.w	lr, lr, #1
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030e4:	eef0 7a47 	vmov.f32	s15, s14
  4030e8:	f108 0808 	add.w	r8, r8, #8
  4030ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  4030f0:	3201      	adds	r2, #1
				for (i = 0; i < 3; i++, chord_idx++)
  4030f2:	f1be 0f07 	cmp.w	lr, #7
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030f6:	eee9 7a26 	vfma.f32	s15, s18, s13
  4030fa:	9202      	str	r2, [sp, #8]
						chord_freqs[chord_idx].active = true;
  4030fc:	f04f 0201 	mov.w	r2, #1
  403100:	f888 201c 	strb.w	r2, [r8, #28]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  403104:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
				for (i = 0; i < 3; i++, chord_idx++)
  403108:	d015      	beq.n	403136 <main+0x6de>
  40310a:	4604      	mov	r4, r0
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  40310c:	f85a 0b04 	ldr.w	r0, [sl], #4
  403110:	2800      	cmp	r0, #0
  403112:	d18c      	bne.n	40302e <main+0x5d6>
					if(chord_harmonies[chord_idx] == true)
  403114:	4b8c      	ldr	r3, [pc, #560]	; (403348 <main+0x8f0>)
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403116:	4620      	mov	r0, r4
					if(chord_harmonies[chord_idx] == true)
  403118:	f813 300e 	ldrb.w	r3, [r3, lr]
  40311c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  403120:	2b00      	cmp	r3, #0
  403122:	d19e      	bne.n	403062 <main+0x60a>
				for (i = 0; i < 3; i++, chord_idx++)
  403124:	f10e 0e01 	add.w	lr, lr, #1
					} else chord_freqs[chord_idx].active = false; 
  403128:	f888 2024 	strb.w	r2, [r8, #36]	; 0x24
  40312c:	f108 0808 	add.w	r8, r8, #8
				for (i = 0; i < 3; i++, chord_idx++)
  403130:	f1be 0f07 	cmp.w	lr, #7
  403134:	d1e9      	bne.n	40310a <main+0x6b2>
				}
				
				// octave up
				if(chord_harmonies[chord_idx] == true)
  403136:	4b84      	ldr	r3, [pc, #528]	; (403348 <main+0x8f0>)
  403138:	f8dd a014 	ldr.w	sl, [sp, #20]
  40313c:	79db      	ldrb	r3, [r3, #7]
  40313e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  403142:	2b00      	cmp	r3, #0
  403144:	f000 8300 	beq.w	403748 <main+0xcf0>
				{
					if (*autotune)
  403148:	4b7f      	ldr	r3, [pc, #508]	; (403348 <main+0x8f0>)
  40314a:	7a1b      	ldrb	r3, [r3, #8]
  40314c:	2b00      	cmp	r3, #0
  40314e:	f040 8313 	bne.w	403778 <main+0xd20>
						desired_pitch = scale_pitch*powerf(1.059463094359f, 12);
					else
						desired_pitch = closest_note_freq*powerf(1.059463094359f, 12);
  403152:	eddf 9a80 	vldr	s19, [pc, #512]	; 403354 <main+0x8fc>
  403156:	ee68 9aa9 	vmul.f32	s19, s17, s19
					if (pitch_bend < 56 || pitch_bend > 72)
  40315a:	4b7d      	ldr	r3, [pc, #500]	; (403350 <main+0x8f8>)
  40315c:	681b      	ldr	r3, [r3, #0]
  40315e:	2b37      	cmp	r3, #55	; 0x37
  403160:	d903      	bls.n	40316a <main+0x712>
  403162:	4b7b      	ldr	r3, [pc, #492]	; (403350 <main+0x8f8>)
  403164:	681b      	ldr	r3, [r3, #0]
  403166:	2b48      	cmp	r3, #72	; 0x48
  403168:	d920      	bls.n	4031ac <main+0x754>
						bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  40316a:	4b79      	ldr	r3, [pc, #484]	; (403350 <main+0x8f8>)
  40316c:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  40316e:	2b7f      	cmp	r3, #127	; 0x7f
  403170:	d81c      	bhi.n	4031ac <main+0x754>
	if (pitch_bend > 64)
  403172:	4b77      	ldr	r3, [pc, #476]	; (403350 <main+0x8f8>)
  403174:	681b      	ldr	r3, [r3, #0]
  403176:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403178:	4b75      	ldr	r3, [pc, #468]	; (403350 <main+0x8f8>)
  40317a:	ed93 7a00 	vldr	s14, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40317e:	4b6e      	ldr	r3, [pc, #440]	; (403338 <main+0x8e0>)
  403180:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  403184:	f200 8343 	bhi.w	40380e <main+0xdb6>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403188:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  40318c:	eddf 6a6c 	vldr	s13, [pc, #432]	; 403340 <main+0x8e8>
  403190:	eddf 7a6c 	vldr	s15, [pc, #432]	; 403344 <main+0x8ec>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403194:	edd3 5a00 	vldr	s11, [r3]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403198:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  40319c:	ed13 6a02 	vldr	s12, [r3, #-8]
  4031a0:	ee75 6ac6 	vsub.f32	s13, s11, s12
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4031a4:	ee67 7a27 	vmul.f32	s15, s14, s15
  4031a8:	eee6 9aa7 	vfma.f32	s19, s13, s15
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4031ac:	ee39 7ac8 	vsub.f32	s14, s19, s16
  4031b0:	9a02      	ldr	r2, [sp, #8]
  4031b2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  4031b6:	a93a      	add	r1, sp, #232	; 0xe8
  4031b8:	eeb0 3a69 	vmov.f32	s6, s19
  4031bc:	f102 0e01 	add.w	lr, r2, #1
  4031c0:	eb01 0382 	add.w	r3, r1, r2, lsl #2
					chord_freqs[chord_idx].active = true;
  4031c4:	2201      	movs	r2, #1
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4031c6:	eee9 7a07 	vfma.f32	s15, s18, s14
					chord_freqs[chord_idx].freq = desired_pitch;
  4031ca:	edcd 9a24 	vstr	s19, [sp, #144]	; 0x90
					chord_freqs[chord_idx].active = true;
  4031ce:	f88d 2094 	strb.w	r2, [sp, #148]	; 0x94
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4031d2:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
						{
							desired_pitch = harmony_list[i].freq;
							bool already_harmonized = false; 
							for (int k = 0; k < 8; k++)
							{
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  4031d6:	f89d 207c 	ldrb.w	r2, [sp, #124]	; 0x7c
								if (pitch_bend != 64)
									bend_pitch(&desired_pitch, harmony_list[i].idx, (uint32_t)pitch_bend);
							
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
							
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  4031da:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4031de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  4031e2:	f89d 605c 	ldrb.w	r6, [sp, #92]	; 0x5c
  4031e6:	9202      	str	r2, [sp, #8]
  4031e8:	2300      	movs	r3, #0
  4031ea:	f89d 2094 	ldrb.w	r2, [sp, #148]	; 0x94
  4031ee:	ed9d 4a16 	vldr	s8, [sp, #88]	; 0x58
  4031f2:	f89d 5064 	ldrb.w	r5, [sp, #100]	; 0x64
  4031f6:	eddd 4a18 	vldr	s9, [sp, #96]	; 0x60
  4031fa:	f89d 406c 	ldrb.w	r4, [sp, #108]	; 0x6c
  4031fe:	ed9d 5a1a 	vldr	s10, [sp, #104]	; 0x68
  403202:	f89d 7074 	ldrb.w	r7, [sp, #116]	; 0x74
  403206:	eddd 5a1c 	vldr	s11, [sp, #112]	; 0x70
  40320a:	eddd 1a1e 	vldr	s3, [sp, #120]	; 0x78
  40320e:	f89d c084 	ldrb.w	ip, [sp, #132]	; 0x84
  403212:	ed9d 2a20 	vldr	s4, [sp, #128]	; 0x80
  403216:	f89d 808c 	ldrb.w	r8, [sp, #140]	; 0x8c
  40321a:	eddd 2a22 	vldr	s5, [sp, #136]	; 0x88
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  40321e:	ed9f 6a4e 	vldr	s12, [pc, #312]	; 403358 <main+0x900>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403222:	ed9f 0a47 	vldr	s0, [pc, #284]	; 403340 <main+0x8e8>
  403226:	eddf 3a47 	vldr	s7, [pc, #284]	; 403344 <main+0x8ec>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40322a:	eddf 0a4c 	vldr	s1, [pc, #304]	; 40335c <main+0x904>
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  40322e:	9203      	str	r2, [sp, #12]
					if (harmony_list[i].active)
  403230:	0059      	lsls	r1, r3, #1
  403232:	484b      	ldr	r0, [pc, #300]	; (403360 <main+0x908>)
  403234:	18ca      	adds	r2, r1, r3
  403236:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  40323a:	7a10      	ldrb	r0, [r2, #8]
  40323c:	2800      	cmp	r0, #0
  40323e:	f000 80d0 	beq.w	4033e2 <main+0x98a>
						if (Abs(harmony_list[i].freq - closest_note_freq) > 1.0f) // don't harmonize input pitch twice
  403242:	edd2 7a00 	vldr	s15, [r2]
  403246:	ee77 7ae8 	vsub.f32	s15, s15, s17
  40324a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  40324e:	edd2 7a00 	vldr	s15, [r2]
  403252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403256:	bf4c      	ite	mi
  403258:	ee78 7ae7 	vsubmi.f32	s15, s17, s15
  40325c:	ee77 7ae8 	vsubpl.f32	s15, s15, s17
  403260:	eef4 7ac7 	vcmpe.f32	s15, s14
  403264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403268:	bfcc      	ite	gt
  40326a:	2201      	movgt	r2, #1
  40326c:	2200      	movle	r2, #0
  40326e:	2a00      	cmp	r2, #0
  403270:	f000 80b7 	beq.w	4033e2 <main+0x98a>
							desired_pitch = harmony_list[i].freq;
  403274:	18ca      	adds	r2, r1, r3
  403276:	483a      	ldr	r0, [pc, #232]	; (403360 <main+0x908>)
  403278:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  40327c:	edd2 7a00 	vldr	s15, [r2]
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  403280:	b14e      	cbz	r6, 403296 <main+0x83e>
  403282:	ee77 6ac4 	vsub.f32	s13, s15, s8
  403286:	eef0 6ae6 	vabs.f32	s13, s13
  40328a:	eef4 6ac7 	vcmpe.f32	s13, s14
  40328e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403292:	f100 80a6 	bmi.w	4033e2 <main+0x98a>
  403296:	b14d      	cbz	r5, 4032ac <main+0x854>
  403298:	ee77 6ae4 	vsub.f32	s13, s15, s9
  40329c:	eef0 6ae6 	vabs.f32	s13, s13
  4032a0:	eef4 6ac7 	vcmpe.f32	s13, s14
  4032a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032a8:	f100 809b 	bmi.w	4033e2 <main+0x98a>
  4032ac:	b14c      	cbz	r4, 4032c2 <main+0x86a>
  4032ae:	ee77 6ac5 	vsub.f32	s13, s15, s10
  4032b2:	eef0 6ae6 	vabs.f32	s13, s13
  4032b6:	eef4 6ac7 	vcmpe.f32	s13, s14
  4032ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032be:	f100 8090 	bmi.w	4033e2 <main+0x98a>
  4032c2:	b14f      	cbz	r7, 4032d8 <main+0x880>
  4032c4:	ee77 6ae5 	vsub.f32	s13, s15, s11
  4032c8:	eef0 6ae6 	vabs.f32	s13, s13
  4032cc:	eef4 6ac7 	vcmpe.f32	s13, s14
  4032d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032d4:	f100 8085 	bmi.w	4033e2 <main+0x98a>
  4032d8:	9a02      	ldr	r2, [sp, #8]
  4032da:	b142      	cbz	r2, 4032ee <main+0x896>
  4032dc:	ee77 6ae1 	vsub.f32	s13, s15, s3
  4032e0:	eef0 6ae6 	vabs.f32	s13, s13
  4032e4:	eef4 6ac7 	vcmpe.f32	s13, s14
  4032e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032ec:	d479      	bmi.n	4033e2 <main+0x98a>
  4032ee:	f1bc 0f00 	cmp.w	ip, #0
  4032f2:	d008      	beq.n	403306 <main+0x8ae>
  4032f4:	ee77 6ac2 	vsub.f32	s13, s15, s4
  4032f8:	eef0 6ae6 	vabs.f32	s13, s13
  4032fc:	eef4 6ac7 	vcmpe.f32	s13, s14
  403300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403304:	d46d      	bmi.n	4033e2 <main+0x98a>
  403306:	f1b8 0f00 	cmp.w	r8, #0
  40330a:	d008      	beq.n	40331e <main+0x8c6>
  40330c:	ee77 6ae2 	vsub.f32	s13, s15, s5
  403310:	eef0 6ae6 	vabs.f32	s13, s13
  403314:	eef4 6ac7 	vcmpe.f32	s13, s14
  403318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40331c:	d461      	bmi.n	4033e2 <main+0x98a>
  40331e:	9a03      	ldr	r2, [sp, #12]
  403320:	b302      	cbz	r2, 403364 <main+0x90c>
  403322:	ee77 6ac3 	vsub.f32	s13, s15, s6
  403326:	eef0 6ae6 	vabs.f32	s13, s13
  40332a:	eef4 6ac7 	vcmpe.f32	s13, s14
  40332e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403332:	d456      	bmi.n	4033e2 <main+0x98a>
  403334:	e016      	b.n	403364 <main+0x90c>
  403336:	bf00      	nop
  403338:	00407620 	.word	0x00407620
  40333c:	24924925 	.word	0x24924925
  403340:	42800000 	.word	0x42800000
  403344:	3c800000 	.word	0x3c800000
  403348:	2041c114 	.word	0x2041c114
  40334c:	3f879c7d 	.word	0x3f879c7d
  403350:	20400048 	.word	0x20400048
  403354:	40000005 	.word	0x40000005
  403358:	bf666666 	.word	0xbf666666
  40335c:	427c0000 	.word	0x427c0000
  403360:	2044a818 	.word	0x2044a818
								if (pitch_bend != 64)
  403364:	4acb      	ldr	r2, [pc, #812]	; (403694 <main+0xc3c>)
  403366:	6812      	ldr	r2, [r2, #0]
  403368:	2a40      	cmp	r2, #64	; 0x40
  40336a:	d023      	beq.n	4033b4 <main+0x95c>
									bend_pitch(&desired_pitch, harmony_list[i].idx, (uint32_t)pitch_bend);
  40336c:	18ca      	adds	r2, r1, r3
  40336e:	49ca      	ldr	r1, [pc, #808]	; (403698 <main+0xc40>)
  403370:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  403374:	49c7      	ldr	r1, [pc, #796]	; (403694 <main+0xc3c>)
  403376:	6852      	ldr	r2, [r2, #4]
  403378:	6809      	ldr	r1, [r1, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  40337a:	2a7f      	cmp	r2, #127	; 0x7f
  40337c:	d81a      	bhi.n	4033b4 <main+0x95c>
  40337e:	297f      	cmp	r1, #127	; 0x7f
  403380:	d818      	bhi.n	4033b4 <main+0x95c>
	if (pitch_bend > 64)
  403382:	49c4      	ldr	r1, [pc, #784]	; (403694 <main+0xc3c>)
  403384:	6809      	ldr	r1, [r1, #0]
  403386:	2940      	cmp	r1, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403388:	49c2      	ldr	r1, [pc, #776]	; (403694 <main+0xc3c>)
  40338a:	edd1 6a00 	vldr	s13, [r1]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40338e:	49c3      	ldr	r1, [pc, #780]	; (40369c <main+0xc44>)
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403390:	eef8 6a66 	vcvt.f32.u32	s13, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403394:	eb01 0182 	add.w	r1, r1, r2, lsl #2
	if (pitch_bend > 64)
  403398:	f200 822c 	bhi.w	4037f4 <main+0xd9c>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40339c:	ee76 6ac0 	vsub.f32	s13, s13, s0
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  4033a0:	ed91 aa00 	vldr	s20, [r1]
  4033a4:	ed51 9a02 	vldr	s19, [r1, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4033a8:	ee66 6aa3 	vmul.f32	s13, s13, s7
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  4033ac:	ee7a 9a69 	vsub.f32	s19, s20, s19
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4033b0:	eee9 7aa6 	vfma.f32	s15, s19, s13
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4033b4:	ee77 7ac8 	vsub.f32	s15, s15, s16
  4033b8:	ee67 7a89 	vmul.f32	s15, s15, s18
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  4033bc:	eef4 7a46 	vcmp.f32	s15, s12
  4033c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4033c4:	dd0d      	ble.n	4033e2 <main+0x98a>
  4033c6:	eef4 7a41 	vcmp.f32	s15, s2
  4033ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4033ce:	d508      	bpl.n	4033e2 <main+0x98a>
									harmony_shifts[num_of_shifts++] = pitch_shift;
  4033d0:	aa3a      	add	r2, sp, #232	; 0xe8
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4033d2:	ee77 7a87 	vadd.f32	s15, s15, s14
									harmony_shifts[num_of_shifts++] = pitch_shift;
  4033d6:	eb02 028e 	add.w	r2, r2, lr, lsl #2
  4033da:	f10e 0e01 	add.w	lr, lr, #1
  4033de:	ed42 7a14 	vstr	s15, [r2, #-80]	; 0xffffffb0
				for (i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4033e2:	3301      	adds	r3, #1
  4033e4:	2b0a      	cmp	r3, #10
  4033e6:	f47f af23 	bne.w	403230 <main+0x7d8>
  4033ea:	e014      	b.n	403416 <main+0x9be>
		if (d2 <= d1)
  4033ec:	4611      	mov	r1, r2
	while (lo < hi)
  4033ee:	4299      	cmp	r1, r3
  4033f0:	f080 81c7 	bcs.w	403782 <main+0xd2a>
  4033f4:	18c8      	adds	r0, r1, r3
  4033f6:	461d      	mov	r5, r3
  4033f8:	460a      	mov	r2, r1
  4033fa:	49a8      	ldr	r1, [pc, #672]	; (40369c <main+0xc44>)
  4033fc:	0843      	lsrs	r3, r0, #1
  4033fe:	eef0 8a66 	vmov.f32	s17, s13
  403402:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  403406:	edd1 7a01 	vldr	s15, [r1, #4]
  40340a:	edd1 6a00 	vldr	s13, [r1]
  40340e:	f7ff bbec 	b.w	402bea <main+0x192>
			num_of_shifts = 1;  
  403412:	f04f 0e01 	mov.w	lr, #1
						}
					}
				}
			} 
			
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  403416:	a93a      	add	r1, sp, #232	; 0xe8
			
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  403418:	4ba1      	ldr	r3, [pc, #644]	; (4036a0 <main+0xc48>)
  40341a:	4aa2      	ldr	r2, [pc, #648]	; (4036a4 <main+0xc4c>)
  40341c:	681b      	ldr	r3, [r3, #0]
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  40341e:	eb01 048e 	add.w	r4, r1, lr, lsl #2
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  403422:	6812      	ldr	r2, [r2, #0]
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  403424:	48a0      	ldr	r0, [pc, #640]	; (4036a8 <main+0xc50>)
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  403426:	49a1      	ldr	r1, [pc, #644]	; (4036ac <main+0xc54>)
  403428:	9300      	str	r3, [sp, #0]
  40342a:	ab26      	add	r3, sp, #152	; 0x98
  40342c:	9201      	str	r2, [sp, #4]
  40342e:	ee18 2a10 	vmov	r2, s16
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  403432:	f844 0c50 	str.w	r0, [r4, #-80]
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  403436:	460d      	mov	r5, r1
  403438:	489d      	ldr	r0, [pc, #628]	; (4036b0 <main+0xc58>)
  40343a:	4c9e      	ldr	r4, [pc, #632]	; (4036b4 <main+0xc5c>)
  40343c:	47a0      	blx	r4
  40343e:	4652      	mov	r2, sl
			
			// save dry audio 
			for (i = 0; i < WIN_SIZE; i++)
			{
				dry_circ_buffer[circ_buf_idx++ & CIRC_MASK] = out_buffer[i];
  403440:	f3c2 030d 	ubfx	r3, r2, #0, #14
  403444:	f855 1b04 	ldr.w	r1, [r5], #4
  403448:	3201      	adds	r2, #1
  40344a:	eb09 0383 	add.w	r3, r9, r3, lsl #2
  40344e:	6019      	str	r1, [r3, #0]
			for (i = 0; i < WIN_SIZE; i++)
  403450:	4b99      	ldr	r3, [pc, #612]	; (4036b8 <main+0xc60>)
  403452:	42ab      	cmp	r3, r5
  403454:	d1f4      	bne.n	403440 <main+0x9e8>
			}
			
			// Add audio effects 
			uint32_t curr_idx = circ_buf_idx - (uint32_t)WIN_SIZE;
			// chorus params 
			float n_freq = chorus_speed / SAMPLE_RATE; 
  403456:	4b99      	ldr	r3, [pc, #612]	; (4036bc <main+0xc64>)
			uint32_t num_samples_in_period = 1 / n_freq; 
  403458:	eddf 8a99 	vldr	s17, [pc, #612]	; 4036c0 <main+0xc68>
			float n_freq = chorus_speed / SAMPLE_RATE; 
  40345c:	edd3 7a00 	vldr	s15, [r3]
  403460:	f50a 6380 	add.w	r3, sl, #1024	; 0x400
  403464:	ed9f 8a97 	vldr	s16, [pc, #604]	; 4036c4 <main+0xc6c>
			uint32_t num_samples_in_period = 1 / n_freq; 
  403468:	ee88 7aa7 	vdiv.f32	s14, s17, s15
  40346c:	9505      	str	r5, [sp, #20]
  40346e:	4c8f      	ldr	r4, [pc, #572]	; (4036ac <main+0xc54>)
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
			{				
				out_buffer[i] = (1.0f - 0.5*(delay_volume + 0.5f*(chorus_volume + reverb_volume))) * out_buffer[i]; 
						
				// chorus
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  403470:	ed9f aa95 	vldr	s20, [pc, #596]	; 4036c8 <main+0xc70>
  403474:	eddf 9a95 	vldr	s19, [pc, #596]	; 4036cc <main+0xc74>
				if (sin_cnt == num_samples_in_period)
					sin_cnt = 0;
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403478:	ed9f 9a95 	vldr	s18, [pc, #596]	; 4036d0 <main+0xc78>
  40347c:	ee27 8a88 	vmul.f32	s16, s15, s16
			uint32_t num_samples_in_period = 1 / n_freq; 
  403480:	9d04      	ldr	r5, [sp, #16]
  403482:	9303      	str	r3, [sp, #12]
  403484:	eefc 7ac7 	vcvt.u32.f32	s15, s14
  403488:	edcd 7a02 	vstr	s15, [sp, #8]
				out_buffer[i] = (1.0f - 0.5*(delay_volume + 0.5f*(chorus_volume + reverb_volume))) * out_buffer[i]; 
  40348c:	4b91      	ldr	r3, [pc, #580]	; (4036d4 <main+0xc7c>)
  40348e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
  403492:	4e91      	ldr	r6, [pc, #580]	; (4036d8 <main+0xc80>)
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  403494:	f105 0801 	add.w	r8, r5, #1
				out_buffer[i] = (1.0f - 0.5*(delay_volume + 0.5f*(chorus_volume + reverb_volume))) * out_buffer[i]; 
  403498:	ed93 7a00 	vldr	s14, [r3]
  40349c:	4b8f      	ldr	r3, [pc, #572]	; (4036dc <main+0xc84>)
  40349e:	edd3 7a00 	vldr	s15, [r3]
  4034a2:	4b8f      	ldr	r3, [pc, #572]	; (4036e0 <main+0xc88>)
  4034a4:	ee77 7a27 	vadd.f32	s15, s14, s15
  4034a8:	edd3 6a00 	vldr	s13, [r3]
  4034ac:	4b8d      	ldr	r3, [pc, #564]	; (4036e4 <main+0xc8c>)
  4034ae:	eee7 6a86 	vfma.f32	s13, s15, s12
  4034b2:	ee16 0a90 	vmov	r0, s13
  4034b6:	4798      	blx	r3
  4034b8:	2200      	movs	r2, #0
  4034ba:	4b8b      	ldr	r3, [pc, #556]	; (4036e8 <main+0xc90>)
  4034bc:	47b0      	blx	r6
  4034be:	4e8b      	ldr	r6, [pc, #556]	; (4036ec <main+0xc94>)
  4034c0:	4602      	mov	r2, r0
  4034c2:	460b      	mov	r3, r1
  4034c4:	2000      	movs	r0, #0
  4034c6:	498a      	ldr	r1, [pc, #552]	; (4036f0 <main+0xc98>)
  4034c8:	47b0      	blx	r6
  4034ca:	4606      	mov	r6, r0
  4034cc:	460f      	mov	r7, r1
  4034ce:	6820      	ldr	r0, [r4, #0]
  4034d0:	4b84      	ldr	r3, [pc, #528]	; (4036e4 <main+0xc8c>)
  4034d2:	4798      	blx	r3
  4034d4:	4602      	mov	r2, r0
  4034d6:	460b      	mov	r3, r1
  4034d8:	4630      	mov	r0, r6
  4034da:	4639      	mov	r1, r7
  4034dc:	4e7e      	ldr	r6, [pc, #504]	; (4036d8 <main+0xc80>)
  4034de:	47b0      	blx	r6
  4034e0:	4b84      	ldr	r3, [pc, #528]	; (4036f4 <main+0xc9c>)
  4034e2:	4798      	blx	r3
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034e4:	ee07 5a90 	vmov	s15, r5
				if (sin_cnt == num_samples_in_period)
  4034e8:	9b02      	ldr	r3, [sp, #8]
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
				out_buffer[i] = (1.0f - 0.5*(delay_volume + 0.5f*(chorus_volume + reverb_volume))) * out_buffer[i]; 
  4034ee:	6020      	str	r0, [r4, #0]
				if (sin_cnt == num_samples_in_period)
  4034f0:	4543      	cmp	r3, r8
  4034f2:	bf14      	ite	ne
  4034f4:	4645      	movne	r5, r8
  4034f6:	2500      	moveq	r5, #0
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034f8:	4b7f      	ldr	r3, [pc, #508]	; (4036f8 <main+0xca0>)
				// delay
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
				
				// reverb
				out_buffer[i] += reverb_volume * 0.33f *
  4034fa:	4f78      	ldr	r7, [pc, #480]	; (4036dc <main+0xc84>)
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034fc:	ee67 7a88 	vmul.f32	s15, s15, s16
  403500:	ee17 0a90 	vmov	r0, s15
  403504:	4798      	blx	r3
  403506:	eef0 7a69 	vmov.f32	s15, s19
  40350a:	ee07 0a10 	vmov	s14, r0
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  40350e:	f46f 63fa 	mvn.w	r3, #2000	; 0x7d0
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403512:	4a70      	ldr	r2, [pc, #448]	; (4036d4 <main+0xc7c>)
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  403514:	f46f 7e4a 	mvn.w	lr, #808	; 0x328
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  403518:	eee7 7a0a 	vfma.f32	s15, s14, s20
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  40351c:	eb0a 0103 	add.w	r1, sl, r3
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403520:	edd2 4a00 	vldr	s9, [r2]
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  403524:	f2aa 53df 	subw	r3, sl, #1503	; 0x5df
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  403528:	f2aa 42b3 	subw	r2, sl, #1203	; 0x4b3
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  40352c:	f3c1 010d 	ubfx	r1, r1, #0, #14
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  403530:	f3c3 030d 	ubfx	r3, r3, #0, #14
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403534:	4871      	ldr	r0, [pc, #452]	; (4036fc <main+0xca4>)
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  403536:	f3c2 020d 	ubfx	r2, r2, #0, #14
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  40353a:	eb09 0181 	add.w	r1, r9, r1, lsl #2
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  40353e:	eb09 0383 	add.w	r3, r9, r3, lsl #2
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403542:	ee64 4a89 	vmul.f32	s9, s9, s18
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  403546:	ee67 7aa8 	vmul.f32	s15, s15, s17
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  40354a:	eb09 0282 	add.w	r2, r9, r2, lsl #2
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  40354e:	ed93 7a00 	vldr	s14, [r3]
  403552:	ed91 6a00 	vldr	s12, [r1]
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403556:	f3ca 010d 	ubfx	r1, sl, #0, #14
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  40355a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  40355e:	edd4 5a00 	vldr	s11, [r4]
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403562:	ee36 6a07 	vadd.f32	s12, s12, s14
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  403566:	ee17 3a90 	vmov	r3, s15
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  40356a:	edd2 7a00 	vldr	s15, [r2]
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40356e:	4a64      	ldr	r2, [pc, #400]	; (403700 <main+0xca8>)
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403570:	ebaa 0303 	sub.w	r3, sl, r3
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  403574:	ee36 6a27 	vadd.f32	s12, s12, s15
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403578:	6812      	ldr	r2, [r2, #0]
  40357a:	edd0 3a00 	vldr	s7, [r0]
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  40357e:	f1a3 06c7 	sub.w	r6, r3, #199	; 0xc7
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403582:	4860      	ldr	r0, [pc, #384]	; (403704 <main+0xcac>)
  403584:	ebaa 0202 	sub.w	r2, sl, r2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  403588:	f3c6 060d 	ubfx	r6, r6, #0, #14
				out_buffer[i] += reverb_volume * 0.33f *
  40358c:	eddf 7a5e 	vldr	s15, [pc, #376]	; 403708 <main+0xcb0>
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403590:	eb00 0181 	add.w	r1, r0, r1, lsl #2
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
  403594:	4852      	ldr	r0, [pc, #328]	; (4036e0 <main+0xc88>)
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403596:	f3c2 020d 	ubfx	r2, r2, #0, #14
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  40359a:	eb09 0686 	add.w	r6, r9, r6, lsl #2
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
  40359e:	ed90 4a00 	vldr	s8, [r0]
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035a2:	f46f 70c8 	mvn.w	r0, #400	; 0x190
				out_buffer[i] += reverb_volume * 0.33f *
  4035a6:	ed97 5a00 	vldr	s10, [r7]
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  4035aa:	f10a 0a01 	add.w	sl, sl, #1
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035ae:	1818      	adds	r0, r3, r0
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035b0:	4f54      	ldr	r7, [pc, #336]	; (403704 <main+0xcac>)
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035b2:	ed96 7a00 	vldr	s14, [r6]
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4035b6:	f3c3 060d 	ubfx	r6, r3, #0, #14
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035ba:	f3c0 000d 	ubfx	r0, r0, #0, #14
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035be:	eb07 0282 	add.w	r2, r7, r2, lsl #2
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035c2:	f46f 7716 	mvn.w	r7, #600	; 0x258
				out_buffer[i] += reverb_volume * 0.33f *
  4035c6:	ee25 5a27 	vmul.f32	s10, s10, s15
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035ca:	eb09 0080 	add.w	r0, r9, r0, lsl #2
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035ce:	ed92 3a00 	vldr	s6, [r2]
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4035d2:	eb09 0686 	add.w	r6, r9, r6, lsl #2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035d6:	edd0 7a00 	vldr	s15, [r0]
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035da:	19d8      	adds	r0, r3, r7
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  4035dc:	4473      	add	r3, lr
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035de:	ee77 7a27 	vadd.f32	s15, s14, s15
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035e2:	f3c0 000d 	ubfx	r0, r0, #0, #14
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035e6:	ed96 7a00 	vldr	s14, [r6]
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  4035ea:	f3c3 030d 	ubfx	r3, r3, #0, #14
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035ee:	eb09 0080 	add.w	r0, r9, r0, lsl #2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035f2:	ee77 7a87 	vadd.f32	s15, s15, s14
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  4035f6:	eb09 0383 	add.w	r3, r9, r3, lsl #2
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035fa:	edd0 6a00 	vldr	s13, [r0]
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035fe:	ed93 7a00 	vldr	s14, [r3]
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  403602:	ee77 7aa6 	vadd.f32	s15, s15, s13
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  403606:	9b03      	ldr	r3, [sp, #12]
  403608:	459a      	cmp	sl, r3
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  40360a:	ee77 7a87 	vadd.f32	s15, s15, s14
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  40360e:	eee7 5aa4 	vfma.f32	s11, s15, s9
  403612:	eef0 7a65 	vmov.f32	s15, s11
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403616:	eeb0 7a65 	vmov.f32	s14, s11
				out_buffer[i] += reverb_volume * 0.33f *
  40361a:	eee6 7a05 	vfma.f32	s15, s12, s10
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40361e:	eea3 7a23 	vfma.f32	s14, s6, s7
				out_buffer[i] += reverb_volume * 0.33f *
  403622:	eee7 7a04 	vfma.f32	s15, s14, s8
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403626:	ed81 7a00 	vstr	s14, [r1]
				out_buffer[i] += reverb_volume * 0.33f *
  40362a:	ece4 7a01 	vstmia	r4!, {s15}
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  40362e:	f47f af2d 	bne.w	40348c <main+0xa34>
			}
	
			// scale output 
			arm_scale_f32(out_buffer, (float)INT16_MAX * master_volume, out_buffer, WIN_SIZE);
  403632:	4b36      	ldr	r3, [pc, #216]	; (40370c <main+0xcb4>)
  403634:	eddf 7a36 	vldr	s15, [pc, #216]	; 403710 <main+0xcb8>
  403638:	ed93 7a00 	vldr	s14, [r3]
  40363c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403640:	4a1a      	ldr	r2, [pc, #104]	; (4036ac <main+0xc54>)
  403642:	ee67 7a27 	vmul.f32	s15, s14, s15
  403646:	4c33      	ldr	r4, [pc, #204]	; (403714 <main+0xcbc>)
  403648:	4610      	mov	r0, r2
  40364a:	9504      	str	r5, [sp, #16]
  40364c:	9d05      	ldr	r5, [sp, #20]
  40364e:	ee17 1a90 	vmov	r1, s15
  403652:	47a0      	blx	r4
  403654:	4b15      	ldr	r3, [pc, #84]	; (4036ac <main+0xc54>)
  403656:	9f06      	ldr	r7, [sp, #24]
  403658:	4a14      	ldr	r2, [pc, #80]	; (4036ac <main+0xc54>)
			
			// Sound out 
			uint32_t idx = 0; 
			for(i = 0; i < IO_BUF_SIZE; i+=2)
			{
				outBuffer[i] = (uint16_t)(int16_t)(out_buffer[idx++]);  
  40365a:	f8db 6000 	ldr.w	r6, [fp]
  40365e:	1a98      	subs	r0, r3, r2
  403660:	ecf3 7a01 	vldmia	r3!, {s15}
  403664:	eefd 7ae7 	vcvt.s32.f32	s15, s15
				outBuffer[i+1] = outBuffer[i]; 
  403668:	18fc      	adds	r4, r7, r3
			for(i = 0; i < IO_BUF_SIZE; i+=2)
  40366a:	42ab      	cmp	r3, r5
				outBuffer[i] = (uint16_t)(int16_t)(out_buffer[idx++]);  
  40366c:	edcd 7a02 	vstr	s15, [sp, #8]
  403670:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  403674:	5232      	strh	r2, [r6, r0]
				outBuffer[i+1] = outBuffer[i]; 
  403676:	5a32      	ldrh	r2, [r6, r0]
  403678:	b292      	uxth	r2, r2
  40367a:	5332      	strh	r2, [r6, r4]
			for(i = 0; i < IO_BUF_SIZE; i+=2)
  40367c:	d1ec      	bne.n	403658 <main+0xc00>
  40367e:	f7ff ba9a 	b.w	402bb6 <main+0x15e>
				scale_step += major[i];
  403682:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
			float scale_pitch = closest_note_freq;
  403684:	eef0 9a68 	vmov.f32	s19, s17
				if (number_of_semitones_from_root == scale_step)
  403688:	429c      	cmp	r4, r3
  40368a:	f47f ab47 	bne.w	402d1c <main+0x2c4>
  40368e:	2401      	movs	r4, #1
  403690:	f7ff bb5e 	b.w	402d50 <main+0x2f8>
  403694:	20400048 	.word	0x20400048
  403698:	2044a818 	.word	0x2044a818
  40369c:	00407620 	.word	0x00407620
  4036a0:	2040003c 	.word	0x2040003c
  4036a4:	20400038 	.word	0x20400038
  4036a8:	bf800000 	.word	0xbf800000
  4036ac:	20444000 	.word	0x20444000
  4036b0:	20446800 	.word	0x20446800
  4036b4:	00400db9 	.word	0x00400db9
  4036b8:	20445000 	.word	0x20445000
  4036bc:	2040002c 	.word	0x2040002c
  4036c0:	47386000 	.word	0x47386000
  4036c4:	390b95ae 	.word	0x390b95ae
  4036c8:	3b449ba6 	.word	0x3b449ba6
  4036cc:	3c03126f 	.word	0x3c03126f
  4036d0:	3e4ccccd 	.word	0x3e4ccccd
  4036d4:	2041c120 	.word	0x2041c120
  4036d8:	00404315 	.word	0x00404315
  4036dc:	20445004 	.word	0x20445004
  4036e0:	20430000 	.word	0x20430000
  4036e4:	0040426d 	.word	0x0040426d
  4036e8:	3fe00000 	.word	0x3fe00000
  4036ec:	00403fad 	.word	0x00403fad
  4036f0:	3ff00000 	.word	0x3ff00000
  4036f4:	00404739 	.word	0x00404739
  4036f8:	00403b65 	.word	0x00403b65
  4036fc:	20400030 	.word	0x20400030
  403700:	20400034 	.word	0x20400034
  403704:	20420000 	.word	0x20420000
  403708:	3ea8f5c3 	.word	0x3ea8f5c3
  40370c:	20400044 	.word	0x20400044
  403710:	46fffe00 	.word	0x46fffe00
  403714:	00403bed 	.word	0x00403bed
  403718:	40000005 	.word	0x40000005
  40371c:	427c0000 	.word	0x427c0000
  403720:	3c800000 	.word	0x3c800000
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403724:	eef8 6a66 	vcvt.f32.u32	s13, s13
  403728:	ed1f 6a04 	vldr	s12, [pc, #-16]	; 40371c <main+0xcc4>
  40372c:	ed1f 7a04 	vldr	s14, [pc, #-16]	; 403720 <main+0xcc8>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403730:	edd3 5a02 	vldr	s11, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403734:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403738:	ee35 6ae8 	vsub.f32	s12, s11, s17
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40373c:	ee26 7a87 	vmul.f32	s14, s13, s14
  403740:	eee7 7a06 	vfma.f32	s15, s14, s12
  403744:	f7ff bb33 	b.w	402dae <main+0x356>
				} else chord_freqs[chord_idx].active = false;
  403748:	f8dd e008 	ldr.w	lr, [sp, #8]
  40374c:	f88d 2094 	strb.w	r2, [sp, #148]	; 0x94
  403750:	ed9d 3a24 	vldr	s6, [sp, #144]	; 0x90
  403754:	e53f      	b.n	4031d6 <main+0x77e>
			num_of_shifts = 1;  
  403756:	2301      	movs	r3, #1
				} else chord_freqs[chord_idx].active = false;
  403758:	f88d 205c 	strb.w	r2, [sp, #92]	; 0x5c
			num_of_shifts = 1;  
  40375c:	9302      	str	r3, [sp, #8]
  40375e:	f7ff bb8c 	b.w	402e7a <main+0x422>
	return 1.0/result;
  403762:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403766:	eec7 7a27 	vdiv.f32	s15, s14, s15
  40376a:	f7ff bbd3 	b.w	402f14 <main+0x4bc>
  40376e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403772:	eec7 7a27 	vdiv.f32	s15, s14, s15
  403776:	e484      	b.n	403082 <main+0x62a>
						desired_pitch = scale_pitch*powerf(1.059463094359f, 12);
  403778:	ed5f 7a19 	vldr	s15, [pc, #-100]	; 403718 <main+0xcc0>
  40377c:	ee69 9aa7 	vmul.f32	s19, s19, s15
  403780:	e4eb      	b.n	40315a <main+0x702>
	while (lo < hi)
  403782:	eef0 8a66 	vmov.f32	s17, s13
  403786:	461d      	mov	r5, r3
  403788:	f7ff baa2 	b.w	402cd0 <main+0x278>
						desired_pitch = scale_pitch*powerf(1.059463094359f, -12);
  40378c:	ee69 7aa7 	vmul.f32	s15, s19, s15
  403790:	f7ff bb3b 	b.w	402e0a <main+0x3b2>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403794:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  403798:	ed5f 6a20 	vldr	s13, [pc, #-128]	; 40371c <main+0xcc4>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40379c:	ed93 6a00 	vldr	s12, [r3]
  4037a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037a2:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037a6:	edd3 5a00 	vldr	s11, [r3]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037aa:	ee27 7a05 	vmul.f32	s14, s14, s10
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037ae:	ee75 6ac6 	vsub.f32	s13, s11, s12
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037b2:	eee6 7a87 	vfma.f32	s15, s13, s14
  4037b6:	f7ff bbd5 	b.w	402f64 <main+0x50c>
  4037ba:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  4037be:	ed5f 6a29 	vldr	s13, [pc, #-164]	; 40371c <main+0xcc4>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037c2:	ed93 6a00 	vldr	s12, [r3]
  4037c6:	eddc 5a00 	vldr	s11, [ip]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037ca:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037ce:	ee75 6ac6 	vsub.f32	s13, s11, s12
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037d2:	ee27 7a05 	vmul.f32	s14, s14, s10
  4037d6:	eee6 7a87 	vfma.f32	s15, s13, s14
  4037da:	e479      	b.n	4030d0 <main+0x678>
				if (number_of_semitones_from_root == scale_step)
  4037dc:	2402      	movs	r4, #2
  4037de:	f7ff bab7 	b.w	402d50 <main+0x2f8>
  4037e2:	2404      	movs	r4, #4
  4037e4:	f7ff bab4 	b.w	402d50 <main+0x2f8>
  4037e8:	2403      	movs	r4, #3
  4037ea:	f7ff bab1 	b.w	402d50 <main+0x2f8>
  4037ee:	2405      	movs	r4, #5
  4037f0:	f7ff baae 	b.w	402d50 <main+0x2f8>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037f4:	ee76 6ae0 	vsub.f32	s13, s13, s1
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037f8:	ed91 aa02 	vldr	s20, [r1, #8]
  4037fc:	edd1 9a00 	vldr	s19, [r1]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403800:	ee66 6aa3 	vmul.f32	s13, s13, s7
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403804:	ee7a 9a69 	vsub.f32	s19, s20, s19
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403808:	eee9 7aa6 	vfma.f32	s15, s19, s13
  40380c:	e5d2      	b.n	4033b4 <main+0x95c>
  40380e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  403812:	ed5f 6a3e 	vldr	s13, [pc, #-248]	; 40371c <main+0xcc4>
  403816:	ed5f 7a3e 	vldr	s15, [pc, #-248]	; 403720 <main+0xcc8>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40381a:	edd3 5a02 	vldr	s11, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40381e:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403822:	ed93 6a00 	vldr	s12, [r3]
  403826:	ee75 6ac6 	vsub.f32	s13, s11, s12
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40382a:	ee67 7a27 	vmul.f32	s15, s14, s15
  40382e:	eee7 9aa6 	vfma.f32	s19, s15, s13
  403832:	e4bb      	b.n	4031ac <main+0x754>
  403834:	eef8 6a66 	vcvt.f32.u32	s13, s13
  403838:	ed1f 6a48 	vldr	s12, [pc, #-288]	; 40371c <main+0xcc4>
  40383c:	ed1f 7a48 	vldr	s14, [pc, #-288]	; 403720 <main+0xcc8>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403840:	edd3 5a02 	vldr	s11, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403844:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403848:	ee35 6ae8 	vsub.f32	s12, s11, s17
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40384c:	ee26 7a87 	vmul.f32	s14, s13, s14
  403850:	eee7 7a06 	vfma.f32	s15, s14, s12
  403854:	f7ff bb00 	b.w	402e58 <main+0x400>

00403858 <arm_fill_f32>:
  403858:	b430      	push	{r4, r5}
  40385a:	0895      	lsrs	r5, r2, #2
  40385c:	d00b      	beq.n	403876 <arm_fill_f32+0x1e>
  40385e:	460b      	mov	r3, r1
  403860:	462c      	mov	r4, r5
  403862:	3c01      	subs	r4, #1
  403864:	6018      	str	r0, [r3, #0]
  403866:	6058      	str	r0, [r3, #4]
  403868:	6098      	str	r0, [r3, #8]
  40386a:	60d8      	str	r0, [r3, #12]
  40386c:	f103 0310 	add.w	r3, r3, #16
  403870:	d1f7      	bne.n	403862 <arm_fill_f32+0xa>
  403872:	eb01 1105 	add.w	r1, r1, r5, lsl #4
  403876:	f012 0203 	ands.w	r2, r2, #3
  40387a:	d003      	beq.n	403884 <arm_fill_f32+0x2c>
  40387c:	3a01      	subs	r2, #1
  40387e:	f841 0b04 	str.w	r0, [r1], #4
  403882:	d1fb      	bne.n	40387c <arm_fill_f32+0x24>
  403884:	bc30      	pop	{r4, r5}
  403886:	4770      	bx	lr

00403888 <arm_copy_f32>:
  403888:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  40388c:	ea5f 0992 	movs.w	r9, r2, lsr #2
  403890:	d018      	beq.n	4038c4 <arm_copy_f32+0x3c>
  403892:	4604      	mov	r4, r0
  403894:	460b      	mov	r3, r1
  403896:	464d      	mov	r5, r9
  403898:	f8d4 8000 	ldr.w	r8, [r4]
  40389c:	f8d4 c004 	ldr.w	ip, [r4, #4]
  4038a0:	68a7      	ldr	r7, [r4, #8]
  4038a2:	68e6      	ldr	r6, [r4, #12]
  4038a4:	3d01      	subs	r5, #1
  4038a6:	f8c3 8000 	str.w	r8, [r3]
  4038aa:	f8c3 c004 	str.w	ip, [r3, #4]
  4038ae:	609f      	str	r7, [r3, #8]
  4038b0:	60de      	str	r6, [r3, #12]
  4038b2:	f104 0410 	add.w	r4, r4, #16
  4038b6:	f103 0310 	add.w	r3, r3, #16
  4038ba:	d1ed      	bne.n	403898 <arm_copy_f32+0x10>
  4038bc:	ea4f 1909 	mov.w	r9, r9, lsl #4
  4038c0:	4448      	add	r0, r9
  4038c2:	4449      	add	r1, r9
  4038c4:	f012 0203 	ands.w	r2, r2, #3
  4038c8:	d005      	beq.n	4038d6 <arm_copy_f32+0x4e>
  4038ca:	f850 3b04 	ldr.w	r3, [r0], #4
  4038ce:	3a01      	subs	r2, #1
  4038d0:	f841 3b04 	str.w	r3, [r1], #4
  4038d4:	d1f9      	bne.n	4038ca <arm_copy_f32+0x42>
  4038d6:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  4038da:	4770      	bx	lr

004038dc <arm_power_f32>:
  4038dc:	b430      	push	{r4, r5}
  4038de:	088d      	lsrs	r5, r1, #2
  4038e0:	eddf 7a18 	vldr	s15, [pc, #96]	; 403944 <arm_power_f32+0x68>
  4038e4:	d01f      	beq.n	403926 <arm_power_f32+0x4a>
  4038e6:	4603      	mov	r3, r0
  4038e8:	462c      	mov	r4, r5
  4038ea:	edd3 6a00 	vldr	s13, [r3]
  4038ee:	ed93 7a01 	vldr	s14, [r3, #4]
  4038f2:	ee66 6aa6 	vmul.f32	s13, s13, s13
  4038f6:	ee27 6a07 	vmul.f32	s12, s14, s14
  4038fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
  4038fe:	ed93 7a02 	vldr	s14, [r3, #8]
  403902:	ee76 7a27 	vadd.f32	s15, s12, s15
  403906:	ee67 6a07 	vmul.f32	s13, s14, s14
  40390a:	ed93 7a03 	vldr	s14, [r3, #12]
  40390e:	ee76 6aa7 	vadd.f32	s13, s13, s15
  403912:	ee27 7a07 	vmul.f32	s14, s14, s14
  403916:	3c01      	subs	r4, #1
  403918:	f103 0310 	add.w	r3, r3, #16
  40391c:	ee77 7a26 	vadd.f32	s15, s14, s13
  403920:	d1e3      	bne.n	4038ea <arm_power_f32+0xe>
  403922:	eb00 1005 	add.w	r0, r0, r5, lsl #4
  403926:	f011 0103 	ands.w	r1, r1, #3
  40392a:	d007      	beq.n	40393c <arm_power_f32+0x60>
  40392c:	ecb0 7a01 	vldmia	r0!, {s14}
  403930:	ee27 7a07 	vmul.f32	s14, s14, s14
  403934:	3901      	subs	r1, #1
  403936:	ee77 7a87 	vadd.f32	s15, s15, s14
  40393a:	d1f7      	bne.n	40392c <arm_power_f32+0x50>
  40393c:	edc2 7a00 	vstr	s15, [r2]
  403940:	bc30      	pop	{r4, r5}
  403942:	4770      	bx	lr
  403944:	00000000 	.word	0x00000000

00403948 <arm_min_f32>:
  403948:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  40394c:	f101 3cff 	add.w	ip, r1, #4294967295
  403950:	ea5f 099c 	movs.w	r9, ip, lsr #2
  403954:	f100 0704 	add.w	r7, r0, #4
  403958:	edd0 7a00 	vldr	s15, [r0]
  40395c:	d05c      	beq.n	403a18 <arm_min_f32+0xd0>
  40395e:	463c      	mov	r4, r7
  403960:	464e      	mov	r6, r9
  403962:	2004      	movs	r0, #4
  403964:	2500      	movs	r5, #0
  403966:	edd4 6a00 	vldr	s13, [r4]
  40396a:	eef4 6ae7 	vcmpe.f32	s13, s15
  40396e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403972:	ed94 7a01 	vldr	s14, [r4, #4]
  403976:	bf48      	it	mi
  403978:	eef0 7a66 	vmovmi.f32	s15, s13
  40397c:	eef4 7ac7 	vcmpe.f32	s15, s14
  403980:	f1a0 0803 	sub.w	r8, r0, #3
  403984:	bf48      	it	mi
  403986:	4645      	movmi	r5, r8
  403988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40398c:	edd4 6a02 	vldr	s13, [r4, #8]
  403990:	bfc8      	it	gt
  403992:	eef0 7a47 	vmovgt.f32	s15, s14
  403996:	eef4 7ae6 	vcmpe.f32	s15, s13
  40399a:	f1a0 0802 	sub.w	r8, r0, #2
  40399e:	bfc8      	it	gt
  4039a0:	4645      	movgt	r5, r8
  4039a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039a6:	ed94 7a03 	vldr	s14, [r4, #12]
  4039aa:	bfc8      	it	gt
  4039ac:	eef0 7a66 	vmovgt.f32	s15, s13
  4039b0:	eef4 7ac7 	vcmpe.f32	s15, s14
  4039b4:	f100 38ff 	add.w	r8, r0, #4294967295
  4039b8:	bfc8      	it	gt
  4039ba:	4645      	movgt	r5, r8
  4039bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039c0:	bfc8      	it	gt
  4039c2:	4605      	movgt	r5, r0
  4039c4:	bfc8      	it	gt
  4039c6:	eef0 7a47 	vmovgt.f32	s15, s14
  4039ca:	3e01      	subs	r6, #1
  4039cc:	f104 0410 	add.w	r4, r4, #16
  4039d0:	f100 0004 	add.w	r0, r0, #4
  4039d4:	d1c7      	bne.n	403966 <arm_min_f32+0x1e>
  4039d6:	eb07 1709 	add.w	r7, r7, r9, lsl #4
  4039da:	f01c 0c03 	ands.w	ip, ip, #3
  4039de:	d01d      	beq.n	403a1c <arm_min_f32+0xd4>
  4039e0:	ebcc 0101 	rsb	r1, ip, r1
  4039e4:	2000      	movs	r0, #0
  4039e6:	ecb7 7a01 	vldmia	r7!, {s14}
  4039ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
  4039ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039f2:	bf48      	it	mi
  4039f4:	eef0 7a47 	vmovmi.f32	s15, s14
  4039f8:	eb01 0400 	add.w	r4, r1, r0
  4039fc:	f100 0001 	add.w	r0, r0, #1
  403a00:	bf48      	it	mi
  403a02:	4625      	movmi	r5, r4
  403a04:	4560      	cmp	r0, ip
  403a06:	eeb0 7a67 	vmov.f32	s14, s15
  403a0a:	d1ec      	bne.n	4039e6 <arm_min_f32+0x9e>
  403a0c:	ed82 7a00 	vstr	s14, [r2]
  403a10:	601d      	str	r5, [r3, #0]
  403a12:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  403a16:	4770      	bx	lr
  403a18:	464d      	mov	r5, r9
  403a1a:	e7de      	b.n	4039da <arm_min_f32+0x92>
  403a1c:	eeb0 7a67 	vmov.f32	s14, s15
  403a20:	e7f4      	b.n	403a0c <arm_min_f32+0xc4>
  403a22:	bf00      	nop

00403a24 <arm_mean_f32>:
  403a24:	b430      	push	{r4, r5}
  403a26:	088d      	lsrs	r5, r1, #2
  403a28:	eddf 7a16 	vldr	s15, [pc, #88]	; 403a84 <arm_mean_f32+0x60>
  403a2c:	d017      	beq.n	403a5e <arm_mean_f32+0x3a>
  403a2e:	4603      	mov	r3, r0
  403a30:	462c      	mov	r4, r5
  403a32:	edd3 6a00 	vldr	s13, [r3]
  403a36:	ed93 7a01 	vldr	s14, [r3, #4]
  403a3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
  403a3e:	edd3 6a02 	vldr	s13, [r3, #8]
  403a42:	ee77 7a87 	vadd.f32	s15, s15, s14
  403a46:	ed93 7a03 	vldr	s14, [r3, #12]
  403a4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
  403a4e:	3c01      	subs	r4, #1
  403a50:	f103 0310 	add.w	r3, r3, #16
  403a54:	ee77 7a87 	vadd.f32	s15, s15, s14
  403a58:	d1eb      	bne.n	403a32 <arm_mean_f32+0xe>
  403a5a:	eb00 1005 	add.w	r0, r0, r5, lsl #4
  403a5e:	f011 0303 	ands.w	r3, r1, #3
  403a62:	d005      	beq.n	403a70 <arm_mean_f32+0x4c>
  403a64:	ecb0 7a01 	vldmia	r0!, {s14}
  403a68:	3b01      	subs	r3, #1
  403a6a:	ee77 7a87 	vadd.f32	s15, s15, s14
  403a6e:	d1f9      	bne.n	403a64 <arm_mean_f32+0x40>
  403a70:	ee06 1a90 	vmov	s13, r1
  403a74:	bc30      	pop	{r4, r5}
  403a76:	eeb8 7a66 	vcvt.f32.u32	s14, s13
  403a7a:	eec7 7a87 	vdiv.f32	s15, s15, s14
  403a7e:	edc2 7a00 	vstr	s15, [r2]
  403a82:	4770      	bx	lr
  403a84:	00000000 	.word	0x00000000

00403a88 <arm_max_f32>:
  403a88:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  403a8c:	f101 3cff 	add.w	ip, r1, #4294967295
  403a90:	ea5f 099c 	movs.w	r9, ip, lsr #2
  403a94:	f100 0704 	add.w	r7, r0, #4
  403a98:	edd0 7a00 	vldr	s15, [r0]
  403a9c:	d05c      	beq.n	403b58 <arm_max_f32+0xd0>
  403a9e:	463c      	mov	r4, r7
  403aa0:	464e      	mov	r6, r9
  403aa2:	2004      	movs	r0, #4
  403aa4:	2500      	movs	r5, #0
  403aa6:	edd4 6a00 	vldr	s13, [r4]
  403aaa:	eef4 6ae7 	vcmpe.f32	s13, s15
  403aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403ab2:	ed94 7a01 	vldr	s14, [r4, #4]
  403ab6:	bfc8      	it	gt
  403ab8:	eef0 7a66 	vmovgt.f32	s15, s13
  403abc:	eef4 7ac7 	vcmpe.f32	s15, s14
  403ac0:	f1a0 0803 	sub.w	r8, r0, #3
  403ac4:	bfc8      	it	gt
  403ac6:	4645      	movgt	r5, r8
  403ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403acc:	edd4 6a02 	vldr	s13, [r4, #8]
  403ad0:	bf48      	it	mi
  403ad2:	eef0 7a47 	vmovmi.f32	s15, s14
  403ad6:	eef4 7ae6 	vcmpe.f32	s15, s13
  403ada:	f1a0 0802 	sub.w	r8, r0, #2
  403ade:	bf48      	it	mi
  403ae0:	4645      	movmi	r5, r8
  403ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403ae6:	ed94 7a03 	vldr	s14, [r4, #12]
  403aea:	bf48      	it	mi
  403aec:	eef0 7a66 	vmovmi.f32	s15, s13
  403af0:	eef4 7ac7 	vcmpe.f32	s15, s14
  403af4:	f100 38ff 	add.w	r8, r0, #4294967295
  403af8:	bf48      	it	mi
  403afa:	4645      	movmi	r5, r8
  403afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403b00:	bf48      	it	mi
  403b02:	4605      	movmi	r5, r0
  403b04:	bf48      	it	mi
  403b06:	eef0 7a47 	vmovmi.f32	s15, s14
  403b0a:	3e01      	subs	r6, #1
  403b0c:	f104 0410 	add.w	r4, r4, #16
  403b10:	f100 0004 	add.w	r0, r0, #4
  403b14:	d1c7      	bne.n	403aa6 <arm_max_f32+0x1e>
  403b16:	eb07 1709 	add.w	r7, r7, r9, lsl #4
  403b1a:	f01c 0c03 	ands.w	ip, ip, #3
  403b1e:	d01d      	beq.n	403b5c <arm_max_f32+0xd4>
  403b20:	ebcc 0101 	rsb	r1, ip, r1
  403b24:	2000      	movs	r0, #0
  403b26:	ecb7 7a01 	vldmia	r7!, {s14}
  403b2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
  403b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403b32:	bfc8      	it	gt
  403b34:	eef0 7a47 	vmovgt.f32	s15, s14
  403b38:	eb01 0400 	add.w	r4, r1, r0
  403b3c:	f100 0001 	add.w	r0, r0, #1
  403b40:	bfc8      	it	gt
  403b42:	4625      	movgt	r5, r4
  403b44:	4560      	cmp	r0, ip
  403b46:	eeb0 7a67 	vmov.f32	s14, s15
  403b4a:	d1ec      	bne.n	403b26 <arm_max_f32+0x9e>
  403b4c:	ed82 7a00 	vstr	s14, [r2]
  403b50:	601d      	str	r5, [r3, #0]
  403b52:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  403b56:	4770      	bx	lr
  403b58:	464d      	mov	r5, r9
  403b5a:	e7de      	b.n	403b1a <arm_max_f32+0x92>
  403b5c:	eeb0 7a67 	vmov.f32	s14, s15
  403b60:	e7f4      	b.n	403b4c <arm_max_f32+0xc4>
  403b62:	bf00      	nop

00403b64 <arm_cos_f32>:
  403b64:	eddf 7a1e 	vldr	s15, [pc, #120]	; 403be0 <arm_cos_f32+0x7c>
  403b68:	ee06 0a90 	vmov	s13, r0
  403b6c:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
  403b70:	ee66 7aa7 	vmul.f32	s15, s13, s15
  403b74:	ee77 7a87 	vadd.f32	s15, s15, s14
  403b78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  403b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403b80:	eebd 7ae7 	vcvt.s32.f32	s14, s15
  403b84:	d504      	bpl.n	403b90 <arm_cos_f32+0x2c>
  403b86:	ee17 3a10 	vmov	r3, s14
  403b8a:	3b01      	subs	r3, #1
  403b8c:	ee07 3a10 	vmov	s14, r3
  403b90:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  403b94:	eddf 6a13 	vldr	s13, [pc, #76]	; 403be4 <arm_cos_f32+0x80>
  403b98:	ee77 7ac7 	vsub.f32	s15, s15, s14
  403b9c:	ee67 7aa6 	vmul.f32	s15, s15, s13
  403ba0:	eefc 6ae7 	vcvt.u32.f32	s13, s15
  403ba4:	ee16 3a90 	vmov	r3, s13
  403ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
  403bac:	ee07 3a10 	vmov	s14, r3
  403bb0:	eef8 6a47 	vcvt.f32.u32	s13, s14
  403bb4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403bb8:	ee77 7ae6 	vsub.f32	s15, s15, s13
  403bbc:	4a0a      	ldr	r2, [pc, #40]	; (403be8 <arm_cos_f32+0x84>)
  403bbe:	ee37 7a67 	vsub.f32	s14, s14, s15
  403bc2:	eb02 0183 	add.w	r1, r2, r3, lsl #2
  403bc6:	ed91 6a00 	vldr	s12, [r1]
  403bca:	edd1 6a01 	vldr	s13, [r1, #4]
  403bce:	ee27 7a06 	vmul.f32	s14, s14, s12
  403bd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
  403bd6:	ee77 7a27 	vadd.f32	s15, s14, s15
  403bda:	ee17 0a90 	vmov	r0, s15
  403bde:	4770      	bx	lr
  403be0:	3e22f983 	.word	0x3e22f983
  403be4:	44000000 	.word	0x44000000
  403be8:	00407820 	.word	0x00407820

00403bec <arm_scale_f32>:
  403bec:	b470      	push	{r4, r5, r6}
  403bee:	089e      	lsrs	r6, r3, #2
  403bf0:	ee07 1a90 	vmov	s15, r1
  403bf4:	d023      	beq.n	403c3e <arm_scale_f32+0x52>
  403bf6:	4635      	mov	r5, r6
  403bf8:	4614      	mov	r4, r2
  403bfa:	4601      	mov	r1, r0
  403bfc:	edd1 5a00 	vldr	s11, [r1]
  403c00:	ed91 6a01 	vldr	s12, [r1, #4]
  403c04:	edd1 6a02 	vldr	s13, [r1, #8]
  403c08:	ed91 7a03 	vldr	s14, [r1, #12]
  403c0c:	ee65 5aa7 	vmul.f32	s11, s11, s15
  403c10:	ee26 6a27 	vmul.f32	s12, s12, s15
  403c14:	ee66 6aa7 	vmul.f32	s13, s13, s15
  403c18:	ee27 7a27 	vmul.f32	s14, s14, s15
  403c1c:	3d01      	subs	r5, #1
  403c1e:	edc4 5a00 	vstr	s11, [r4]
  403c22:	ed84 6a01 	vstr	s12, [r4, #4]
  403c26:	edc4 6a02 	vstr	s13, [r4, #8]
  403c2a:	ed84 7a03 	vstr	s14, [r4, #12]
  403c2e:	f101 0110 	add.w	r1, r1, #16
  403c32:	f104 0410 	add.w	r4, r4, #16
  403c36:	d1e1      	bne.n	403bfc <arm_scale_f32+0x10>
  403c38:	0136      	lsls	r6, r6, #4
  403c3a:	4430      	add	r0, r6
  403c3c:	4432      	add	r2, r6
  403c3e:	f013 0303 	ands.w	r3, r3, #3
  403c42:	d007      	beq.n	403c54 <arm_scale_f32+0x68>
  403c44:	ecb0 7a01 	vldmia	r0!, {s14}
  403c48:	ee27 7a27 	vmul.f32	s14, s14, s15
  403c4c:	3b01      	subs	r3, #1
  403c4e:	eca2 7a01 	vstmia	r2!, {s14}
  403c52:	d1f7      	bne.n	403c44 <arm_scale_f32+0x58>
  403c54:	bc70      	pop	{r4, r5, r6}
  403c56:	4770      	bx	lr

00403c58 <log2f>:
  403c58:	b508      	push	{r3, lr}
  403c5a:	f000 f80b 	bl	403c74 <logf>
  403c5e:	eddf 7a04 	vldr	s15, [pc, #16]	; 403c70 <log2f+0x18>
  403c62:	ee06 0a90 	vmov	s13, r0
  403c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  403c6a:	ee17 0a10 	vmov	r0, s14
  403c6e:	bd08      	pop	{r3, pc}
  403c70:	3f317218 	.word	0x3f317218

00403c74 <logf>:
  403c74:	b510      	push	{r4, lr}
  403c76:	ed2d 8b02 	vpush	{d8}
  403c7a:	b08a      	sub	sp, #40	; 0x28
  403c7c:	ee08 0a10 	vmov	s16, r0
  403c80:	f000 f872 	bl	403d68 <__ieee754_logf>
  403c84:	4b33      	ldr	r3, [pc, #204]	; (403d54 <logf+0xe0>)
  403c86:	f993 4000 	ldrsb.w	r4, [r3]
  403c8a:	1c63      	adds	r3, r4, #1
  403c8c:	d009      	beq.n	403ca2 <logf+0x2e>
  403c8e:	eeb4 8a48 	vcmp.f32	s16, s16
  403c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403c96:	d604      	bvs.n	403ca2 <logf+0x2e>
  403c98:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
  403c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403ca0:	dd03      	ble.n	403caa <logf+0x36>
  403ca2:	b00a      	add	sp, #40	; 0x28
  403ca4:	ecbd 8b02 	vpop	{d8}
  403ca8:	bd10      	pop	{r4, pc}
  403caa:	4b2b      	ldr	r3, [pc, #172]	; (403d58 <logf+0xe4>)
  403cac:	9301      	str	r3, [sp, #4]
  403cae:	ee18 0a10 	vmov	r0, s16
  403cb2:	2300      	movs	r3, #0
  403cb4:	9308      	str	r3, [sp, #32]
  403cb6:	f000 fad9 	bl	40426c <__aeabi_f2d>
  403cba:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403cbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403cc2:	b9cc      	cbnz	r4, 403cf8 <logf+0x84>
  403cc4:	4b25      	ldr	r3, [pc, #148]	; (403d5c <logf+0xe8>)
  403cc6:	eeb5 8a40 	vcmp.f32	s16, #0.0
  403cca:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
  403cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403cd2:	e9cd 2306 	strd	r2, r3, [sp, #24]
  403cd6:	d134      	bne.n	403d42 <logf+0xce>
  403cd8:	2302      	movs	r3, #2
  403cda:	9300      	str	r3, [sp, #0]
  403cdc:	4668      	mov	r0, sp
  403cde:	f000 f959 	bl	403f94 <matherr>
  403ce2:	b1b0      	cbz	r0, 403d12 <logf+0x9e>
  403ce4:	9b08      	ldr	r3, [sp, #32]
  403ce6:	b9cb      	cbnz	r3, 403d1c <logf+0xa8>
  403ce8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  403cec:	f000 fd24 	bl	404738 <__aeabi_d2f>
  403cf0:	b00a      	add	sp, #40	; 0x28
  403cf2:	ecbd 8b02 	vpop	{d8}
  403cf6:	bd10      	pop	{r4, pc}
  403cf8:	4b19      	ldr	r3, [pc, #100]	; (403d60 <logf+0xec>)
  403cfa:	eeb5 8a40 	vcmp.f32	s16, #0.0
  403cfe:	2200      	movs	r2, #0
  403d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403d04:	e9cd 2306 	strd	r2, r3, [sp, #24]
  403d08:	d10d      	bne.n	403d26 <logf+0xb2>
  403d0a:	2302      	movs	r3, #2
  403d0c:	429c      	cmp	r4, r3
  403d0e:	9300      	str	r3, [sp, #0]
  403d10:	d1e4      	bne.n	403cdc <logf+0x68>
  403d12:	f000 fd61 	bl	4047d8 <__errno>
  403d16:	2322      	movs	r3, #34	; 0x22
  403d18:	6003      	str	r3, [r0, #0]
  403d1a:	e7e3      	b.n	403ce4 <logf+0x70>
  403d1c:	f000 fd5c 	bl	4047d8 <__errno>
  403d20:	9b08      	ldr	r3, [sp, #32]
  403d22:	6003      	str	r3, [r0, #0]
  403d24:	e7e0      	b.n	403ce8 <logf+0x74>
  403d26:	2301      	movs	r3, #1
  403d28:	2c02      	cmp	r4, #2
  403d2a:	9300      	str	r3, [sp, #0]
  403d2c:	d10b      	bne.n	403d46 <logf+0xd2>
  403d2e:	f000 fd53 	bl	4047d8 <__errno>
  403d32:	2321      	movs	r3, #33	; 0x21
  403d34:	6003      	str	r3, [r0, #0]
  403d36:	480b      	ldr	r0, [pc, #44]	; (403d64 <logf+0xf0>)
  403d38:	f000 f92e 	bl	403f98 <nan>
  403d3c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403d40:	e7d0      	b.n	403ce4 <logf+0x70>
  403d42:	2301      	movs	r3, #1
  403d44:	9300      	str	r3, [sp, #0]
  403d46:	4668      	mov	r0, sp
  403d48:	f000 f924 	bl	403f94 <matherr>
  403d4c:	2800      	cmp	r0, #0
  403d4e:	d1f2      	bne.n	403d36 <logf+0xc2>
  403d50:	e7ed      	b.n	403d2e <logf+0xba>
  403d52:	bf00      	nop
  403d54:	2040004c 	.word	0x2040004c
  403d58:	00408024 	.word	0x00408024
  403d5c:	c7efffff 	.word	0xc7efffff
  403d60:	fff00000 	.word	0xfff00000
  403d64:	00408040 	.word	0x00408040

00403d68 <__ieee754_logf>:
  403d68:	b430      	push	{r4, r5}
  403d6a:	b082      	sub	sp, #8
  403d6c:	9001      	str	r0, [sp, #4]
  403d6e:	9b01      	ldr	r3, [sp, #4]
  403d70:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
  403d74:	d02d      	beq.n	403dd2 <__ieee754_logf+0x6a>
  403d76:	2b00      	cmp	r3, #0
  403d78:	db41      	blt.n	403dfe <__ieee754_logf+0x96>
  403d7a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  403d7e:	da4b      	bge.n	403e18 <__ieee754_logf+0xb0>
  403d80:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
  403d84:	db30      	blt.n	403de8 <__ieee754_logf+0x80>
  403d86:	2500      	movs	r5, #0
  403d88:	4a73      	ldr	r2, [pc, #460]	; (403f58 <__ieee754_logf+0x1f0>)
  403d8a:	f3c3 0416 	ubfx	r4, r3, #0, #23
  403d8e:	4422      	add	r2, r4
  403d90:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
  403d94:	f082 507e 	eor.w	r0, r2, #1065353216	; 0x3f800000
  403d98:	15db      	asrs	r3, r3, #23
  403d9a:	f104 010f 	add.w	r1, r4, #15
  403d9e:	4320      	orrs	r0, r4
  403da0:	3b7f      	subs	r3, #127	; 0x7f
  403da2:	ee07 0a90 	vmov	s15, r0
  403da6:	f3c1 0116 	ubfx	r1, r1, #0, #23
  403daa:	442b      	add	r3, r5
  403dac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403db0:	290f      	cmp	r1, #15
  403db2:	eb03 53d2 	add.w	r3, r3, r2, lsr #23
  403db6:	ee37 7ac7 	vsub.f32	s14, s15, s14
  403dba:	dc36      	bgt.n	403e2a <__ieee754_logf+0xc2>
  403dbc:	eeb5 7a40 	vcmp.f32	s14, #0.0
  403dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403dc4:	d172      	bne.n	403eac <__ieee754_logf+0x144>
  403dc6:	2b00      	cmp	r3, #0
  403dc8:	f040 80a0 	bne.w	403f0c <__ieee754_logf+0x1a4>
  403dcc:	eddf 7a63 	vldr	s15, [pc, #396]	; 403f5c <__ieee754_logf+0x1f4>
  403dd0:	e005      	b.n	403dde <__ieee754_logf+0x76>
  403dd2:	eddf 6a63 	vldr	s13, [pc, #396]	; 403f60 <__ieee754_logf+0x1f8>
  403dd6:	ed9f 7a61 	vldr	s14, [pc, #388]	; 403f5c <__ieee754_logf+0x1f4>
  403dda:	eec6 7a87 	vdiv.f32	s15, s13, s14
  403dde:	ee17 0a90 	vmov	r0, s15
  403de2:	b002      	add	sp, #8
  403de4:	bc30      	pop	{r4, r5}
  403de6:	4770      	bx	lr
  403de8:	eddf 7a5e 	vldr	s15, [pc, #376]	; 403f64 <__ieee754_logf+0x1fc>
  403dec:	ed9d 7a01 	vldr	s14, [sp, #4]
  403df0:	ee67 7a27 	vmul.f32	s15, s14, s15
  403df4:	f06f 0518 	mvn.w	r5, #24
  403df8:	ee17 3a90 	vmov	r3, s15
  403dfc:	e7c4      	b.n	403d88 <__ieee754_logf+0x20>
  403dfe:	eddd 7a01 	vldr	s15, [sp, #4]
  403e02:	ed9f 7a56 	vldr	s14, [pc, #344]	; 403f5c <__ieee754_logf+0x1f4>
  403e06:	ee77 6ae7 	vsub.f32	s13, s15, s15
  403e0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
  403e0e:	ee17 0a90 	vmov	r0, s15
  403e12:	b002      	add	sp, #8
  403e14:	bc30      	pop	{r4, r5}
  403e16:	4770      	bx	lr
  403e18:	eddd 7a01 	vldr	s15, [sp, #4]
  403e1c:	ee77 7aa7 	vadd.f32	s15, s15, s15
  403e20:	ee17 0a90 	vmov	r0, s15
  403e24:	b002      	add	sp, #8
  403e26:	bc30      	pop	{r4, r5}
  403e28:	4770      	bx	lr
  403e2a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
  403e2e:	ee77 6a26 	vadd.f32	s13, s14, s13
  403e32:	ed9f 2a4d 	vldr	s4, [pc, #308]	; 403f68 <__ieee754_logf+0x200>
  403e36:	ed9f 4a4d 	vldr	s8, [pc, #308]	; 403f6c <__ieee754_logf+0x204>
  403e3a:	ed9f 5a4d 	vldr	s10, [pc, #308]	; 403f70 <__ieee754_logf+0x208>
  403e3e:	eddf 2a4d 	vldr	s5, [pc, #308]	; 403f74 <__ieee754_logf+0x20c>
  403e42:	eddf 4a4d 	vldr	s9, [pc, #308]	; 403f78 <__ieee754_logf+0x210>
  403e46:	eddf 7a4d 	vldr	s15, [pc, #308]	; 403f7c <__ieee754_logf+0x214>
  403e4a:	ed9f 6a4d 	vldr	s12, [pc, #308]	; 403f80 <__ieee754_logf+0x218>
  403e4e:	494d      	ldr	r1, [pc, #308]	; (403f84 <__ieee754_logf+0x21c>)
  403e50:	eec7 3a26 	vdiv.f32	s7, s14, s13
  403e54:	f5c4 1257 	rsb	r2, r4, #3522560	; 0x35c000
  403e58:	4421      	add	r1, r4
  403e5a:	f502 7222 	add.w	r2, r2, #648	; 0x288
  403e5e:	430a      	orrs	r2, r1
  403e60:	2a00      	cmp	r2, #0
  403e62:	ee06 3a90 	vmov	s13, r3
  403e66:	ee63 5aa3 	vmul.f32	s11, s7, s7
  403e6a:	eeb8 3ae6 	vcvt.f32.s32	s6, s13
  403e6e:	ee65 6aa5 	vmul.f32	s13, s11, s11
  403e72:	eea6 4a82 	vfma.f32	s8, s13, s4
  403e76:	eee6 4aa2 	vfma.f32	s9, s13, s5
  403e7a:	eea6 5a84 	vfma.f32	s10, s13, s8
  403e7e:	eea6 6aa4 	vfma.f32	s12, s13, s9
  403e82:	eee6 7a85 	vfma.f32	s15, s13, s10
  403e86:	ee67 7aa5 	vmul.f32	s15, s15, s11
  403e8a:	eee6 7a86 	vfma.f32	s15, s13, s12
  403e8e:	dd4c      	ble.n	403f2a <__ieee754_logf+0x1c2>
  403e90:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
  403e94:	ee27 6a06 	vmul.f32	s12, s14, s12
  403e98:	ee26 6a07 	vmul.f32	s12, s12, s14
  403e9c:	b9a3      	cbnz	r3, 403ec8 <__ieee754_logf+0x160>
  403e9e:	ee77 6a86 	vadd.f32	s13, s15, s12
  403ea2:	eea3 6ae6 	vfms.f32	s12, s7, s13
  403ea6:	ee77 7a46 	vsub.f32	s15, s14, s12
  403eaa:	e798      	b.n	403dde <__ieee754_logf+0x76>
  403eac:	eddf 6a36 	vldr	s13, [pc, #216]	; 403f88 <__ieee754_logf+0x220>
  403eb0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  403eb4:	eee7 7a66 	vfms.f32	s15, s14, s13
  403eb8:	ee67 6a07 	vmul.f32	s13, s14, s14
  403ebc:	ee67 6aa6 	vmul.f32	s13, s15, s13
  403ec0:	b99b      	cbnz	r3, 403eea <__ieee754_logf+0x182>
  403ec2:	ee77 7a66 	vsub.f32	s15, s14, s13
  403ec6:	e78a      	b.n	403dde <__ieee754_logf+0x76>
  403ec8:	eddf 5a30 	vldr	s11, [pc, #192]	; 403f8c <__ieee754_logf+0x224>
  403ecc:	ed9f 5a30 	vldr	s10, [pc, #192]	; 403f90 <__ieee754_logf+0x228>
  403ed0:	ee77 6a86 	vadd.f32	s13, s15, s12
  403ed4:	ee63 7a25 	vmul.f32	s15, s6, s11
  403ed8:	eee3 7aa6 	vfma.f32	s15, s7, s13
  403edc:	ee76 7a67 	vsub.f32	s15, s12, s15
  403ee0:	ee77 7ac7 	vsub.f32	s15, s15, s14
  403ee4:	eed3 7a05 	vfnms.f32	s15, s6, s10
  403ee8:	e779      	b.n	403dde <__ieee754_logf+0x76>
  403eea:	ee07 3a90 	vmov	s15, r3
  403eee:	eddf 5a27 	vldr	s11, [pc, #156]	; 403f8c <__ieee754_logf+0x224>
  403ef2:	ed9f 6a27 	vldr	s12, [pc, #156]	; 403f90 <__ieee754_logf+0x228>
  403ef6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403efa:	eee7 6ae5 	vfms.f32	s13, s15, s11
  403efe:	ee36 7ac7 	vsub.f32	s14, s13, s14
  403f02:	ee97 7a86 	vfnms.f32	s14, s15, s12
  403f06:	eef0 7a47 	vmov.f32	s15, s14
  403f0a:	e768      	b.n	403dde <__ieee754_logf+0x76>
  403f0c:	ee07 3a90 	vmov	s15, r3
  403f10:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 403f8c <__ieee754_logf+0x224>
  403f14:	eddf 6a1e 	vldr	s13, [pc, #120]	; 403f90 <__ieee754_logf+0x228>
  403f18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403f1c:	ee27 7a87 	vmul.f32	s14, s15, s14
  403f20:	eea7 7aa6 	vfma.f32	s14, s15, s13
  403f24:	eef0 7a47 	vmov.f32	s15, s14
  403f28:	e759      	b.n	403dde <__ieee754_logf+0x76>
  403f2a:	b173      	cbz	r3, 403f4a <__ieee754_logf+0x1e2>
  403f2c:	ed9f 6a17 	vldr	s12, [pc, #92]	; 403f8c <__ieee754_logf+0x224>
  403f30:	eddf 5a17 	vldr	s11, [pc, #92]	; 403f90 <__ieee754_logf+0x228>
  403f34:	ee77 6a67 	vsub.f32	s13, s14, s15
  403f38:	ee66 7a43 	vnmul.f32	s15, s12, s6
  403f3c:	eee3 7aa6 	vfma.f32	s15, s7, s13
  403f40:	ee77 7ac7 	vsub.f32	s15, s15, s14
  403f44:	eed3 7a25 	vfnms.f32	s15, s6, s11
  403f48:	e749      	b.n	403dde <__ieee754_logf+0x76>
  403f4a:	ee77 7a67 	vsub.f32	s15, s14, s15
  403f4e:	eea3 7ae7 	vfms.f32	s14, s7, s15
  403f52:	eef0 7a47 	vmov.f32	s15, s14
  403f56:	e742      	b.n	403dde <__ieee754_logf+0x76>
  403f58:	004afb20 	.word	0x004afb20
  403f5c:	00000000 	.word	0x00000000
  403f60:	cc000000 	.word	0xcc000000
  403f64:	4c000000 	.word	0x4c000000
  403f68:	3e178897 	.word	0x3e178897
  403f6c:	3e3a3325 	.word	0x3e3a3325
  403f70:	3e924925 	.word	0x3e924925
  403f74:	3e1cd04f 	.word	0x3e1cd04f
  403f78:	3e638e29 	.word	0x3e638e29
  403f7c:	3f2aaaab 	.word	0x3f2aaaab
  403f80:	3ecccccd 	.word	0x3ecccccd
  403f84:	ffcf5c30 	.word	0xffcf5c30
  403f88:	3eaaaaab 	.word	0x3eaaaaab
  403f8c:	3717f7d1 	.word	0x3717f7d1
  403f90:	3f317180 	.word	0x3f317180

00403f94 <matherr>:
  403f94:	2000      	movs	r0, #0
  403f96:	4770      	bx	lr

00403f98 <nan>:
  403f98:	2000      	movs	r0, #0
  403f9a:	4901      	ldr	r1, [pc, #4]	; (403fa0 <nan+0x8>)
  403f9c:	4770      	bx	lr
  403f9e:	bf00      	nop
  403fa0:	7ff80000 	.word	0x7ff80000

00403fa4 <__aeabi_drsub>:
  403fa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403fa8:	e002      	b.n	403fb0 <__adddf3>
  403faa:	bf00      	nop

00403fac <__aeabi_dsub>:
  403fac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403fb0 <__adddf3>:
  403fb0:	b530      	push	{r4, r5, lr}
  403fb2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403fb6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403fba:	ea94 0f05 	teq	r4, r5
  403fbe:	bf08      	it	eq
  403fc0:	ea90 0f02 	teqeq	r0, r2
  403fc4:	bf1f      	itttt	ne
  403fc6:	ea54 0c00 	orrsne.w	ip, r4, r0
  403fca:	ea55 0c02 	orrsne.w	ip, r5, r2
  403fce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403fd2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403fd6:	f000 80e2 	beq.w	40419e <__adddf3+0x1ee>
  403fda:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403fde:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403fe2:	bfb8      	it	lt
  403fe4:	426d      	neglt	r5, r5
  403fe6:	dd0c      	ble.n	404002 <__adddf3+0x52>
  403fe8:	442c      	add	r4, r5
  403fea:	ea80 0202 	eor.w	r2, r0, r2
  403fee:	ea81 0303 	eor.w	r3, r1, r3
  403ff2:	ea82 0000 	eor.w	r0, r2, r0
  403ff6:	ea83 0101 	eor.w	r1, r3, r1
  403ffa:	ea80 0202 	eor.w	r2, r0, r2
  403ffe:	ea81 0303 	eor.w	r3, r1, r3
  404002:	2d36      	cmp	r5, #54	; 0x36
  404004:	bf88      	it	hi
  404006:	bd30      	pophi	{r4, r5, pc}
  404008:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40400c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404010:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  404014:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404018:	d002      	beq.n	404020 <__adddf3+0x70>
  40401a:	4240      	negs	r0, r0
  40401c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404020:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  404024:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404028:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40402c:	d002      	beq.n	404034 <__adddf3+0x84>
  40402e:	4252      	negs	r2, r2
  404030:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404034:	ea94 0f05 	teq	r4, r5
  404038:	f000 80a7 	beq.w	40418a <__adddf3+0x1da>
  40403c:	f1a4 0401 	sub.w	r4, r4, #1
  404040:	f1d5 0e20 	rsbs	lr, r5, #32
  404044:	db0d      	blt.n	404062 <__adddf3+0xb2>
  404046:	fa02 fc0e 	lsl.w	ip, r2, lr
  40404a:	fa22 f205 	lsr.w	r2, r2, r5
  40404e:	1880      	adds	r0, r0, r2
  404050:	f141 0100 	adc.w	r1, r1, #0
  404054:	fa03 f20e 	lsl.w	r2, r3, lr
  404058:	1880      	adds	r0, r0, r2
  40405a:	fa43 f305 	asr.w	r3, r3, r5
  40405e:	4159      	adcs	r1, r3
  404060:	e00e      	b.n	404080 <__adddf3+0xd0>
  404062:	f1a5 0520 	sub.w	r5, r5, #32
  404066:	f10e 0e20 	add.w	lr, lr, #32
  40406a:	2a01      	cmp	r2, #1
  40406c:	fa03 fc0e 	lsl.w	ip, r3, lr
  404070:	bf28      	it	cs
  404072:	f04c 0c02 	orrcs.w	ip, ip, #2
  404076:	fa43 f305 	asr.w	r3, r3, r5
  40407a:	18c0      	adds	r0, r0, r3
  40407c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  404080:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404084:	d507      	bpl.n	404096 <__adddf3+0xe6>
  404086:	f04f 0e00 	mov.w	lr, #0
  40408a:	f1dc 0c00 	rsbs	ip, ip, #0
  40408e:	eb7e 0000 	sbcs.w	r0, lr, r0
  404092:	eb6e 0101 	sbc.w	r1, lr, r1
  404096:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40409a:	d31b      	bcc.n	4040d4 <__adddf3+0x124>
  40409c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4040a0:	d30c      	bcc.n	4040bc <__adddf3+0x10c>
  4040a2:	0849      	lsrs	r1, r1, #1
  4040a4:	ea5f 0030 	movs.w	r0, r0, rrx
  4040a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4040ac:	f104 0401 	add.w	r4, r4, #1
  4040b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4040b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4040b8:	f080 809a 	bcs.w	4041f0 <__adddf3+0x240>
  4040bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4040c0:	bf08      	it	eq
  4040c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4040c6:	f150 0000 	adcs.w	r0, r0, #0
  4040ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4040ce:	ea41 0105 	orr.w	r1, r1, r5
  4040d2:	bd30      	pop	{r4, r5, pc}
  4040d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4040d8:	4140      	adcs	r0, r0
  4040da:	eb41 0101 	adc.w	r1, r1, r1
  4040de:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4040e2:	f1a4 0401 	sub.w	r4, r4, #1
  4040e6:	d1e9      	bne.n	4040bc <__adddf3+0x10c>
  4040e8:	f091 0f00 	teq	r1, #0
  4040ec:	bf04      	itt	eq
  4040ee:	4601      	moveq	r1, r0
  4040f0:	2000      	moveq	r0, #0
  4040f2:	fab1 f381 	clz	r3, r1
  4040f6:	bf08      	it	eq
  4040f8:	3320      	addeq	r3, #32
  4040fa:	f1a3 030b 	sub.w	r3, r3, #11
  4040fe:	f1b3 0220 	subs.w	r2, r3, #32
  404102:	da0c      	bge.n	40411e <__adddf3+0x16e>
  404104:	320c      	adds	r2, #12
  404106:	dd08      	ble.n	40411a <__adddf3+0x16a>
  404108:	f102 0c14 	add.w	ip, r2, #20
  40410c:	f1c2 020c 	rsb	r2, r2, #12
  404110:	fa01 f00c 	lsl.w	r0, r1, ip
  404114:	fa21 f102 	lsr.w	r1, r1, r2
  404118:	e00c      	b.n	404134 <__adddf3+0x184>
  40411a:	f102 0214 	add.w	r2, r2, #20
  40411e:	bfd8      	it	le
  404120:	f1c2 0c20 	rsble	ip, r2, #32
  404124:	fa01 f102 	lsl.w	r1, r1, r2
  404128:	fa20 fc0c 	lsr.w	ip, r0, ip
  40412c:	bfdc      	itt	le
  40412e:	ea41 010c 	orrle.w	r1, r1, ip
  404132:	4090      	lslle	r0, r2
  404134:	1ae4      	subs	r4, r4, r3
  404136:	bfa2      	ittt	ge
  404138:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40413c:	4329      	orrge	r1, r5
  40413e:	bd30      	popge	{r4, r5, pc}
  404140:	ea6f 0404 	mvn.w	r4, r4
  404144:	3c1f      	subs	r4, #31
  404146:	da1c      	bge.n	404182 <__adddf3+0x1d2>
  404148:	340c      	adds	r4, #12
  40414a:	dc0e      	bgt.n	40416a <__adddf3+0x1ba>
  40414c:	f104 0414 	add.w	r4, r4, #20
  404150:	f1c4 0220 	rsb	r2, r4, #32
  404154:	fa20 f004 	lsr.w	r0, r0, r4
  404158:	fa01 f302 	lsl.w	r3, r1, r2
  40415c:	ea40 0003 	orr.w	r0, r0, r3
  404160:	fa21 f304 	lsr.w	r3, r1, r4
  404164:	ea45 0103 	orr.w	r1, r5, r3
  404168:	bd30      	pop	{r4, r5, pc}
  40416a:	f1c4 040c 	rsb	r4, r4, #12
  40416e:	f1c4 0220 	rsb	r2, r4, #32
  404172:	fa20 f002 	lsr.w	r0, r0, r2
  404176:	fa01 f304 	lsl.w	r3, r1, r4
  40417a:	ea40 0003 	orr.w	r0, r0, r3
  40417e:	4629      	mov	r1, r5
  404180:	bd30      	pop	{r4, r5, pc}
  404182:	fa21 f004 	lsr.w	r0, r1, r4
  404186:	4629      	mov	r1, r5
  404188:	bd30      	pop	{r4, r5, pc}
  40418a:	f094 0f00 	teq	r4, #0
  40418e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  404192:	bf06      	itte	eq
  404194:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  404198:	3401      	addeq	r4, #1
  40419a:	3d01      	subne	r5, #1
  40419c:	e74e      	b.n	40403c <__adddf3+0x8c>
  40419e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4041a2:	bf18      	it	ne
  4041a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4041a8:	d029      	beq.n	4041fe <__adddf3+0x24e>
  4041aa:	ea94 0f05 	teq	r4, r5
  4041ae:	bf08      	it	eq
  4041b0:	ea90 0f02 	teqeq	r0, r2
  4041b4:	d005      	beq.n	4041c2 <__adddf3+0x212>
  4041b6:	ea54 0c00 	orrs.w	ip, r4, r0
  4041ba:	bf04      	itt	eq
  4041bc:	4619      	moveq	r1, r3
  4041be:	4610      	moveq	r0, r2
  4041c0:	bd30      	pop	{r4, r5, pc}
  4041c2:	ea91 0f03 	teq	r1, r3
  4041c6:	bf1e      	ittt	ne
  4041c8:	2100      	movne	r1, #0
  4041ca:	2000      	movne	r0, #0
  4041cc:	bd30      	popne	{r4, r5, pc}
  4041ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4041d2:	d105      	bne.n	4041e0 <__adddf3+0x230>
  4041d4:	0040      	lsls	r0, r0, #1
  4041d6:	4149      	adcs	r1, r1
  4041d8:	bf28      	it	cs
  4041da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4041de:	bd30      	pop	{r4, r5, pc}
  4041e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4041e4:	bf3c      	itt	cc
  4041e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4041ea:	bd30      	popcc	{r4, r5, pc}
  4041ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4041f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4041f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4041f8:	f04f 0000 	mov.w	r0, #0
  4041fc:	bd30      	pop	{r4, r5, pc}
  4041fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404202:	bf1a      	itte	ne
  404204:	4619      	movne	r1, r3
  404206:	4610      	movne	r0, r2
  404208:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40420c:	bf1c      	itt	ne
  40420e:	460b      	movne	r3, r1
  404210:	4602      	movne	r2, r0
  404212:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404216:	bf06      	itte	eq
  404218:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40421c:	ea91 0f03 	teqeq	r1, r3
  404220:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  404224:	bd30      	pop	{r4, r5, pc}
  404226:	bf00      	nop

00404228 <__aeabi_ui2d>:
  404228:	f090 0f00 	teq	r0, #0
  40422c:	bf04      	itt	eq
  40422e:	2100      	moveq	r1, #0
  404230:	4770      	bxeq	lr
  404232:	b530      	push	{r4, r5, lr}
  404234:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404238:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40423c:	f04f 0500 	mov.w	r5, #0
  404240:	f04f 0100 	mov.w	r1, #0
  404244:	e750      	b.n	4040e8 <__adddf3+0x138>
  404246:	bf00      	nop

00404248 <__aeabi_i2d>:
  404248:	f090 0f00 	teq	r0, #0
  40424c:	bf04      	itt	eq
  40424e:	2100      	moveq	r1, #0
  404250:	4770      	bxeq	lr
  404252:	b530      	push	{r4, r5, lr}
  404254:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404258:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40425c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  404260:	bf48      	it	mi
  404262:	4240      	negmi	r0, r0
  404264:	f04f 0100 	mov.w	r1, #0
  404268:	e73e      	b.n	4040e8 <__adddf3+0x138>
  40426a:	bf00      	nop

0040426c <__aeabi_f2d>:
  40426c:	0042      	lsls	r2, r0, #1
  40426e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  404272:	ea4f 0131 	mov.w	r1, r1, rrx
  404276:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40427a:	bf1f      	itttt	ne
  40427c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  404280:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404284:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  404288:	4770      	bxne	lr
  40428a:	f092 0f00 	teq	r2, #0
  40428e:	bf14      	ite	ne
  404290:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404294:	4770      	bxeq	lr
  404296:	b530      	push	{r4, r5, lr}
  404298:	f44f 7460 	mov.w	r4, #896	; 0x380
  40429c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4042a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4042a4:	e720      	b.n	4040e8 <__adddf3+0x138>
  4042a6:	bf00      	nop

004042a8 <__aeabi_ul2d>:
  4042a8:	ea50 0201 	orrs.w	r2, r0, r1
  4042ac:	bf08      	it	eq
  4042ae:	4770      	bxeq	lr
  4042b0:	b530      	push	{r4, r5, lr}
  4042b2:	f04f 0500 	mov.w	r5, #0
  4042b6:	e00a      	b.n	4042ce <__aeabi_l2d+0x16>

004042b8 <__aeabi_l2d>:
  4042b8:	ea50 0201 	orrs.w	r2, r0, r1
  4042bc:	bf08      	it	eq
  4042be:	4770      	bxeq	lr
  4042c0:	b530      	push	{r4, r5, lr}
  4042c2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4042c6:	d502      	bpl.n	4042ce <__aeabi_l2d+0x16>
  4042c8:	4240      	negs	r0, r0
  4042ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4042ce:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4042d2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4042d6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4042da:	f43f aedc 	beq.w	404096 <__adddf3+0xe6>
  4042de:	f04f 0203 	mov.w	r2, #3
  4042e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4042e6:	bf18      	it	ne
  4042e8:	3203      	addne	r2, #3
  4042ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4042ee:	bf18      	it	ne
  4042f0:	3203      	addne	r2, #3
  4042f2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4042f6:	f1c2 0320 	rsb	r3, r2, #32
  4042fa:	fa00 fc03 	lsl.w	ip, r0, r3
  4042fe:	fa20 f002 	lsr.w	r0, r0, r2
  404302:	fa01 fe03 	lsl.w	lr, r1, r3
  404306:	ea40 000e 	orr.w	r0, r0, lr
  40430a:	fa21 f102 	lsr.w	r1, r1, r2
  40430e:	4414      	add	r4, r2
  404310:	e6c1      	b.n	404096 <__adddf3+0xe6>
  404312:	bf00      	nop

00404314 <__aeabi_dmul>:
  404314:	b570      	push	{r4, r5, r6, lr}
  404316:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40431a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40431e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404322:	bf1d      	ittte	ne
  404324:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404328:	ea94 0f0c 	teqne	r4, ip
  40432c:	ea95 0f0c 	teqne	r5, ip
  404330:	f000 f8de 	bleq	4044f0 <__aeabi_dmul+0x1dc>
  404334:	442c      	add	r4, r5
  404336:	ea81 0603 	eor.w	r6, r1, r3
  40433a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40433e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  404342:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  404346:	bf18      	it	ne
  404348:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40434c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404350:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404354:	d038      	beq.n	4043c8 <__aeabi_dmul+0xb4>
  404356:	fba0 ce02 	umull	ip, lr, r0, r2
  40435a:	f04f 0500 	mov.w	r5, #0
  40435e:	fbe1 e502 	umlal	lr, r5, r1, r2
  404362:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404366:	fbe0 e503 	umlal	lr, r5, r0, r3
  40436a:	f04f 0600 	mov.w	r6, #0
  40436e:	fbe1 5603 	umlal	r5, r6, r1, r3
  404372:	f09c 0f00 	teq	ip, #0
  404376:	bf18      	it	ne
  404378:	f04e 0e01 	orrne.w	lr, lr, #1
  40437c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404380:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404384:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404388:	d204      	bcs.n	404394 <__aeabi_dmul+0x80>
  40438a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40438e:	416d      	adcs	r5, r5
  404390:	eb46 0606 	adc.w	r6, r6, r6
  404394:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404398:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40439c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4043a0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4043a4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4043a8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4043ac:	bf88      	it	hi
  4043ae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4043b2:	d81e      	bhi.n	4043f2 <__aeabi_dmul+0xde>
  4043b4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4043b8:	bf08      	it	eq
  4043ba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4043be:	f150 0000 	adcs.w	r0, r0, #0
  4043c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4043c6:	bd70      	pop	{r4, r5, r6, pc}
  4043c8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4043cc:	ea46 0101 	orr.w	r1, r6, r1
  4043d0:	ea40 0002 	orr.w	r0, r0, r2
  4043d4:	ea81 0103 	eor.w	r1, r1, r3
  4043d8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4043dc:	bfc2      	ittt	gt
  4043de:	ebd4 050c 	rsbsgt	r5, r4, ip
  4043e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4043e6:	bd70      	popgt	{r4, r5, r6, pc}
  4043e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4043ec:	f04f 0e00 	mov.w	lr, #0
  4043f0:	3c01      	subs	r4, #1
  4043f2:	f300 80ab 	bgt.w	40454c <__aeabi_dmul+0x238>
  4043f6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4043fa:	bfde      	ittt	le
  4043fc:	2000      	movle	r0, #0
  4043fe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  404402:	bd70      	pople	{r4, r5, r6, pc}
  404404:	f1c4 0400 	rsb	r4, r4, #0
  404408:	3c20      	subs	r4, #32
  40440a:	da35      	bge.n	404478 <__aeabi_dmul+0x164>
  40440c:	340c      	adds	r4, #12
  40440e:	dc1b      	bgt.n	404448 <__aeabi_dmul+0x134>
  404410:	f104 0414 	add.w	r4, r4, #20
  404414:	f1c4 0520 	rsb	r5, r4, #32
  404418:	fa00 f305 	lsl.w	r3, r0, r5
  40441c:	fa20 f004 	lsr.w	r0, r0, r4
  404420:	fa01 f205 	lsl.w	r2, r1, r5
  404424:	ea40 0002 	orr.w	r0, r0, r2
  404428:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40442c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404430:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404434:	fa21 f604 	lsr.w	r6, r1, r4
  404438:	eb42 0106 	adc.w	r1, r2, r6
  40443c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404440:	bf08      	it	eq
  404442:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404446:	bd70      	pop	{r4, r5, r6, pc}
  404448:	f1c4 040c 	rsb	r4, r4, #12
  40444c:	f1c4 0520 	rsb	r5, r4, #32
  404450:	fa00 f304 	lsl.w	r3, r0, r4
  404454:	fa20 f005 	lsr.w	r0, r0, r5
  404458:	fa01 f204 	lsl.w	r2, r1, r4
  40445c:	ea40 0002 	orr.w	r0, r0, r2
  404460:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404464:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404468:	f141 0100 	adc.w	r1, r1, #0
  40446c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404470:	bf08      	it	eq
  404472:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404476:	bd70      	pop	{r4, r5, r6, pc}
  404478:	f1c4 0520 	rsb	r5, r4, #32
  40447c:	fa00 f205 	lsl.w	r2, r0, r5
  404480:	ea4e 0e02 	orr.w	lr, lr, r2
  404484:	fa20 f304 	lsr.w	r3, r0, r4
  404488:	fa01 f205 	lsl.w	r2, r1, r5
  40448c:	ea43 0302 	orr.w	r3, r3, r2
  404490:	fa21 f004 	lsr.w	r0, r1, r4
  404494:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404498:	fa21 f204 	lsr.w	r2, r1, r4
  40449c:	ea20 0002 	bic.w	r0, r0, r2
  4044a0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4044a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4044a8:	bf08      	it	eq
  4044aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4044ae:	bd70      	pop	{r4, r5, r6, pc}
  4044b0:	f094 0f00 	teq	r4, #0
  4044b4:	d10f      	bne.n	4044d6 <__aeabi_dmul+0x1c2>
  4044b6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4044ba:	0040      	lsls	r0, r0, #1
  4044bc:	eb41 0101 	adc.w	r1, r1, r1
  4044c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4044c4:	bf08      	it	eq
  4044c6:	3c01      	subeq	r4, #1
  4044c8:	d0f7      	beq.n	4044ba <__aeabi_dmul+0x1a6>
  4044ca:	ea41 0106 	orr.w	r1, r1, r6
  4044ce:	f095 0f00 	teq	r5, #0
  4044d2:	bf18      	it	ne
  4044d4:	4770      	bxne	lr
  4044d6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4044da:	0052      	lsls	r2, r2, #1
  4044dc:	eb43 0303 	adc.w	r3, r3, r3
  4044e0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4044e4:	bf08      	it	eq
  4044e6:	3d01      	subeq	r5, #1
  4044e8:	d0f7      	beq.n	4044da <__aeabi_dmul+0x1c6>
  4044ea:	ea43 0306 	orr.w	r3, r3, r6
  4044ee:	4770      	bx	lr
  4044f0:	ea94 0f0c 	teq	r4, ip
  4044f4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4044f8:	bf18      	it	ne
  4044fa:	ea95 0f0c 	teqne	r5, ip
  4044fe:	d00c      	beq.n	40451a <__aeabi_dmul+0x206>
  404500:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404504:	bf18      	it	ne
  404506:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40450a:	d1d1      	bne.n	4044b0 <__aeabi_dmul+0x19c>
  40450c:	ea81 0103 	eor.w	r1, r1, r3
  404510:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404514:	f04f 0000 	mov.w	r0, #0
  404518:	bd70      	pop	{r4, r5, r6, pc}
  40451a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40451e:	bf06      	itte	eq
  404520:	4610      	moveq	r0, r2
  404522:	4619      	moveq	r1, r3
  404524:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404528:	d019      	beq.n	40455e <__aeabi_dmul+0x24a>
  40452a:	ea94 0f0c 	teq	r4, ip
  40452e:	d102      	bne.n	404536 <__aeabi_dmul+0x222>
  404530:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404534:	d113      	bne.n	40455e <__aeabi_dmul+0x24a>
  404536:	ea95 0f0c 	teq	r5, ip
  40453a:	d105      	bne.n	404548 <__aeabi_dmul+0x234>
  40453c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404540:	bf1c      	itt	ne
  404542:	4610      	movne	r0, r2
  404544:	4619      	movne	r1, r3
  404546:	d10a      	bne.n	40455e <__aeabi_dmul+0x24a>
  404548:	ea81 0103 	eor.w	r1, r1, r3
  40454c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404550:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404554:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404558:	f04f 0000 	mov.w	r0, #0
  40455c:	bd70      	pop	{r4, r5, r6, pc}
  40455e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404562:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404566:	bd70      	pop	{r4, r5, r6, pc}

00404568 <__aeabi_ddiv>:
  404568:	b570      	push	{r4, r5, r6, lr}
  40456a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40456e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404576:	bf1d      	ittte	ne
  404578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40457c:	ea94 0f0c 	teqne	r4, ip
  404580:	ea95 0f0c 	teqne	r5, ip
  404584:	f000 f8a7 	bleq	4046d6 <__aeabi_ddiv+0x16e>
  404588:	eba4 0405 	sub.w	r4, r4, r5
  40458c:	ea81 0e03 	eor.w	lr, r1, r3
  404590:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404594:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404598:	f000 8088 	beq.w	4046ac <__aeabi_ddiv+0x144>
  40459c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4045a0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4045a4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4045a8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4045ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4045b0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4045b4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4045b8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4045bc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4045c0:	429d      	cmp	r5, r3
  4045c2:	bf08      	it	eq
  4045c4:	4296      	cmpeq	r6, r2
  4045c6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4045ca:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4045ce:	d202      	bcs.n	4045d6 <__aeabi_ddiv+0x6e>
  4045d0:	085b      	lsrs	r3, r3, #1
  4045d2:	ea4f 0232 	mov.w	r2, r2, rrx
  4045d6:	1ab6      	subs	r6, r6, r2
  4045d8:	eb65 0503 	sbc.w	r5, r5, r3
  4045dc:	085b      	lsrs	r3, r3, #1
  4045de:	ea4f 0232 	mov.w	r2, r2, rrx
  4045e2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4045e6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4045ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4045ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4045f2:	bf22      	ittt	cs
  4045f4:	1ab6      	subcs	r6, r6, r2
  4045f6:	4675      	movcs	r5, lr
  4045f8:	ea40 000c 	orrcs.w	r0, r0, ip
  4045fc:	085b      	lsrs	r3, r3, #1
  4045fe:	ea4f 0232 	mov.w	r2, r2, rrx
  404602:	ebb6 0e02 	subs.w	lr, r6, r2
  404606:	eb75 0e03 	sbcs.w	lr, r5, r3
  40460a:	bf22      	ittt	cs
  40460c:	1ab6      	subcs	r6, r6, r2
  40460e:	4675      	movcs	r5, lr
  404610:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404614:	085b      	lsrs	r3, r3, #1
  404616:	ea4f 0232 	mov.w	r2, r2, rrx
  40461a:	ebb6 0e02 	subs.w	lr, r6, r2
  40461e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404622:	bf22      	ittt	cs
  404624:	1ab6      	subcs	r6, r6, r2
  404626:	4675      	movcs	r5, lr
  404628:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40462c:	085b      	lsrs	r3, r3, #1
  40462e:	ea4f 0232 	mov.w	r2, r2, rrx
  404632:	ebb6 0e02 	subs.w	lr, r6, r2
  404636:	eb75 0e03 	sbcs.w	lr, r5, r3
  40463a:	bf22      	ittt	cs
  40463c:	1ab6      	subcs	r6, r6, r2
  40463e:	4675      	movcs	r5, lr
  404640:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404644:	ea55 0e06 	orrs.w	lr, r5, r6
  404648:	d018      	beq.n	40467c <__aeabi_ddiv+0x114>
  40464a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40464e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  404652:	ea4f 1606 	mov.w	r6, r6, lsl #4
  404656:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40465a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40465e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  404662:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404666:	d1c0      	bne.n	4045ea <__aeabi_ddiv+0x82>
  404668:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40466c:	d10b      	bne.n	404686 <__aeabi_ddiv+0x11e>
  40466e:	ea41 0100 	orr.w	r1, r1, r0
  404672:	f04f 0000 	mov.w	r0, #0
  404676:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40467a:	e7b6      	b.n	4045ea <__aeabi_ddiv+0x82>
  40467c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404680:	bf04      	itt	eq
  404682:	4301      	orreq	r1, r0
  404684:	2000      	moveq	r0, #0
  404686:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40468a:	bf88      	it	hi
  40468c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404690:	f63f aeaf 	bhi.w	4043f2 <__aeabi_dmul+0xde>
  404694:	ebb5 0c03 	subs.w	ip, r5, r3
  404698:	bf04      	itt	eq
  40469a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40469e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4046a2:	f150 0000 	adcs.w	r0, r0, #0
  4046a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4046aa:	bd70      	pop	{r4, r5, r6, pc}
  4046ac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4046b0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4046b4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4046b8:	bfc2      	ittt	gt
  4046ba:	ebd4 050c 	rsbsgt	r5, r4, ip
  4046be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4046c2:	bd70      	popgt	{r4, r5, r6, pc}
  4046c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4046c8:	f04f 0e00 	mov.w	lr, #0
  4046cc:	3c01      	subs	r4, #1
  4046ce:	e690      	b.n	4043f2 <__aeabi_dmul+0xde>
  4046d0:	ea45 0e06 	orr.w	lr, r5, r6
  4046d4:	e68d      	b.n	4043f2 <__aeabi_dmul+0xde>
  4046d6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4046da:	ea94 0f0c 	teq	r4, ip
  4046de:	bf08      	it	eq
  4046e0:	ea95 0f0c 	teqeq	r5, ip
  4046e4:	f43f af3b 	beq.w	40455e <__aeabi_dmul+0x24a>
  4046e8:	ea94 0f0c 	teq	r4, ip
  4046ec:	d10a      	bne.n	404704 <__aeabi_ddiv+0x19c>
  4046ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4046f2:	f47f af34 	bne.w	40455e <__aeabi_dmul+0x24a>
  4046f6:	ea95 0f0c 	teq	r5, ip
  4046fa:	f47f af25 	bne.w	404548 <__aeabi_dmul+0x234>
  4046fe:	4610      	mov	r0, r2
  404700:	4619      	mov	r1, r3
  404702:	e72c      	b.n	40455e <__aeabi_dmul+0x24a>
  404704:	ea95 0f0c 	teq	r5, ip
  404708:	d106      	bne.n	404718 <__aeabi_ddiv+0x1b0>
  40470a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40470e:	f43f aefd 	beq.w	40450c <__aeabi_dmul+0x1f8>
  404712:	4610      	mov	r0, r2
  404714:	4619      	mov	r1, r3
  404716:	e722      	b.n	40455e <__aeabi_dmul+0x24a>
  404718:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40471c:	bf18      	it	ne
  40471e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404722:	f47f aec5 	bne.w	4044b0 <__aeabi_dmul+0x19c>
  404726:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40472a:	f47f af0d 	bne.w	404548 <__aeabi_dmul+0x234>
  40472e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  404732:	f47f aeeb 	bne.w	40450c <__aeabi_dmul+0x1f8>
  404736:	e712      	b.n	40455e <__aeabi_dmul+0x24a>

00404738 <__aeabi_d2f>:
  404738:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40473c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  404740:	bf24      	itt	cs
  404742:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  404746:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40474a:	d90d      	bls.n	404768 <__aeabi_d2f+0x30>
  40474c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404750:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  404754:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  404758:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40475c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  404760:	bf08      	it	eq
  404762:	f020 0001 	biceq.w	r0, r0, #1
  404766:	4770      	bx	lr
  404768:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40476c:	d121      	bne.n	4047b2 <__aeabi_d2f+0x7a>
  40476e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  404772:	bfbc      	itt	lt
  404774:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  404778:	4770      	bxlt	lr
  40477a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40477e:	ea4f 5252 	mov.w	r2, r2, lsr #21
  404782:	f1c2 0218 	rsb	r2, r2, #24
  404786:	f1c2 0c20 	rsb	ip, r2, #32
  40478a:	fa10 f30c 	lsls.w	r3, r0, ip
  40478e:	fa20 f002 	lsr.w	r0, r0, r2
  404792:	bf18      	it	ne
  404794:	f040 0001 	orrne.w	r0, r0, #1
  404798:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40479c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4047a0:	fa03 fc0c 	lsl.w	ip, r3, ip
  4047a4:	ea40 000c 	orr.w	r0, r0, ip
  4047a8:	fa23 f302 	lsr.w	r3, r3, r2
  4047ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4047b0:	e7cc      	b.n	40474c <__aeabi_d2f+0x14>
  4047b2:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4047b6:	d107      	bne.n	4047c8 <__aeabi_d2f+0x90>
  4047b8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4047bc:	bf1e      	ittt	ne
  4047be:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4047c2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4047c6:	4770      	bxne	lr
  4047c8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4047cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4047d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4047d4:	4770      	bx	lr
  4047d6:	bf00      	nop

004047d8 <__errno>:
  4047d8:	4b01      	ldr	r3, [pc, #4]	; (4047e0 <__errno+0x8>)
  4047da:	6818      	ldr	r0, [r3, #0]
  4047dc:	4770      	bx	lr
  4047de:	bf00      	nop
  4047e0:	20400050 	.word	0x20400050

004047e4 <__libc_init_array>:
  4047e4:	b570      	push	{r4, r5, r6, lr}
  4047e6:	4e0f      	ldr	r6, [pc, #60]	; (404824 <__libc_init_array+0x40>)
  4047e8:	4d0f      	ldr	r5, [pc, #60]	; (404828 <__libc_init_array+0x44>)
  4047ea:	1b76      	subs	r6, r6, r5
  4047ec:	10b6      	asrs	r6, r6, #2
  4047ee:	bf18      	it	ne
  4047f0:	2400      	movne	r4, #0
  4047f2:	d005      	beq.n	404800 <__libc_init_array+0x1c>
  4047f4:	3401      	adds	r4, #1
  4047f6:	f855 3b04 	ldr.w	r3, [r5], #4
  4047fa:	4798      	blx	r3
  4047fc:	42a6      	cmp	r6, r4
  4047fe:	d1f9      	bne.n	4047f4 <__libc_init_array+0x10>
  404800:	4e0a      	ldr	r6, [pc, #40]	; (40482c <__libc_init_array+0x48>)
  404802:	4d0b      	ldr	r5, [pc, #44]	; (404830 <__libc_init_array+0x4c>)
  404804:	1b76      	subs	r6, r6, r5
  404806:	f003 fcc5 	bl	408194 <_init>
  40480a:	10b6      	asrs	r6, r6, #2
  40480c:	bf18      	it	ne
  40480e:	2400      	movne	r4, #0
  404810:	d006      	beq.n	404820 <__libc_init_array+0x3c>
  404812:	3401      	adds	r4, #1
  404814:	f855 3b04 	ldr.w	r3, [r5], #4
  404818:	4798      	blx	r3
  40481a:	42a6      	cmp	r6, r4
  40481c:	d1f9      	bne.n	404812 <__libc_init_array+0x2e>
  40481e:	bd70      	pop	{r4, r5, r6, pc}
  404820:	bd70      	pop	{r4, r5, r6, pc}
  404822:	bf00      	nop
  404824:	004081a0 	.word	0x004081a0
  404828:	004081a0 	.word	0x004081a0
  40482c:	004081a8 	.word	0x004081a8
  404830:	004081a0 	.word	0x004081a0

00404834 <iprintf>:
  404834:	b40f      	push	{r0, r1, r2, r3}
  404836:	b500      	push	{lr}
  404838:	4907      	ldr	r1, [pc, #28]	; (404858 <iprintf+0x24>)
  40483a:	b083      	sub	sp, #12
  40483c:	ab04      	add	r3, sp, #16
  40483e:	6808      	ldr	r0, [r1, #0]
  404840:	f853 2b04 	ldr.w	r2, [r3], #4
  404844:	6881      	ldr	r1, [r0, #8]
  404846:	9301      	str	r3, [sp, #4]
  404848:	f000 fc06 	bl	405058 <_vfiprintf_r>
  40484c:	b003      	add	sp, #12
  40484e:	f85d eb04 	ldr.w	lr, [sp], #4
  404852:	b004      	add	sp, #16
  404854:	4770      	bx	lr
  404856:	bf00      	nop
  404858:	20400050 	.word	0x20400050

0040485c <malloc>:
  40485c:	4b02      	ldr	r3, [pc, #8]	; (404868 <malloc+0xc>)
  40485e:	4601      	mov	r1, r0
  404860:	6818      	ldr	r0, [r3, #0]
  404862:	f000 b803 	b.w	40486c <_malloc_r>
  404866:	bf00      	nop
  404868:	20400050 	.word	0x20400050

0040486c <_malloc_r>:
  40486c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404870:	f101 060b 	add.w	r6, r1, #11
  404874:	2e16      	cmp	r6, #22
  404876:	b083      	sub	sp, #12
  404878:	4605      	mov	r5, r0
  40487a:	f240 809e 	bls.w	4049ba <_malloc_r+0x14e>
  40487e:	f036 0607 	bics.w	r6, r6, #7
  404882:	f100 80bd 	bmi.w	404a00 <_malloc_r+0x194>
  404886:	42b1      	cmp	r1, r6
  404888:	f200 80ba 	bhi.w	404a00 <_malloc_r+0x194>
  40488c:	f000 fb86 	bl	404f9c <__malloc_lock>
  404890:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404894:	f0c0 8293 	bcc.w	404dbe <_malloc_r+0x552>
  404898:	0a73      	lsrs	r3, r6, #9
  40489a:	f000 80b8 	beq.w	404a0e <_malloc_r+0x1a2>
  40489e:	2b04      	cmp	r3, #4
  4048a0:	f200 8179 	bhi.w	404b96 <_malloc_r+0x32a>
  4048a4:	09b3      	lsrs	r3, r6, #6
  4048a6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4048aa:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4048ae:	00c3      	lsls	r3, r0, #3
  4048b0:	4fbf      	ldr	r7, [pc, #764]	; (404bb0 <_malloc_r+0x344>)
  4048b2:	443b      	add	r3, r7
  4048b4:	f1a3 0108 	sub.w	r1, r3, #8
  4048b8:	685c      	ldr	r4, [r3, #4]
  4048ba:	42a1      	cmp	r1, r4
  4048bc:	d106      	bne.n	4048cc <_malloc_r+0x60>
  4048be:	e00c      	b.n	4048da <_malloc_r+0x6e>
  4048c0:	2a00      	cmp	r2, #0
  4048c2:	f280 80aa 	bge.w	404a1a <_malloc_r+0x1ae>
  4048c6:	68e4      	ldr	r4, [r4, #12]
  4048c8:	42a1      	cmp	r1, r4
  4048ca:	d006      	beq.n	4048da <_malloc_r+0x6e>
  4048cc:	6863      	ldr	r3, [r4, #4]
  4048ce:	f023 0303 	bic.w	r3, r3, #3
  4048d2:	1b9a      	subs	r2, r3, r6
  4048d4:	2a0f      	cmp	r2, #15
  4048d6:	ddf3      	ble.n	4048c0 <_malloc_r+0x54>
  4048d8:	4670      	mov	r0, lr
  4048da:	693c      	ldr	r4, [r7, #16]
  4048dc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404bc4 <_malloc_r+0x358>
  4048e0:	4574      	cmp	r4, lr
  4048e2:	f000 81ab 	beq.w	404c3c <_malloc_r+0x3d0>
  4048e6:	6863      	ldr	r3, [r4, #4]
  4048e8:	f023 0303 	bic.w	r3, r3, #3
  4048ec:	1b9a      	subs	r2, r3, r6
  4048ee:	2a0f      	cmp	r2, #15
  4048f0:	f300 8190 	bgt.w	404c14 <_malloc_r+0x3a8>
  4048f4:	2a00      	cmp	r2, #0
  4048f6:	f8c7 e014 	str.w	lr, [r7, #20]
  4048fa:	f8c7 e010 	str.w	lr, [r7, #16]
  4048fe:	f280 809d 	bge.w	404a3c <_malloc_r+0x1d0>
  404902:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404906:	f080 8161 	bcs.w	404bcc <_malloc_r+0x360>
  40490a:	08db      	lsrs	r3, r3, #3
  40490c:	f103 0c01 	add.w	ip, r3, #1
  404910:	1099      	asrs	r1, r3, #2
  404912:	687a      	ldr	r2, [r7, #4]
  404914:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404918:	f8c4 8008 	str.w	r8, [r4, #8]
  40491c:	2301      	movs	r3, #1
  40491e:	408b      	lsls	r3, r1
  404920:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404924:	4313      	orrs	r3, r2
  404926:	3908      	subs	r1, #8
  404928:	60e1      	str	r1, [r4, #12]
  40492a:	607b      	str	r3, [r7, #4]
  40492c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404930:	f8c8 400c 	str.w	r4, [r8, #12]
  404934:	1082      	asrs	r2, r0, #2
  404936:	2401      	movs	r4, #1
  404938:	4094      	lsls	r4, r2
  40493a:	429c      	cmp	r4, r3
  40493c:	f200 808b 	bhi.w	404a56 <_malloc_r+0x1ea>
  404940:	421c      	tst	r4, r3
  404942:	d106      	bne.n	404952 <_malloc_r+0xe6>
  404944:	f020 0003 	bic.w	r0, r0, #3
  404948:	0064      	lsls	r4, r4, #1
  40494a:	421c      	tst	r4, r3
  40494c:	f100 0004 	add.w	r0, r0, #4
  404950:	d0fa      	beq.n	404948 <_malloc_r+0xdc>
  404952:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404956:	46cc      	mov	ip, r9
  404958:	4680      	mov	r8, r0
  40495a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40495e:	459c      	cmp	ip, r3
  404960:	d107      	bne.n	404972 <_malloc_r+0x106>
  404962:	e16d      	b.n	404c40 <_malloc_r+0x3d4>
  404964:	2a00      	cmp	r2, #0
  404966:	f280 817b 	bge.w	404c60 <_malloc_r+0x3f4>
  40496a:	68db      	ldr	r3, [r3, #12]
  40496c:	459c      	cmp	ip, r3
  40496e:	f000 8167 	beq.w	404c40 <_malloc_r+0x3d4>
  404972:	6859      	ldr	r1, [r3, #4]
  404974:	f021 0103 	bic.w	r1, r1, #3
  404978:	1b8a      	subs	r2, r1, r6
  40497a:	2a0f      	cmp	r2, #15
  40497c:	ddf2      	ble.n	404964 <_malloc_r+0xf8>
  40497e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404982:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404986:	9300      	str	r3, [sp, #0]
  404988:	199c      	adds	r4, r3, r6
  40498a:	4628      	mov	r0, r5
  40498c:	f046 0601 	orr.w	r6, r6, #1
  404990:	f042 0501 	orr.w	r5, r2, #1
  404994:	605e      	str	r6, [r3, #4]
  404996:	f8c8 c00c 	str.w	ip, [r8, #12]
  40499a:	f8cc 8008 	str.w	r8, [ip, #8]
  40499e:	617c      	str	r4, [r7, #20]
  4049a0:	613c      	str	r4, [r7, #16]
  4049a2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4049a6:	f8c4 e008 	str.w	lr, [r4, #8]
  4049aa:	6065      	str	r5, [r4, #4]
  4049ac:	505a      	str	r2, [r3, r1]
  4049ae:	f000 fafb 	bl	404fa8 <__malloc_unlock>
  4049b2:	9b00      	ldr	r3, [sp, #0]
  4049b4:	f103 0408 	add.w	r4, r3, #8
  4049b8:	e01e      	b.n	4049f8 <_malloc_r+0x18c>
  4049ba:	2910      	cmp	r1, #16
  4049bc:	d820      	bhi.n	404a00 <_malloc_r+0x194>
  4049be:	f000 faed 	bl	404f9c <__malloc_lock>
  4049c2:	2610      	movs	r6, #16
  4049c4:	2318      	movs	r3, #24
  4049c6:	2002      	movs	r0, #2
  4049c8:	4f79      	ldr	r7, [pc, #484]	; (404bb0 <_malloc_r+0x344>)
  4049ca:	443b      	add	r3, r7
  4049cc:	f1a3 0208 	sub.w	r2, r3, #8
  4049d0:	685c      	ldr	r4, [r3, #4]
  4049d2:	4294      	cmp	r4, r2
  4049d4:	f000 813d 	beq.w	404c52 <_malloc_r+0x3e6>
  4049d8:	6863      	ldr	r3, [r4, #4]
  4049da:	68e1      	ldr	r1, [r4, #12]
  4049dc:	68a6      	ldr	r6, [r4, #8]
  4049de:	f023 0303 	bic.w	r3, r3, #3
  4049e2:	4423      	add	r3, r4
  4049e4:	4628      	mov	r0, r5
  4049e6:	685a      	ldr	r2, [r3, #4]
  4049e8:	60f1      	str	r1, [r6, #12]
  4049ea:	f042 0201 	orr.w	r2, r2, #1
  4049ee:	608e      	str	r6, [r1, #8]
  4049f0:	605a      	str	r2, [r3, #4]
  4049f2:	f000 fad9 	bl	404fa8 <__malloc_unlock>
  4049f6:	3408      	adds	r4, #8
  4049f8:	4620      	mov	r0, r4
  4049fa:	b003      	add	sp, #12
  4049fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a00:	2400      	movs	r4, #0
  404a02:	230c      	movs	r3, #12
  404a04:	4620      	mov	r0, r4
  404a06:	602b      	str	r3, [r5, #0]
  404a08:	b003      	add	sp, #12
  404a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a0e:	2040      	movs	r0, #64	; 0x40
  404a10:	f44f 7300 	mov.w	r3, #512	; 0x200
  404a14:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404a18:	e74a      	b.n	4048b0 <_malloc_r+0x44>
  404a1a:	4423      	add	r3, r4
  404a1c:	68e1      	ldr	r1, [r4, #12]
  404a1e:	685a      	ldr	r2, [r3, #4]
  404a20:	68a6      	ldr	r6, [r4, #8]
  404a22:	f042 0201 	orr.w	r2, r2, #1
  404a26:	60f1      	str	r1, [r6, #12]
  404a28:	4628      	mov	r0, r5
  404a2a:	608e      	str	r6, [r1, #8]
  404a2c:	605a      	str	r2, [r3, #4]
  404a2e:	f000 fabb 	bl	404fa8 <__malloc_unlock>
  404a32:	3408      	adds	r4, #8
  404a34:	4620      	mov	r0, r4
  404a36:	b003      	add	sp, #12
  404a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a3c:	4423      	add	r3, r4
  404a3e:	4628      	mov	r0, r5
  404a40:	685a      	ldr	r2, [r3, #4]
  404a42:	f042 0201 	orr.w	r2, r2, #1
  404a46:	605a      	str	r2, [r3, #4]
  404a48:	f000 faae 	bl	404fa8 <__malloc_unlock>
  404a4c:	3408      	adds	r4, #8
  404a4e:	4620      	mov	r0, r4
  404a50:	b003      	add	sp, #12
  404a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a56:	68bc      	ldr	r4, [r7, #8]
  404a58:	6863      	ldr	r3, [r4, #4]
  404a5a:	f023 0803 	bic.w	r8, r3, #3
  404a5e:	45b0      	cmp	r8, r6
  404a60:	d304      	bcc.n	404a6c <_malloc_r+0x200>
  404a62:	eba8 0306 	sub.w	r3, r8, r6
  404a66:	2b0f      	cmp	r3, #15
  404a68:	f300 8085 	bgt.w	404b76 <_malloc_r+0x30a>
  404a6c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404bc8 <_malloc_r+0x35c>
  404a70:	4b50      	ldr	r3, [pc, #320]	; (404bb4 <_malloc_r+0x348>)
  404a72:	f8d9 2000 	ldr.w	r2, [r9]
  404a76:	681b      	ldr	r3, [r3, #0]
  404a78:	3201      	adds	r2, #1
  404a7a:	4433      	add	r3, r6
  404a7c:	eb04 0a08 	add.w	sl, r4, r8
  404a80:	f000 8155 	beq.w	404d2e <_malloc_r+0x4c2>
  404a84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404a88:	330f      	adds	r3, #15
  404a8a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404a8e:	f02b 0b0f 	bic.w	fp, fp, #15
  404a92:	4659      	mov	r1, fp
  404a94:	4628      	mov	r0, r5
  404a96:	f000 fa8d 	bl	404fb4 <_sbrk_r>
  404a9a:	1c41      	adds	r1, r0, #1
  404a9c:	4602      	mov	r2, r0
  404a9e:	f000 80fc 	beq.w	404c9a <_malloc_r+0x42e>
  404aa2:	4582      	cmp	sl, r0
  404aa4:	f200 80f7 	bhi.w	404c96 <_malloc_r+0x42a>
  404aa8:	4b43      	ldr	r3, [pc, #268]	; (404bb8 <_malloc_r+0x34c>)
  404aaa:	6819      	ldr	r1, [r3, #0]
  404aac:	4459      	add	r1, fp
  404aae:	6019      	str	r1, [r3, #0]
  404ab0:	f000 814d 	beq.w	404d4e <_malloc_r+0x4e2>
  404ab4:	f8d9 0000 	ldr.w	r0, [r9]
  404ab8:	3001      	adds	r0, #1
  404aba:	bf1b      	ittet	ne
  404abc:	eba2 0a0a 	subne.w	sl, r2, sl
  404ac0:	4451      	addne	r1, sl
  404ac2:	f8c9 2000 	streq.w	r2, [r9]
  404ac6:	6019      	strne	r1, [r3, #0]
  404ac8:	f012 0107 	ands.w	r1, r2, #7
  404acc:	f000 8115 	beq.w	404cfa <_malloc_r+0x48e>
  404ad0:	f1c1 0008 	rsb	r0, r1, #8
  404ad4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404ad8:	4402      	add	r2, r0
  404ada:	3108      	adds	r1, #8
  404adc:	eb02 090b 	add.w	r9, r2, fp
  404ae0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404ae4:	eba1 0909 	sub.w	r9, r1, r9
  404ae8:	4649      	mov	r1, r9
  404aea:	4628      	mov	r0, r5
  404aec:	9301      	str	r3, [sp, #4]
  404aee:	9200      	str	r2, [sp, #0]
  404af0:	f000 fa60 	bl	404fb4 <_sbrk_r>
  404af4:	1c43      	adds	r3, r0, #1
  404af6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404afa:	f000 8143 	beq.w	404d84 <_malloc_r+0x518>
  404afe:	1a80      	subs	r0, r0, r2
  404b00:	4448      	add	r0, r9
  404b02:	f040 0001 	orr.w	r0, r0, #1
  404b06:	6819      	ldr	r1, [r3, #0]
  404b08:	60ba      	str	r2, [r7, #8]
  404b0a:	4449      	add	r1, r9
  404b0c:	42bc      	cmp	r4, r7
  404b0e:	6050      	str	r0, [r2, #4]
  404b10:	6019      	str	r1, [r3, #0]
  404b12:	d017      	beq.n	404b44 <_malloc_r+0x2d8>
  404b14:	f1b8 0f0f 	cmp.w	r8, #15
  404b18:	f240 80fb 	bls.w	404d12 <_malloc_r+0x4a6>
  404b1c:	6860      	ldr	r0, [r4, #4]
  404b1e:	f1a8 020c 	sub.w	r2, r8, #12
  404b22:	f022 0207 	bic.w	r2, r2, #7
  404b26:	eb04 0e02 	add.w	lr, r4, r2
  404b2a:	f000 0001 	and.w	r0, r0, #1
  404b2e:	f04f 0c05 	mov.w	ip, #5
  404b32:	4310      	orrs	r0, r2
  404b34:	2a0f      	cmp	r2, #15
  404b36:	6060      	str	r0, [r4, #4]
  404b38:	f8ce c004 	str.w	ip, [lr, #4]
  404b3c:	f8ce c008 	str.w	ip, [lr, #8]
  404b40:	f200 8117 	bhi.w	404d72 <_malloc_r+0x506>
  404b44:	4b1d      	ldr	r3, [pc, #116]	; (404bbc <_malloc_r+0x350>)
  404b46:	68bc      	ldr	r4, [r7, #8]
  404b48:	681a      	ldr	r2, [r3, #0]
  404b4a:	4291      	cmp	r1, r2
  404b4c:	bf88      	it	hi
  404b4e:	6019      	strhi	r1, [r3, #0]
  404b50:	4b1b      	ldr	r3, [pc, #108]	; (404bc0 <_malloc_r+0x354>)
  404b52:	681a      	ldr	r2, [r3, #0]
  404b54:	4291      	cmp	r1, r2
  404b56:	6862      	ldr	r2, [r4, #4]
  404b58:	bf88      	it	hi
  404b5a:	6019      	strhi	r1, [r3, #0]
  404b5c:	f022 0203 	bic.w	r2, r2, #3
  404b60:	4296      	cmp	r6, r2
  404b62:	eba2 0306 	sub.w	r3, r2, r6
  404b66:	d801      	bhi.n	404b6c <_malloc_r+0x300>
  404b68:	2b0f      	cmp	r3, #15
  404b6a:	dc04      	bgt.n	404b76 <_malloc_r+0x30a>
  404b6c:	4628      	mov	r0, r5
  404b6e:	f000 fa1b 	bl	404fa8 <__malloc_unlock>
  404b72:	2400      	movs	r4, #0
  404b74:	e740      	b.n	4049f8 <_malloc_r+0x18c>
  404b76:	19a2      	adds	r2, r4, r6
  404b78:	f043 0301 	orr.w	r3, r3, #1
  404b7c:	f046 0601 	orr.w	r6, r6, #1
  404b80:	6066      	str	r6, [r4, #4]
  404b82:	4628      	mov	r0, r5
  404b84:	60ba      	str	r2, [r7, #8]
  404b86:	6053      	str	r3, [r2, #4]
  404b88:	f000 fa0e 	bl	404fa8 <__malloc_unlock>
  404b8c:	3408      	adds	r4, #8
  404b8e:	4620      	mov	r0, r4
  404b90:	b003      	add	sp, #12
  404b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b96:	2b14      	cmp	r3, #20
  404b98:	d971      	bls.n	404c7e <_malloc_r+0x412>
  404b9a:	2b54      	cmp	r3, #84	; 0x54
  404b9c:	f200 80a3 	bhi.w	404ce6 <_malloc_r+0x47a>
  404ba0:	0b33      	lsrs	r3, r6, #12
  404ba2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404ba6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404baa:	00c3      	lsls	r3, r0, #3
  404bac:	e680      	b.n	4048b0 <_malloc_r+0x44>
  404bae:	bf00      	nop
  404bb0:	20400480 	.word	0x20400480
  404bb4:	2044503c 	.word	0x2044503c
  404bb8:	2044500c 	.word	0x2044500c
  404bbc:	20445034 	.word	0x20445034
  404bc0:	20445038 	.word	0x20445038
  404bc4:	20400488 	.word	0x20400488
  404bc8:	20400888 	.word	0x20400888
  404bcc:	0a5a      	lsrs	r2, r3, #9
  404bce:	2a04      	cmp	r2, #4
  404bd0:	d95b      	bls.n	404c8a <_malloc_r+0x41e>
  404bd2:	2a14      	cmp	r2, #20
  404bd4:	f200 80ae 	bhi.w	404d34 <_malloc_r+0x4c8>
  404bd8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404bdc:	00c9      	lsls	r1, r1, #3
  404bde:	325b      	adds	r2, #91	; 0x5b
  404be0:	eb07 0c01 	add.w	ip, r7, r1
  404be4:	5879      	ldr	r1, [r7, r1]
  404be6:	f1ac 0c08 	sub.w	ip, ip, #8
  404bea:	458c      	cmp	ip, r1
  404bec:	f000 8088 	beq.w	404d00 <_malloc_r+0x494>
  404bf0:	684a      	ldr	r2, [r1, #4]
  404bf2:	f022 0203 	bic.w	r2, r2, #3
  404bf6:	4293      	cmp	r3, r2
  404bf8:	d273      	bcs.n	404ce2 <_malloc_r+0x476>
  404bfa:	6889      	ldr	r1, [r1, #8]
  404bfc:	458c      	cmp	ip, r1
  404bfe:	d1f7      	bne.n	404bf0 <_malloc_r+0x384>
  404c00:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404c04:	687b      	ldr	r3, [r7, #4]
  404c06:	60e2      	str	r2, [r4, #12]
  404c08:	f8c4 c008 	str.w	ip, [r4, #8]
  404c0c:	6094      	str	r4, [r2, #8]
  404c0e:	f8cc 400c 	str.w	r4, [ip, #12]
  404c12:	e68f      	b.n	404934 <_malloc_r+0xc8>
  404c14:	19a1      	adds	r1, r4, r6
  404c16:	f046 0c01 	orr.w	ip, r6, #1
  404c1a:	f042 0601 	orr.w	r6, r2, #1
  404c1e:	f8c4 c004 	str.w	ip, [r4, #4]
  404c22:	4628      	mov	r0, r5
  404c24:	6179      	str	r1, [r7, #20]
  404c26:	6139      	str	r1, [r7, #16]
  404c28:	f8c1 e00c 	str.w	lr, [r1, #12]
  404c2c:	f8c1 e008 	str.w	lr, [r1, #8]
  404c30:	604e      	str	r6, [r1, #4]
  404c32:	50e2      	str	r2, [r4, r3]
  404c34:	f000 f9b8 	bl	404fa8 <__malloc_unlock>
  404c38:	3408      	adds	r4, #8
  404c3a:	e6dd      	b.n	4049f8 <_malloc_r+0x18c>
  404c3c:	687b      	ldr	r3, [r7, #4]
  404c3e:	e679      	b.n	404934 <_malloc_r+0xc8>
  404c40:	f108 0801 	add.w	r8, r8, #1
  404c44:	f018 0f03 	tst.w	r8, #3
  404c48:	f10c 0c08 	add.w	ip, ip, #8
  404c4c:	f47f ae85 	bne.w	40495a <_malloc_r+0xee>
  404c50:	e02d      	b.n	404cae <_malloc_r+0x442>
  404c52:	68dc      	ldr	r4, [r3, #12]
  404c54:	42a3      	cmp	r3, r4
  404c56:	bf08      	it	eq
  404c58:	3002      	addeq	r0, #2
  404c5a:	f43f ae3e 	beq.w	4048da <_malloc_r+0x6e>
  404c5e:	e6bb      	b.n	4049d8 <_malloc_r+0x16c>
  404c60:	4419      	add	r1, r3
  404c62:	461c      	mov	r4, r3
  404c64:	684a      	ldr	r2, [r1, #4]
  404c66:	68db      	ldr	r3, [r3, #12]
  404c68:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404c6c:	f042 0201 	orr.w	r2, r2, #1
  404c70:	604a      	str	r2, [r1, #4]
  404c72:	4628      	mov	r0, r5
  404c74:	60f3      	str	r3, [r6, #12]
  404c76:	609e      	str	r6, [r3, #8]
  404c78:	f000 f996 	bl	404fa8 <__malloc_unlock>
  404c7c:	e6bc      	b.n	4049f8 <_malloc_r+0x18c>
  404c7e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404c82:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404c86:	00c3      	lsls	r3, r0, #3
  404c88:	e612      	b.n	4048b0 <_malloc_r+0x44>
  404c8a:	099a      	lsrs	r2, r3, #6
  404c8c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404c90:	00c9      	lsls	r1, r1, #3
  404c92:	3238      	adds	r2, #56	; 0x38
  404c94:	e7a4      	b.n	404be0 <_malloc_r+0x374>
  404c96:	42bc      	cmp	r4, r7
  404c98:	d054      	beq.n	404d44 <_malloc_r+0x4d8>
  404c9a:	68bc      	ldr	r4, [r7, #8]
  404c9c:	6862      	ldr	r2, [r4, #4]
  404c9e:	f022 0203 	bic.w	r2, r2, #3
  404ca2:	e75d      	b.n	404b60 <_malloc_r+0x2f4>
  404ca4:	f859 3908 	ldr.w	r3, [r9], #-8
  404ca8:	4599      	cmp	r9, r3
  404caa:	f040 8086 	bne.w	404dba <_malloc_r+0x54e>
  404cae:	f010 0f03 	tst.w	r0, #3
  404cb2:	f100 30ff 	add.w	r0, r0, #4294967295
  404cb6:	d1f5      	bne.n	404ca4 <_malloc_r+0x438>
  404cb8:	687b      	ldr	r3, [r7, #4]
  404cba:	ea23 0304 	bic.w	r3, r3, r4
  404cbe:	607b      	str	r3, [r7, #4]
  404cc0:	0064      	lsls	r4, r4, #1
  404cc2:	429c      	cmp	r4, r3
  404cc4:	f63f aec7 	bhi.w	404a56 <_malloc_r+0x1ea>
  404cc8:	2c00      	cmp	r4, #0
  404cca:	f43f aec4 	beq.w	404a56 <_malloc_r+0x1ea>
  404cce:	421c      	tst	r4, r3
  404cd0:	4640      	mov	r0, r8
  404cd2:	f47f ae3e 	bne.w	404952 <_malloc_r+0xe6>
  404cd6:	0064      	lsls	r4, r4, #1
  404cd8:	421c      	tst	r4, r3
  404cda:	f100 0004 	add.w	r0, r0, #4
  404cde:	d0fa      	beq.n	404cd6 <_malloc_r+0x46a>
  404ce0:	e637      	b.n	404952 <_malloc_r+0xe6>
  404ce2:	468c      	mov	ip, r1
  404ce4:	e78c      	b.n	404c00 <_malloc_r+0x394>
  404ce6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404cea:	d815      	bhi.n	404d18 <_malloc_r+0x4ac>
  404cec:	0bf3      	lsrs	r3, r6, #15
  404cee:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404cf2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404cf6:	00c3      	lsls	r3, r0, #3
  404cf8:	e5da      	b.n	4048b0 <_malloc_r+0x44>
  404cfa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404cfe:	e6ed      	b.n	404adc <_malloc_r+0x270>
  404d00:	687b      	ldr	r3, [r7, #4]
  404d02:	1092      	asrs	r2, r2, #2
  404d04:	2101      	movs	r1, #1
  404d06:	fa01 f202 	lsl.w	r2, r1, r2
  404d0a:	4313      	orrs	r3, r2
  404d0c:	607b      	str	r3, [r7, #4]
  404d0e:	4662      	mov	r2, ip
  404d10:	e779      	b.n	404c06 <_malloc_r+0x39a>
  404d12:	2301      	movs	r3, #1
  404d14:	6053      	str	r3, [r2, #4]
  404d16:	e729      	b.n	404b6c <_malloc_r+0x300>
  404d18:	f240 5254 	movw	r2, #1364	; 0x554
  404d1c:	4293      	cmp	r3, r2
  404d1e:	d822      	bhi.n	404d66 <_malloc_r+0x4fa>
  404d20:	0cb3      	lsrs	r3, r6, #18
  404d22:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404d26:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404d2a:	00c3      	lsls	r3, r0, #3
  404d2c:	e5c0      	b.n	4048b0 <_malloc_r+0x44>
  404d2e:	f103 0b10 	add.w	fp, r3, #16
  404d32:	e6ae      	b.n	404a92 <_malloc_r+0x226>
  404d34:	2a54      	cmp	r2, #84	; 0x54
  404d36:	d829      	bhi.n	404d8c <_malloc_r+0x520>
  404d38:	0b1a      	lsrs	r2, r3, #12
  404d3a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404d3e:	00c9      	lsls	r1, r1, #3
  404d40:	326e      	adds	r2, #110	; 0x6e
  404d42:	e74d      	b.n	404be0 <_malloc_r+0x374>
  404d44:	4b20      	ldr	r3, [pc, #128]	; (404dc8 <_malloc_r+0x55c>)
  404d46:	6819      	ldr	r1, [r3, #0]
  404d48:	4459      	add	r1, fp
  404d4a:	6019      	str	r1, [r3, #0]
  404d4c:	e6b2      	b.n	404ab4 <_malloc_r+0x248>
  404d4e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404d52:	2800      	cmp	r0, #0
  404d54:	f47f aeae 	bne.w	404ab4 <_malloc_r+0x248>
  404d58:	eb08 030b 	add.w	r3, r8, fp
  404d5c:	68ba      	ldr	r2, [r7, #8]
  404d5e:	f043 0301 	orr.w	r3, r3, #1
  404d62:	6053      	str	r3, [r2, #4]
  404d64:	e6ee      	b.n	404b44 <_malloc_r+0x2d8>
  404d66:	207f      	movs	r0, #127	; 0x7f
  404d68:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404d6c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404d70:	e59e      	b.n	4048b0 <_malloc_r+0x44>
  404d72:	f104 0108 	add.w	r1, r4, #8
  404d76:	4628      	mov	r0, r5
  404d78:	9300      	str	r3, [sp, #0]
  404d7a:	f001 fa89 	bl	406290 <_free_r>
  404d7e:	9b00      	ldr	r3, [sp, #0]
  404d80:	6819      	ldr	r1, [r3, #0]
  404d82:	e6df      	b.n	404b44 <_malloc_r+0x2d8>
  404d84:	2001      	movs	r0, #1
  404d86:	f04f 0900 	mov.w	r9, #0
  404d8a:	e6bc      	b.n	404b06 <_malloc_r+0x29a>
  404d8c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404d90:	d805      	bhi.n	404d9e <_malloc_r+0x532>
  404d92:	0bda      	lsrs	r2, r3, #15
  404d94:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404d98:	00c9      	lsls	r1, r1, #3
  404d9a:	3277      	adds	r2, #119	; 0x77
  404d9c:	e720      	b.n	404be0 <_malloc_r+0x374>
  404d9e:	f240 5154 	movw	r1, #1364	; 0x554
  404da2:	428a      	cmp	r2, r1
  404da4:	d805      	bhi.n	404db2 <_malloc_r+0x546>
  404da6:	0c9a      	lsrs	r2, r3, #18
  404da8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404dac:	00c9      	lsls	r1, r1, #3
  404dae:	327c      	adds	r2, #124	; 0x7c
  404db0:	e716      	b.n	404be0 <_malloc_r+0x374>
  404db2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404db6:	227e      	movs	r2, #126	; 0x7e
  404db8:	e712      	b.n	404be0 <_malloc_r+0x374>
  404dba:	687b      	ldr	r3, [r7, #4]
  404dbc:	e780      	b.n	404cc0 <_malloc_r+0x454>
  404dbe:	08f0      	lsrs	r0, r6, #3
  404dc0:	f106 0308 	add.w	r3, r6, #8
  404dc4:	e600      	b.n	4049c8 <_malloc_r+0x15c>
  404dc6:	bf00      	nop
  404dc8:	2044500c 	.word	0x2044500c

00404dcc <memcpy>:
  404dcc:	4684      	mov	ip, r0
  404dce:	ea41 0300 	orr.w	r3, r1, r0
  404dd2:	f013 0303 	ands.w	r3, r3, #3
  404dd6:	d16d      	bne.n	404eb4 <memcpy+0xe8>
  404dd8:	3a40      	subs	r2, #64	; 0x40
  404dda:	d341      	bcc.n	404e60 <memcpy+0x94>
  404ddc:	f851 3b04 	ldr.w	r3, [r1], #4
  404de0:	f840 3b04 	str.w	r3, [r0], #4
  404de4:	f851 3b04 	ldr.w	r3, [r1], #4
  404de8:	f840 3b04 	str.w	r3, [r0], #4
  404dec:	f851 3b04 	ldr.w	r3, [r1], #4
  404df0:	f840 3b04 	str.w	r3, [r0], #4
  404df4:	f851 3b04 	ldr.w	r3, [r1], #4
  404df8:	f840 3b04 	str.w	r3, [r0], #4
  404dfc:	f851 3b04 	ldr.w	r3, [r1], #4
  404e00:	f840 3b04 	str.w	r3, [r0], #4
  404e04:	f851 3b04 	ldr.w	r3, [r1], #4
  404e08:	f840 3b04 	str.w	r3, [r0], #4
  404e0c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e10:	f840 3b04 	str.w	r3, [r0], #4
  404e14:	f851 3b04 	ldr.w	r3, [r1], #4
  404e18:	f840 3b04 	str.w	r3, [r0], #4
  404e1c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e20:	f840 3b04 	str.w	r3, [r0], #4
  404e24:	f851 3b04 	ldr.w	r3, [r1], #4
  404e28:	f840 3b04 	str.w	r3, [r0], #4
  404e2c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e30:	f840 3b04 	str.w	r3, [r0], #4
  404e34:	f851 3b04 	ldr.w	r3, [r1], #4
  404e38:	f840 3b04 	str.w	r3, [r0], #4
  404e3c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e40:	f840 3b04 	str.w	r3, [r0], #4
  404e44:	f851 3b04 	ldr.w	r3, [r1], #4
  404e48:	f840 3b04 	str.w	r3, [r0], #4
  404e4c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e50:	f840 3b04 	str.w	r3, [r0], #4
  404e54:	f851 3b04 	ldr.w	r3, [r1], #4
  404e58:	f840 3b04 	str.w	r3, [r0], #4
  404e5c:	3a40      	subs	r2, #64	; 0x40
  404e5e:	d2bd      	bcs.n	404ddc <memcpy+0x10>
  404e60:	3230      	adds	r2, #48	; 0x30
  404e62:	d311      	bcc.n	404e88 <memcpy+0xbc>
  404e64:	f851 3b04 	ldr.w	r3, [r1], #4
  404e68:	f840 3b04 	str.w	r3, [r0], #4
  404e6c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e70:	f840 3b04 	str.w	r3, [r0], #4
  404e74:	f851 3b04 	ldr.w	r3, [r1], #4
  404e78:	f840 3b04 	str.w	r3, [r0], #4
  404e7c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e80:	f840 3b04 	str.w	r3, [r0], #4
  404e84:	3a10      	subs	r2, #16
  404e86:	d2ed      	bcs.n	404e64 <memcpy+0x98>
  404e88:	320c      	adds	r2, #12
  404e8a:	d305      	bcc.n	404e98 <memcpy+0xcc>
  404e8c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e90:	f840 3b04 	str.w	r3, [r0], #4
  404e94:	3a04      	subs	r2, #4
  404e96:	d2f9      	bcs.n	404e8c <memcpy+0xc0>
  404e98:	3204      	adds	r2, #4
  404e9a:	d008      	beq.n	404eae <memcpy+0xe2>
  404e9c:	07d2      	lsls	r2, r2, #31
  404e9e:	bf1c      	itt	ne
  404ea0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ea4:	f800 3b01 	strbne.w	r3, [r0], #1
  404ea8:	d301      	bcc.n	404eae <memcpy+0xe2>
  404eaa:	880b      	ldrh	r3, [r1, #0]
  404eac:	8003      	strh	r3, [r0, #0]
  404eae:	4660      	mov	r0, ip
  404eb0:	4770      	bx	lr
  404eb2:	bf00      	nop
  404eb4:	2a08      	cmp	r2, #8
  404eb6:	d313      	bcc.n	404ee0 <memcpy+0x114>
  404eb8:	078b      	lsls	r3, r1, #30
  404eba:	d08d      	beq.n	404dd8 <memcpy+0xc>
  404ebc:	f010 0303 	ands.w	r3, r0, #3
  404ec0:	d08a      	beq.n	404dd8 <memcpy+0xc>
  404ec2:	f1c3 0304 	rsb	r3, r3, #4
  404ec6:	1ad2      	subs	r2, r2, r3
  404ec8:	07db      	lsls	r3, r3, #31
  404eca:	bf1c      	itt	ne
  404ecc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ed0:	f800 3b01 	strbne.w	r3, [r0], #1
  404ed4:	d380      	bcc.n	404dd8 <memcpy+0xc>
  404ed6:	f831 3b02 	ldrh.w	r3, [r1], #2
  404eda:	f820 3b02 	strh.w	r3, [r0], #2
  404ede:	e77b      	b.n	404dd8 <memcpy+0xc>
  404ee0:	3a04      	subs	r2, #4
  404ee2:	d3d9      	bcc.n	404e98 <memcpy+0xcc>
  404ee4:	3a01      	subs	r2, #1
  404ee6:	f811 3b01 	ldrb.w	r3, [r1], #1
  404eea:	f800 3b01 	strb.w	r3, [r0], #1
  404eee:	d2f9      	bcs.n	404ee4 <memcpy+0x118>
  404ef0:	780b      	ldrb	r3, [r1, #0]
  404ef2:	7003      	strb	r3, [r0, #0]
  404ef4:	784b      	ldrb	r3, [r1, #1]
  404ef6:	7043      	strb	r3, [r0, #1]
  404ef8:	788b      	ldrb	r3, [r1, #2]
  404efa:	7083      	strb	r3, [r0, #2]
  404efc:	4660      	mov	r0, ip
  404efe:	4770      	bx	lr

00404f00 <memset>:
  404f00:	b470      	push	{r4, r5, r6}
  404f02:	0786      	lsls	r6, r0, #30
  404f04:	d046      	beq.n	404f94 <memset+0x94>
  404f06:	1e54      	subs	r4, r2, #1
  404f08:	2a00      	cmp	r2, #0
  404f0a:	d041      	beq.n	404f90 <memset+0x90>
  404f0c:	b2ca      	uxtb	r2, r1
  404f0e:	4603      	mov	r3, r0
  404f10:	e002      	b.n	404f18 <memset+0x18>
  404f12:	f114 34ff 	adds.w	r4, r4, #4294967295
  404f16:	d33b      	bcc.n	404f90 <memset+0x90>
  404f18:	f803 2b01 	strb.w	r2, [r3], #1
  404f1c:	079d      	lsls	r5, r3, #30
  404f1e:	d1f8      	bne.n	404f12 <memset+0x12>
  404f20:	2c03      	cmp	r4, #3
  404f22:	d92e      	bls.n	404f82 <memset+0x82>
  404f24:	b2cd      	uxtb	r5, r1
  404f26:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404f2a:	2c0f      	cmp	r4, #15
  404f2c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404f30:	d919      	bls.n	404f66 <memset+0x66>
  404f32:	f103 0210 	add.w	r2, r3, #16
  404f36:	4626      	mov	r6, r4
  404f38:	3e10      	subs	r6, #16
  404f3a:	2e0f      	cmp	r6, #15
  404f3c:	f842 5c10 	str.w	r5, [r2, #-16]
  404f40:	f842 5c0c 	str.w	r5, [r2, #-12]
  404f44:	f842 5c08 	str.w	r5, [r2, #-8]
  404f48:	f842 5c04 	str.w	r5, [r2, #-4]
  404f4c:	f102 0210 	add.w	r2, r2, #16
  404f50:	d8f2      	bhi.n	404f38 <memset+0x38>
  404f52:	f1a4 0210 	sub.w	r2, r4, #16
  404f56:	f022 020f 	bic.w	r2, r2, #15
  404f5a:	f004 040f 	and.w	r4, r4, #15
  404f5e:	3210      	adds	r2, #16
  404f60:	2c03      	cmp	r4, #3
  404f62:	4413      	add	r3, r2
  404f64:	d90d      	bls.n	404f82 <memset+0x82>
  404f66:	461e      	mov	r6, r3
  404f68:	4622      	mov	r2, r4
  404f6a:	3a04      	subs	r2, #4
  404f6c:	2a03      	cmp	r2, #3
  404f6e:	f846 5b04 	str.w	r5, [r6], #4
  404f72:	d8fa      	bhi.n	404f6a <memset+0x6a>
  404f74:	1f22      	subs	r2, r4, #4
  404f76:	f022 0203 	bic.w	r2, r2, #3
  404f7a:	3204      	adds	r2, #4
  404f7c:	4413      	add	r3, r2
  404f7e:	f004 0403 	and.w	r4, r4, #3
  404f82:	b12c      	cbz	r4, 404f90 <memset+0x90>
  404f84:	b2c9      	uxtb	r1, r1
  404f86:	441c      	add	r4, r3
  404f88:	f803 1b01 	strb.w	r1, [r3], #1
  404f8c:	429c      	cmp	r4, r3
  404f8e:	d1fb      	bne.n	404f88 <memset+0x88>
  404f90:	bc70      	pop	{r4, r5, r6}
  404f92:	4770      	bx	lr
  404f94:	4614      	mov	r4, r2
  404f96:	4603      	mov	r3, r0
  404f98:	e7c2      	b.n	404f20 <memset+0x20>
  404f9a:	bf00      	nop

00404f9c <__malloc_lock>:
  404f9c:	4801      	ldr	r0, [pc, #4]	; (404fa4 <__malloc_lock+0x8>)
  404f9e:	f001 bc11 	b.w	4067c4 <__retarget_lock_acquire_recursive>
  404fa2:	bf00      	nop
  404fa4:	2044a8a0 	.word	0x2044a8a0

00404fa8 <__malloc_unlock>:
  404fa8:	4801      	ldr	r0, [pc, #4]	; (404fb0 <__malloc_unlock+0x8>)
  404faa:	f001 bc0d 	b.w	4067c8 <__retarget_lock_release_recursive>
  404fae:	bf00      	nop
  404fb0:	2044a8a0 	.word	0x2044a8a0

00404fb4 <_sbrk_r>:
  404fb4:	b538      	push	{r3, r4, r5, lr}
  404fb6:	4c07      	ldr	r4, [pc, #28]	; (404fd4 <_sbrk_r+0x20>)
  404fb8:	2300      	movs	r3, #0
  404fba:	4605      	mov	r5, r0
  404fbc:	4608      	mov	r0, r1
  404fbe:	6023      	str	r3, [r4, #0]
  404fc0:	f7fd faaa 	bl	402518 <_sbrk>
  404fc4:	1c43      	adds	r3, r0, #1
  404fc6:	d000      	beq.n	404fca <_sbrk_r+0x16>
  404fc8:	bd38      	pop	{r3, r4, r5, pc}
  404fca:	6823      	ldr	r3, [r4, #0]
  404fcc:	2b00      	cmp	r3, #0
  404fce:	d0fb      	beq.n	404fc8 <_sbrk_r+0x14>
  404fd0:	602b      	str	r3, [r5, #0]
  404fd2:	bd38      	pop	{r3, r4, r5, pc}
  404fd4:	2044a8b4 	.word	0x2044a8b4

00404fd8 <__sprint_r.part.0>:
  404fd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404fdc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404fde:	049c      	lsls	r4, r3, #18
  404fe0:	4693      	mov	fp, r2
  404fe2:	d52f      	bpl.n	405044 <__sprint_r.part.0+0x6c>
  404fe4:	6893      	ldr	r3, [r2, #8]
  404fe6:	6812      	ldr	r2, [r2, #0]
  404fe8:	b353      	cbz	r3, 405040 <__sprint_r.part.0+0x68>
  404fea:	460e      	mov	r6, r1
  404fec:	4607      	mov	r7, r0
  404fee:	f102 0908 	add.w	r9, r2, #8
  404ff2:	e919 0420 	ldmdb	r9, {r5, sl}
  404ff6:	ea5f 089a 	movs.w	r8, sl, lsr #2
  404ffa:	d017      	beq.n	40502c <__sprint_r.part.0+0x54>
  404ffc:	3d04      	subs	r5, #4
  404ffe:	2400      	movs	r4, #0
  405000:	e001      	b.n	405006 <__sprint_r.part.0+0x2e>
  405002:	45a0      	cmp	r8, r4
  405004:	d010      	beq.n	405028 <__sprint_r.part.0+0x50>
  405006:	4632      	mov	r2, r6
  405008:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40500c:	4638      	mov	r0, r7
  40500e:	f001 f8bb 	bl	406188 <_fputwc_r>
  405012:	1c43      	adds	r3, r0, #1
  405014:	f104 0401 	add.w	r4, r4, #1
  405018:	d1f3      	bne.n	405002 <__sprint_r.part.0+0x2a>
  40501a:	2300      	movs	r3, #0
  40501c:	f8cb 3008 	str.w	r3, [fp, #8]
  405020:	f8cb 3004 	str.w	r3, [fp, #4]
  405024:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405028:	f8db 3008 	ldr.w	r3, [fp, #8]
  40502c:	f02a 0a03 	bic.w	sl, sl, #3
  405030:	eba3 030a 	sub.w	r3, r3, sl
  405034:	f8cb 3008 	str.w	r3, [fp, #8]
  405038:	f109 0908 	add.w	r9, r9, #8
  40503c:	2b00      	cmp	r3, #0
  40503e:	d1d8      	bne.n	404ff2 <__sprint_r.part.0+0x1a>
  405040:	2000      	movs	r0, #0
  405042:	e7ea      	b.n	40501a <__sprint_r.part.0+0x42>
  405044:	f001 fa0a 	bl	40645c <__sfvwrite_r>
  405048:	2300      	movs	r3, #0
  40504a:	f8cb 3008 	str.w	r3, [fp, #8]
  40504e:	f8cb 3004 	str.w	r3, [fp, #4]
  405052:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405056:	bf00      	nop

00405058 <_vfiprintf_r>:
  405058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40505c:	b0ad      	sub	sp, #180	; 0xb4
  40505e:	461d      	mov	r5, r3
  405060:	468b      	mov	fp, r1
  405062:	4690      	mov	r8, r2
  405064:	9307      	str	r3, [sp, #28]
  405066:	9006      	str	r0, [sp, #24]
  405068:	b118      	cbz	r0, 405072 <_vfiprintf_r+0x1a>
  40506a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40506c:	2b00      	cmp	r3, #0
  40506e:	f000 80f3 	beq.w	405258 <_vfiprintf_r+0x200>
  405072:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405076:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40507a:	07df      	lsls	r7, r3, #31
  40507c:	b281      	uxth	r1, r0
  40507e:	d402      	bmi.n	405086 <_vfiprintf_r+0x2e>
  405080:	058e      	lsls	r6, r1, #22
  405082:	f140 80fc 	bpl.w	40527e <_vfiprintf_r+0x226>
  405086:	048c      	lsls	r4, r1, #18
  405088:	d40a      	bmi.n	4050a0 <_vfiprintf_r+0x48>
  40508a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40508e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  405092:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405096:	f8ab 100c 	strh.w	r1, [fp, #12]
  40509a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40509e:	b289      	uxth	r1, r1
  4050a0:	0708      	lsls	r0, r1, #28
  4050a2:	f140 80b3 	bpl.w	40520c <_vfiprintf_r+0x1b4>
  4050a6:	f8db 3010 	ldr.w	r3, [fp, #16]
  4050aa:	2b00      	cmp	r3, #0
  4050ac:	f000 80ae 	beq.w	40520c <_vfiprintf_r+0x1b4>
  4050b0:	f001 031a 	and.w	r3, r1, #26
  4050b4:	2b0a      	cmp	r3, #10
  4050b6:	f000 80b5 	beq.w	405224 <_vfiprintf_r+0x1cc>
  4050ba:	2300      	movs	r3, #0
  4050bc:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4050c0:	930b      	str	r3, [sp, #44]	; 0x2c
  4050c2:	9311      	str	r3, [sp, #68]	; 0x44
  4050c4:	9310      	str	r3, [sp, #64]	; 0x40
  4050c6:	9303      	str	r3, [sp, #12]
  4050c8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4050cc:	46ca      	mov	sl, r9
  4050ce:	f8cd b010 	str.w	fp, [sp, #16]
  4050d2:	f898 3000 	ldrb.w	r3, [r8]
  4050d6:	4644      	mov	r4, r8
  4050d8:	b1fb      	cbz	r3, 40511a <_vfiprintf_r+0xc2>
  4050da:	2b25      	cmp	r3, #37	; 0x25
  4050dc:	d102      	bne.n	4050e4 <_vfiprintf_r+0x8c>
  4050de:	e01c      	b.n	40511a <_vfiprintf_r+0xc2>
  4050e0:	2b25      	cmp	r3, #37	; 0x25
  4050e2:	d003      	beq.n	4050ec <_vfiprintf_r+0x94>
  4050e4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4050e8:	2b00      	cmp	r3, #0
  4050ea:	d1f9      	bne.n	4050e0 <_vfiprintf_r+0x88>
  4050ec:	eba4 0508 	sub.w	r5, r4, r8
  4050f0:	b19d      	cbz	r5, 40511a <_vfiprintf_r+0xc2>
  4050f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4050f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4050f6:	f8ca 8000 	str.w	r8, [sl]
  4050fa:	3301      	adds	r3, #1
  4050fc:	442a      	add	r2, r5
  4050fe:	2b07      	cmp	r3, #7
  405100:	f8ca 5004 	str.w	r5, [sl, #4]
  405104:	9211      	str	r2, [sp, #68]	; 0x44
  405106:	9310      	str	r3, [sp, #64]	; 0x40
  405108:	dd7a      	ble.n	405200 <_vfiprintf_r+0x1a8>
  40510a:	2a00      	cmp	r2, #0
  40510c:	f040 84b0 	bne.w	405a70 <_vfiprintf_r+0xa18>
  405110:	9b03      	ldr	r3, [sp, #12]
  405112:	9210      	str	r2, [sp, #64]	; 0x40
  405114:	442b      	add	r3, r5
  405116:	46ca      	mov	sl, r9
  405118:	9303      	str	r3, [sp, #12]
  40511a:	7823      	ldrb	r3, [r4, #0]
  40511c:	2b00      	cmp	r3, #0
  40511e:	f000 83e0 	beq.w	4058e2 <_vfiprintf_r+0x88a>
  405122:	2000      	movs	r0, #0
  405124:	f04f 0300 	mov.w	r3, #0
  405128:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40512c:	f104 0801 	add.w	r8, r4, #1
  405130:	7862      	ldrb	r2, [r4, #1]
  405132:	4605      	mov	r5, r0
  405134:	4606      	mov	r6, r0
  405136:	4603      	mov	r3, r0
  405138:	f04f 34ff 	mov.w	r4, #4294967295
  40513c:	f108 0801 	add.w	r8, r8, #1
  405140:	f1a2 0120 	sub.w	r1, r2, #32
  405144:	2958      	cmp	r1, #88	; 0x58
  405146:	f200 82de 	bhi.w	405706 <_vfiprintf_r+0x6ae>
  40514a:	e8df f011 	tbh	[pc, r1, lsl #1]
  40514e:	0221      	.short	0x0221
  405150:	02dc02dc 	.word	0x02dc02dc
  405154:	02dc0229 	.word	0x02dc0229
  405158:	02dc02dc 	.word	0x02dc02dc
  40515c:	02dc02dc 	.word	0x02dc02dc
  405160:	028902dc 	.word	0x028902dc
  405164:	02dc0295 	.word	0x02dc0295
  405168:	02bd00a2 	.word	0x02bd00a2
  40516c:	019f02dc 	.word	0x019f02dc
  405170:	01a401a4 	.word	0x01a401a4
  405174:	01a401a4 	.word	0x01a401a4
  405178:	01a401a4 	.word	0x01a401a4
  40517c:	01a401a4 	.word	0x01a401a4
  405180:	02dc01a4 	.word	0x02dc01a4
  405184:	02dc02dc 	.word	0x02dc02dc
  405188:	02dc02dc 	.word	0x02dc02dc
  40518c:	02dc02dc 	.word	0x02dc02dc
  405190:	02dc02dc 	.word	0x02dc02dc
  405194:	01b202dc 	.word	0x01b202dc
  405198:	02dc02dc 	.word	0x02dc02dc
  40519c:	02dc02dc 	.word	0x02dc02dc
  4051a0:	02dc02dc 	.word	0x02dc02dc
  4051a4:	02dc02dc 	.word	0x02dc02dc
  4051a8:	02dc02dc 	.word	0x02dc02dc
  4051ac:	02dc0197 	.word	0x02dc0197
  4051b0:	02dc02dc 	.word	0x02dc02dc
  4051b4:	02dc02dc 	.word	0x02dc02dc
  4051b8:	02dc019b 	.word	0x02dc019b
  4051bc:	025302dc 	.word	0x025302dc
  4051c0:	02dc02dc 	.word	0x02dc02dc
  4051c4:	02dc02dc 	.word	0x02dc02dc
  4051c8:	02dc02dc 	.word	0x02dc02dc
  4051cc:	02dc02dc 	.word	0x02dc02dc
  4051d0:	02dc02dc 	.word	0x02dc02dc
  4051d4:	021b025a 	.word	0x021b025a
  4051d8:	02dc02dc 	.word	0x02dc02dc
  4051dc:	026e02dc 	.word	0x026e02dc
  4051e0:	02dc021b 	.word	0x02dc021b
  4051e4:	027302dc 	.word	0x027302dc
  4051e8:	01f502dc 	.word	0x01f502dc
  4051ec:	02090182 	.word	0x02090182
  4051f0:	02dc02d7 	.word	0x02dc02d7
  4051f4:	02dc029a 	.word	0x02dc029a
  4051f8:	02dc00a7 	.word	0x02dc00a7
  4051fc:	022e02dc 	.word	0x022e02dc
  405200:	f10a 0a08 	add.w	sl, sl, #8
  405204:	9b03      	ldr	r3, [sp, #12]
  405206:	442b      	add	r3, r5
  405208:	9303      	str	r3, [sp, #12]
  40520a:	e786      	b.n	40511a <_vfiprintf_r+0xc2>
  40520c:	4659      	mov	r1, fp
  40520e:	9806      	ldr	r0, [sp, #24]
  405210:	f000 fdac 	bl	405d6c <__swsetup_r>
  405214:	bb18      	cbnz	r0, 40525e <_vfiprintf_r+0x206>
  405216:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40521a:	f001 031a 	and.w	r3, r1, #26
  40521e:	2b0a      	cmp	r3, #10
  405220:	f47f af4b 	bne.w	4050ba <_vfiprintf_r+0x62>
  405224:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  405228:	2b00      	cmp	r3, #0
  40522a:	f6ff af46 	blt.w	4050ba <_vfiprintf_r+0x62>
  40522e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405232:	07db      	lsls	r3, r3, #31
  405234:	d405      	bmi.n	405242 <_vfiprintf_r+0x1ea>
  405236:	058f      	lsls	r7, r1, #22
  405238:	d403      	bmi.n	405242 <_vfiprintf_r+0x1ea>
  40523a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40523e:	f001 fac3 	bl	4067c8 <__retarget_lock_release_recursive>
  405242:	462b      	mov	r3, r5
  405244:	4642      	mov	r2, r8
  405246:	4659      	mov	r1, fp
  405248:	9806      	ldr	r0, [sp, #24]
  40524a:	f000 fd4d 	bl	405ce8 <__sbprintf>
  40524e:	9003      	str	r0, [sp, #12]
  405250:	9803      	ldr	r0, [sp, #12]
  405252:	b02d      	add	sp, #180	; 0xb4
  405254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405258:	f000 fef4 	bl	406044 <__sinit>
  40525c:	e709      	b.n	405072 <_vfiprintf_r+0x1a>
  40525e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405262:	07d9      	lsls	r1, r3, #31
  405264:	d404      	bmi.n	405270 <_vfiprintf_r+0x218>
  405266:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40526a:	059a      	lsls	r2, r3, #22
  40526c:	f140 84aa 	bpl.w	405bc4 <_vfiprintf_r+0xb6c>
  405270:	f04f 33ff 	mov.w	r3, #4294967295
  405274:	9303      	str	r3, [sp, #12]
  405276:	9803      	ldr	r0, [sp, #12]
  405278:	b02d      	add	sp, #180	; 0xb4
  40527a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40527e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405282:	f001 fa9f 	bl	4067c4 <__retarget_lock_acquire_recursive>
  405286:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40528a:	b281      	uxth	r1, r0
  40528c:	e6fb      	b.n	405086 <_vfiprintf_r+0x2e>
  40528e:	4276      	negs	r6, r6
  405290:	9207      	str	r2, [sp, #28]
  405292:	f043 0304 	orr.w	r3, r3, #4
  405296:	f898 2000 	ldrb.w	r2, [r8]
  40529a:	e74f      	b.n	40513c <_vfiprintf_r+0xe4>
  40529c:	9608      	str	r6, [sp, #32]
  40529e:	069e      	lsls	r6, r3, #26
  4052a0:	f100 8450 	bmi.w	405b44 <_vfiprintf_r+0xaec>
  4052a4:	9907      	ldr	r1, [sp, #28]
  4052a6:	06dd      	lsls	r5, r3, #27
  4052a8:	460a      	mov	r2, r1
  4052aa:	f100 83ef 	bmi.w	405a8c <_vfiprintf_r+0xa34>
  4052ae:	0658      	lsls	r0, r3, #25
  4052b0:	f140 83ec 	bpl.w	405a8c <_vfiprintf_r+0xa34>
  4052b4:	880e      	ldrh	r6, [r1, #0]
  4052b6:	3104      	adds	r1, #4
  4052b8:	2700      	movs	r7, #0
  4052ba:	2201      	movs	r2, #1
  4052bc:	9107      	str	r1, [sp, #28]
  4052be:	f04f 0100 	mov.w	r1, #0
  4052c2:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4052c6:	2500      	movs	r5, #0
  4052c8:	1c61      	adds	r1, r4, #1
  4052ca:	f000 8116 	beq.w	4054fa <_vfiprintf_r+0x4a2>
  4052ce:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4052d2:	9102      	str	r1, [sp, #8]
  4052d4:	ea56 0107 	orrs.w	r1, r6, r7
  4052d8:	f040 8114 	bne.w	405504 <_vfiprintf_r+0x4ac>
  4052dc:	2c00      	cmp	r4, #0
  4052de:	f040 835c 	bne.w	40599a <_vfiprintf_r+0x942>
  4052e2:	2a00      	cmp	r2, #0
  4052e4:	f040 83b7 	bne.w	405a56 <_vfiprintf_r+0x9fe>
  4052e8:	f013 0301 	ands.w	r3, r3, #1
  4052ec:	9305      	str	r3, [sp, #20]
  4052ee:	f000 8457 	beq.w	405ba0 <_vfiprintf_r+0xb48>
  4052f2:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4052f6:	2330      	movs	r3, #48	; 0x30
  4052f8:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4052fc:	9b05      	ldr	r3, [sp, #20]
  4052fe:	42a3      	cmp	r3, r4
  405300:	bfb8      	it	lt
  405302:	4623      	movlt	r3, r4
  405304:	9301      	str	r3, [sp, #4]
  405306:	b10d      	cbz	r5, 40530c <_vfiprintf_r+0x2b4>
  405308:	3301      	adds	r3, #1
  40530a:	9301      	str	r3, [sp, #4]
  40530c:	9b02      	ldr	r3, [sp, #8]
  40530e:	f013 0302 	ands.w	r3, r3, #2
  405312:	9309      	str	r3, [sp, #36]	; 0x24
  405314:	d002      	beq.n	40531c <_vfiprintf_r+0x2c4>
  405316:	9b01      	ldr	r3, [sp, #4]
  405318:	3302      	adds	r3, #2
  40531a:	9301      	str	r3, [sp, #4]
  40531c:	9b02      	ldr	r3, [sp, #8]
  40531e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  405322:	930a      	str	r3, [sp, #40]	; 0x28
  405324:	f040 8217 	bne.w	405756 <_vfiprintf_r+0x6fe>
  405328:	9b08      	ldr	r3, [sp, #32]
  40532a:	9a01      	ldr	r2, [sp, #4]
  40532c:	1a9d      	subs	r5, r3, r2
  40532e:	2d00      	cmp	r5, #0
  405330:	f340 8211 	ble.w	405756 <_vfiprintf_r+0x6fe>
  405334:	2d10      	cmp	r5, #16
  405336:	f340 8490 	ble.w	405c5a <_vfiprintf_r+0xc02>
  40533a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40533c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40533e:	4ec4      	ldr	r6, [pc, #784]	; (405650 <_vfiprintf_r+0x5f8>)
  405340:	46d6      	mov	lr, sl
  405342:	2710      	movs	r7, #16
  405344:	46a2      	mov	sl, r4
  405346:	4619      	mov	r1, r3
  405348:	9c06      	ldr	r4, [sp, #24]
  40534a:	e007      	b.n	40535c <_vfiprintf_r+0x304>
  40534c:	f101 0c02 	add.w	ip, r1, #2
  405350:	f10e 0e08 	add.w	lr, lr, #8
  405354:	4601      	mov	r1, r0
  405356:	3d10      	subs	r5, #16
  405358:	2d10      	cmp	r5, #16
  40535a:	dd11      	ble.n	405380 <_vfiprintf_r+0x328>
  40535c:	1c48      	adds	r0, r1, #1
  40535e:	3210      	adds	r2, #16
  405360:	2807      	cmp	r0, #7
  405362:	9211      	str	r2, [sp, #68]	; 0x44
  405364:	e88e 00c0 	stmia.w	lr, {r6, r7}
  405368:	9010      	str	r0, [sp, #64]	; 0x40
  40536a:	ddef      	ble.n	40534c <_vfiprintf_r+0x2f4>
  40536c:	2a00      	cmp	r2, #0
  40536e:	f040 81e4 	bne.w	40573a <_vfiprintf_r+0x6e2>
  405372:	3d10      	subs	r5, #16
  405374:	2d10      	cmp	r5, #16
  405376:	4611      	mov	r1, r2
  405378:	f04f 0c01 	mov.w	ip, #1
  40537c:	46ce      	mov	lr, r9
  40537e:	dced      	bgt.n	40535c <_vfiprintf_r+0x304>
  405380:	4654      	mov	r4, sl
  405382:	4661      	mov	r1, ip
  405384:	46f2      	mov	sl, lr
  405386:	442a      	add	r2, r5
  405388:	2907      	cmp	r1, #7
  40538a:	9211      	str	r2, [sp, #68]	; 0x44
  40538c:	f8ca 6000 	str.w	r6, [sl]
  405390:	f8ca 5004 	str.w	r5, [sl, #4]
  405394:	9110      	str	r1, [sp, #64]	; 0x40
  405396:	f300 82ec 	bgt.w	405972 <_vfiprintf_r+0x91a>
  40539a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40539e:	f10a 0a08 	add.w	sl, sl, #8
  4053a2:	1c48      	adds	r0, r1, #1
  4053a4:	2d00      	cmp	r5, #0
  4053a6:	f040 81de 	bne.w	405766 <_vfiprintf_r+0x70e>
  4053aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4053ac:	2b00      	cmp	r3, #0
  4053ae:	f000 81f8 	beq.w	4057a2 <_vfiprintf_r+0x74a>
  4053b2:	3202      	adds	r2, #2
  4053b4:	a90e      	add	r1, sp, #56	; 0x38
  4053b6:	2302      	movs	r3, #2
  4053b8:	2807      	cmp	r0, #7
  4053ba:	9211      	str	r2, [sp, #68]	; 0x44
  4053bc:	9010      	str	r0, [sp, #64]	; 0x40
  4053be:	e88a 000a 	stmia.w	sl, {r1, r3}
  4053c2:	f340 81ea 	ble.w	40579a <_vfiprintf_r+0x742>
  4053c6:	2a00      	cmp	r2, #0
  4053c8:	f040 838c 	bne.w	405ae4 <_vfiprintf_r+0xa8c>
  4053cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4053ce:	2b80      	cmp	r3, #128	; 0x80
  4053d0:	f04f 0001 	mov.w	r0, #1
  4053d4:	4611      	mov	r1, r2
  4053d6:	46ca      	mov	sl, r9
  4053d8:	f040 81e7 	bne.w	4057aa <_vfiprintf_r+0x752>
  4053dc:	9b08      	ldr	r3, [sp, #32]
  4053de:	9d01      	ldr	r5, [sp, #4]
  4053e0:	1b5e      	subs	r6, r3, r5
  4053e2:	2e00      	cmp	r6, #0
  4053e4:	f340 81e1 	ble.w	4057aa <_vfiprintf_r+0x752>
  4053e8:	2e10      	cmp	r6, #16
  4053ea:	4d9a      	ldr	r5, [pc, #616]	; (405654 <_vfiprintf_r+0x5fc>)
  4053ec:	f340 8450 	ble.w	405c90 <_vfiprintf_r+0xc38>
  4053f0:	46d4      	mov	ip, sl
  4053f2:	2710      	movs	r7, #16
  4053f4:	46a2      	mov	sl, r4
  4053f6:	9c06      	ldr	r4, [sp, #24]
  4053f8:	e007      	b.n	40540a <_vfiprintf_r+0x3b2>
  4053fa:	f101 0e02 	add.w	lr, r1, #2
  4053fe:	f10c 0c08 	add.w	ip, ip, #8
  405402:	4601      	mov	r1, r0
  405404:	3e10      	subs	r6, #16
  405406:	2e10      	cmp	r6, #16
  405408:	dd11      	ble.n	40542e <_vfiprintf_r+0x3d6>
  40540a:	1c48      	adds	r0, r1, #1
  40540c:	3210      	adds	r2, #16
  40540e:	2807      	cmp	r0, #7
  405410:	9211      	str	r2, [sp, #68]	; 0x44
  405412:	e88c 00a0 	stmia.w	ip, {r5, r7}
  405416:	9010      	str	r0, [sp, #64]	; 0x40
  405418:	ddef      	ble.n	4053fa <_vfiprintf_r+0x3a2>
  40541a:	2a00      	cmp	r2, #0
  40541c:	f040 829d 	bne.w	40595a <_vfiprintf_r+0x902>
  405420:	3e10      	subs	r6, #16
  405422:	2e10      	cmp	r6, #16
  405424:	f04f 0e01 	mov.w	lr, #1
  405428:	4611      	mov	r1, r2
  40542a:	46cc      	mov	ip, r9
  40542c:	dced      	bgt.n	40540a <_vfiprintf_r+0x3b2>
  40542e:	4654      	mov	r4, sl
  405430:	46e2      	mov	sl, ip
  405432:	4432      	add	r2, r6
  405434:	f1be 0f07 	cmp.w	lr, #7
  405438:	9211      	str	r2, [sp, #68]	; 0x44
  40543a:	e88a 0060 	stmia.w	sl, {r5, r6}
  40543e:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  405442:	f300 8369 	bgt.w	405b18 <_vfiprintf_r+0xac0>
  405446:	f10a 0a08 	add.w	sl, sl, #8
  40544a:	f10e 0001 	add.w	r0, lr, #1
  40544e:	4671      	mov	r1, lr
  405450:	e1ab      	b.n	4057aa <_vfiprintf_r+0x752>
  405452:	9608      	str	r6, [sp, #32]
  405454:	f013 0220 	ands.w	r2, r3, #32
  405458:	f040 838c 	bne.w	405b74 <_vfiprintf_r+0xb1c>
  40545c:	f013 0110 	ands.w	r1, r3, #16
  405460:	f040 831a 	bne.w	405a98 <_vfiprintf_r+0xa40>
  405464:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  405468:	f000 8316 	beq.w	405a98 <_vfiprintf_r+0xa40>
  40546c:	9807      	ldr	r0, [sp, #28]
  40546e:	460a      	mov	r2, r1
  405470:	4601      	mov	r1, r0
  405472:	3104      	adds	r1, #4
  405474:	8806      	ldrh	r6, [r0, #0]
  405476:	9107      	str	r1, [sp, #28]
  405478:	2700      	movs	r7, #0
  40547a:	e720      	b.n	4052be <_vfiprintf_r+0x266>
  40547c:	9608      	str	r6, [sp, #32]
  40547e:	f043 0310 	orr.w	r3, r3, #16
  405482:	e7e7      	b.n	405454 <_vfiprintf_r+0x3fc>
  405484:	9608      	str	r6, [sp, #32]
  405486:	f043 0310 	orr.w	r3, r3, #16
  40548a:	e708      	b.n	40529e <_vfiprintf_r+0x246>
  40548c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405490:	f898 2000 	ldrb.w	r2, [r8]
  405494:	e652      	b.n	40513c <_vfiprintf_r+0xe4>
  405496:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40549a:	2600      	movs	r6, #0
  40549c:	f818 2b01 	ldrb.w	r2, [r8], #1
  4054a0:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4054a4:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4054a8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4054ac:	2909      	cmp	r1, #9
  4054ae:	d9f5      	bls.n	40549c <_vfiprintf_r+0x444>
  4054b0:	e646      	b.n	405140 <_vfiprintf_r+0xe8>
  4054b2:	9608      	str	r6, [sp, #32]
  4054b4:	2800      	cmp	r0, #0
  4054b6:	f040 8408 	bne.w	405cca <_vfiprintf_r+0xc72>
  4054ba:	f043 0310 	orr.w	r3, r3, #16
  4054be:	069e      	lsls	r6, r3, #26
  4054c0:	f100 834c 	bmi.w	405b5c <_vfiprintf_r+0xb04>
  4054c4:	06dd      	lsls	r5, r3, #27
  4054c6:	f100 82f3 	bmi.w	405ab0 <_vfiprintf_r+0xa58>
  4054ca:	0658      	lsls	r0, r3, #25
  4054cc:	f140 82f0 	bpl.w	405ab0 <_vfiprintf_r+0xa58>
  4054d0:	9d07      	ldr	r5, [sp, #28]
  4054d2:	f9b5 6000 	ldrsh.w	r6, [r5]
  4054d6:	462a      	mov	r2, r5
  4054d8:	17f7      	asrs	r7, r6, #31
  4054da:	3204      	adds	r2, #4
  4054dc:	4630      	mov	r0, r6
  4054de:	4639      	mov	r1, r7
  4054e0:	9207      	str	r2, [sp, #28]
  4054e2:	2800      	cmp	r0, #0
  4054e4:	f171 0200 	sbcs.w	r2, r1, #0
  4054e8:	f2c0 835d 	blt.w	405ba6 <_vfiprintf_r+0xb4e>
  4054ec:	1c61      	adds	r1, r4, #1
  4054ee:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4054f2:	f04f 0201 	mov.w	r2, #1
  4054f6:	f47f aeea 	bne.w	4052ce <_vfiprintf_r+0x276>
  4054fa:	ea56 0107 	orrs.w	r1, r6, r7
  4054fe:	f000 824d 	beq.w	40599c <_vfiprintf_r+0x944>
  405502:	9302      	str	r3, [sp, #8]
  405504:	2a01      	cmp	r2, #1
  405506:	f000 828c 	beq.w	405a22 <_vfiprintf_r+0x9ca>
  40550a:	2a02      	cmp	r2, #2
  40550c:	f040 825c 	bne.w	4059c8 <_vfiprintf_r+0x970>
  405510:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405512:	46cb      	mov	fp, r9
  405514:	0933      	lsrs	r3, r6, #4
  405516:	f006 010f 	and.w	r1, r6, #15
  40551a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  40551e:	093a      	lsrs	r2, r7, #4
  405520:	461e      	mov	r6, r3
  405522:	4617      	mov	r7, r2
  405524:	5c43      	ldrb	r3, [r0, r1]
  405526:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40552a:	ea56 0307 	orrs.w	r3, r6, r7
  40552e:	d1f1      	bne.n	405514 <_vfiprintf_r+0x4bc>
  405530:	eba9 030b 	sub.w	r3, r9, fp
  405534:	9305      	str	r3, [sp, #20]
  405536:	e6e1      	b.n	4052fc <_vfiprintf_r+0x2a4>
  405538:	2800      	cmp	r0, #0
  40553a:	f040 83c0 	bne.w	405cbe <_vfiprintf_r+0xc66>
  40553e:	0699      	lsls	r1, r3, #26
  405540:	f100 8367 	bmi.w	405c12 <_vfiprintf_r+0xbba>
  405544:	06da      	lsls	r2, r3, #27
  405546:	f100 80f1 	bmi.w	40572c <_vfiprintf_r+0x6d4>
  40554a:	065b      	lsls	r3, r3, #25
  40554c:	f140 80ee 	bpl.w	40572c <_vfiprintf_r+0x6d4>
  405550:	9a07      	ldr	r2, [sp, #28]
  405552:	6813      	ldr	r3, [r2, #0]
  405554:	3204      	adds	r2, #4
  405556:	9207      	str	r2, [sp, #28]
  405558:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  40555c:	801a      	strh	r2, [r3, #0]
  40555e:	e5b8      	b.n	4050d2 <_vfiprintf_r+0x7a>
  405560:	9807      	ldr	r0, [sp, #28]
  405562:	4a3d      	ldr	r2, [pc, #244]	; (405658 <_vfiprintf_r+0x600>)
  405564:	9608      	str	r6, [sp, #32]
  405566:	920b      	str	r2, [sp, #44]	; 0x2c
  405568:	6806      	ldr	r6, [r0, #0]
  40556a:	2278      	movs	r2, #120	; 0x78
  40556c:	2130      	movs	r1, #48	; 0x30
  40556e:	3004      	adds	r0, #4
  405570:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405574:	f043 0302 	orr.w	r3, r3, #2
  405578:	9007      	str	r0, [sp, #28]
  40557a:	2700      	movs	r7, #0
  40557c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405580:	2202      	movs	r2, #2
  405582:	e69c      	b.n	4052be <_vfiprintf_r+0x266>
  405584:	9608      	str	r6, [sp, #32]
  405586:	2800      	cmp	r0, #0
  405588:	d099      	beq.n	4054be <_vfiprintf_r+0x466>
  40558a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40558e:	e796      	b.n	4054be <_vfiprintf_r+0x466>
  405590:	f898 2000 	ldrb.w	r2, [r8]
  405594:	2d00      	cmp	r5, #0
  405596:	f47f add1 	bne.w	40513c <_vfiprintf_r+0xe4>
  40559a:	2001      	movs	r0, #1
  40559c:	2520      	movs	r5, #32
  40559e:	e5cd      	b.n	40513c <_vfiprintf_r+0xe4>
  4055a0:	f043 0301 	orr.w	r3, r3, #1
  4055a4:	f898 2000 	ldrb.w	r2, [r8]
  4055a8:	e5c8      	b.n	40513c <_vfiprintf_r+0xe4>
  4055aa:	9608      	str	r6, [sp, #32]
  4055ac:	2800      	cmp	r0, #0
  4055ae:	f040 8393 	bne.w	405cd8 <_vfiprintf_r+0xc80>
  4055b2:	4929      	ldr	r1, [pc, #164]	; (405658 <_vfiprintf_r+0x600>)
  4055b4:	910b      	str	r1, [sp, #44]	; 0x2c
  4055b6:	069f      	lsls	r7, r3, #26
  4055b8:	f100 82e8 	bmi.w	405b8c <_vfiprintf_r+0xb34>
  4055bc:	9807      	ldr	r0, [sp, #28]
  4055be:	06de      	lsls	r6, r3, #27
  4055c0:	4601      	mov	r1, r0
  4055c2:	f100 8270 	bmi.w	405aa6 <_vfiprintf_r+0xa4e>
  4055c6:	065d      	lsls	r5, r3, #25
  4055c8:	f140 826d 	bpl.w	405aa6 <_vfiprintf_r+0xa4e>
  4055cc:	3104      	adds	r1, #4
  4055ce:	8806      	ldrh	r6, [r0, #0]
  4055d0:	9107      	str	r1, [sp, #28]
  4055d2:	2700      	movs	r7, #0
  4055d4:	07d8      	lsls	r0, r3, #31
  4055d6:	f140 8222 	bpl.w	405a1e <_vfiprintf_r+0x9c6>
  4055da:	ea56 0107 	orrs.w	r1, r6, r7
  4055de:	f000 821e 	beq.w	405a1e <_vfiprintf_r+0x9c6>
  4055e2:	2130      	movs	r1, #48	; 0x30
  4055e4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4055e8:	f043 0302 	orr.w	r3, r3, #2
  4055ec:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4055f0:	2202      	movs	r2, #2
  4055f2:	e664      	b.n	4052be <_vfiprintf_r+0x266>
  4055f4:	9608      	str	r6, [sp, #32]
  4055f6:	2800      	cmp	r0, #0
  4055f8:	f040 836b 	bne.w	405cd2 <_vfiprintf_r+0xc7a>
  4055fc:	4917      	ldr	r1, [pc, #92]	; (40565c <_vfiprintf_r+0x604>)
  4055fe:	910b      	str	r1, [sp, #44]	; 0x2c
  405600:	e7d9      	b.n	4055b6 <_vfiprintf_r+0x55e>
  405602:	9907      	ldr	r1, [sp, #28]
  405604:	9608      	str	r6, [sp, #32]
  405606:	680a      	ldr	r2, [r1, #0]
  405608:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40560c:	f04f 0000 	mov.w	r0, #0
  405610:	460a      	mov	r2, r1
  405612:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  405616:	3204      	adds	r2, #4
  405618:	2001      	movs	r0, #1
  40561a:	9001      	str	r0, [sp, #4]
  40561c:	9207      	str	r2, [sp, #28]
  40561e:	9005      	str	r0, [sp, #20]
  405620:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  405624:	9302      	str	r3, [sp, #8]
  405626:	2400      	movs	r4, #0
  405628:	e670      	b.n	40530c <_vfiprintf_r+0x2b4>
  40562a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40562e:	f898 2000 	ldrb.w	r2, [r8]
  405632:	e583      	b.n	40513c <_vfiprintf_r+0xe4>
  405634:	f898 2000 	ldrb.w	r2, [r8]
  405638:	2a6c      	cmp	r2, #108	; 0x6c
  40563a:	bf03      	ittte	eq
  40563c:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  405640:	f043 0320 	orreq.w	r3, r3, #32
  405644:	f108 0801 	addeq.w	r8, r8, #1
  405648:	f043 0310 	orrne.w	r3, r3, #16
  40564c:	e576      	b.n	40513c <_vfiprintf_r+0xe4>
  40564e:	bf00      	nop
  405650:	00408060 	.word	0x00408060
  405654:	00408070 	.word	0x00408070
  405658:	00408044 	.word	0x00408044
  40565c:	00408030 	.word	0x00408030
  405660:	9907      	ldr	r1, [sp, #28]
  405662:	680e      	ldr	r6, [r1, #0]
  405664:	460a      	mov	r2, r1
  405666:	2e00      	cmp	r6, #0
  405668:	f102 0204 	add.w	r2, r2, #4
  40566c:	f6ff ae0f 	blt.w	40528e <_vfiprintf_r+0x236>
  405670:	9207      	str	r2, [sp, #28]
  405672:	f898 2000 	ldrb.w	r2, [r8]
  405676:	e561      	b.n	40513c <_vfiprintf_r+0xe4>
  405678:	f898 2000 	ldrb.w	r2, [r8]
  40567c:	2001      	movs	r0, #1
  40567e:	252b      	movs	r5, #43	; 0x2b
  405680:	e55c      	b.n	40513c <_vfiprintf_r+0xe4>
  405682:	9907      	ldr	r1, [sp, #28]
  405684:	9608      	str	r6, [sp, #32]
  405686:	f8d1 b000 	ldr.w	fp, [r1]
  40568a:	f04f 0200 	mov.w	r2, #0
  40568e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405692:	1d0e      	adds	r6, r1, #4
  405694:	f1bb 0f00 	cmp.w	fp, #0
  405698:	f000 82e5 	beq.w	405c66 <_vfiprintf_r+0xc0e>
  40569c:	1c67      	adds	r7, r4, #1
  40569e:	f000 82c4 	beq.w	405c2a <_vfiprintf_r+0xbd2>
  4056a2:	4622      	mov	r2, r4
  4056a4:	2100      	movs	r1, #0
  4056a6:	4658      	mov	r0, fp
  4056a8:	9301      	str	r3, [sp, #4]
  4056aa:	f001 f921 	bl	4068f0 <memchr>
  4056ae:	9b01      	ldr	r3, [sp, #4]
  4056b0:	2800      	cmp	r0, #0
  4056b2:	f000 82e5 	beq.w	405c80 <_vfiprintf_r+0xc28>
  4056b6:	eba0 020b 	sub.w	r2, r0, fp
  4056ba:	9205      	str	r2, [sp, #20]
  4056bc:	9607      	str	r6, [sp, #28]
  4056be:	9302      	str	r3, [sp, #8]
  4056c0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4056c4:	2400      	movs	r4, #0
  4056c6:	e619      	b.n	4052fc <_vfiprintf_r+0x2a4>
  4056c8:	f898 2000 	ldrb.w	r2, [r8]
  4056cc:	2a2a      	cmp	r2, #42	; 0x2a
  4056ce:	f108 0701 	add.w	r7, r8, #1
  4056d2:	f000 82e9 	beq.w	405ca8 <_vfiprintf_r+0xc50>
  4056d6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4056da:	2909      	cmp	r1, #9
  4056dc:	46b8      	mov	r8, r7
  4056de:	f04f 0400 	mov.w	r4, #0
  4056e2:	f63f ad2d 	bhi.w	405140 <_vfiprintf_r+0xe8>
  4056e6:	f818 2b01 	ldrb.w	r2, [r8], #1
  4056ea:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4056ee:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4056f2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4056f6:	2909      	cmp	r1, #9
  4056f8:	d9f5      	bls.n	4056e6 <_vfiprintf_r+0x68e>
  4056fa:	e521      	b.n	405140 <_vfiprintf_r+0xe8>
  4056fc:	f043 0320 	orr.w	r3, r3, #32
  405700:	f898 2000 	ldrb.w	r2, [r8]
  405704:	e51a      	b.n	40513c <_vfiprintf_r+0xe4>
  405706:	9608      	str	r6, [sp, #32]
  405708:	2800      	cmp	r0, #0
  40570a:	f040 82db 	bne.w	405cc4 <_vfiprintf_r+0xc6c>
  40570e:	2a00      	cmp	r2, #0
  405710:	f000 80e7 	beq.w	4058e2 <_vfiprintf_r+0x88a>
  405714:	2101      	movs	r1, #1
  405716:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40571a:	f04f 0200 	mov.w	r2, #0
  40571e:	9101      	str	r1, [sp, #4]
  405720:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405724:	9105      	str	r1, [sp, #20]
  405726:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40572a:	e77b      	b.n	405624 <_vfiprintf_r+0x5cc>
  40572c:	9a07      	ldr	r2, [sp, #28]
  40572e:	6813      	ldr	r3, [r2, #0]
  405730:	3204      	adds	r2, #4
  405732:	9207      	str	r2, [sp, #28]
  405734:	9a03      	ldr	r2, [sp, #12]
  405736:	601a      	str	r2, [r3, #0]
  405738:	e4cb      	b.n	4050d2 <_vfiprintf_r+0x7a>
  40573a:	aa0f      	add	r2, sp, #60	; 0x3c
  40573c:	9904      	ldr	r1, [sp, #16]
  40573e:	4620      	mov	r0, r4
  405740:	f7ff fc4a 	bl	404fd8 <__sprint_r.part.0>
  405744:	2800      	cmp	r0, #0
  405746:	f040 8139 	bne.w	4059bc <_vfiprintf_r+0x964>
  40574a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40574c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40574e:	f101 0c01 	add.w	ip, r1, #1
  405752:	46ce      	mov	lr, r9
  405754:	e5ff      	b.n	405356 <_vfiprintf_r+0x2fe>
  405756:	9910      	ldr	r1, [sp, #64]	; 0x40
  405758:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40575a:	1c48      	adds	r0, r1, #1
  40575c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405760:	2d00      	cmp	r5, #0
  405762:	f43f ae22 	beq.w	4053aa <_vfiprintf_r+0x352>
  405766:	3201      	adds	r2, #1
  405768:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  40576c:	2101      	movs	r1, #1
  40576e:	2807      	cmp	r0, #7
  405770:	9211      	str	r2, [sp, #68]	; 0x44
  405772:	9010      	str	r0, [sp, #64]	; 0x40
  405774:	f8ca 5000 	str.w	r5, [sl]
  405778:	f8ca 1004 	str.w	r1, [sl, #4]
  40577c:	f340 8108 	ble.w	405990 <_vfiprintf_r+0x938>
  405780:	2a00      	cmp	r2, #0
  405782:	f040 81bc 	bne.w	405afe <_vfiprintf_r+0xaa6>
  405786:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405788:	2b00      	cmp	r3, #0
  40578a:	f43f ae1f 	beq.w	4053cc <_vfiprintf_r+0x374>
  40578e:	ab0e      	add	r3, sp, #56	; 0x38
  405790:	2202      	movs	r2, #2
  405792:	4608      	mov	r0, r1
  405794:	931c      	str	r3, [sp, #112]	; 0x70
  405796:	921d      	str	r2, [sp, #116]	; 0x74
  405798:	46ca      	mov	sl, r9
  40579a:	4601      	mov	r1, r0
  40579c:	f10a 0a08 	add.w	sl, sl, #8
  4057a0:	3001      	adds	r0, #1
  4057a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057a4:	2b80      	cmp	r3, #128	; 0x80
  4057a6:	f43f ae19 	beq.w	4053dc <_vfiprintf_r+0x384>
  4057aa:	9b05      	ldr	r3, [sp, #20]
  4057ac:	1ae4      	subs	r4, r4, r3
  4057ae:	2c00      	cmp	r4, #0
  4057b0:	dd2e      	ble.n	405810 <_vfiprintf_r+0x7b8>
  4057b2:	2c10      	cmp	r4, #16
  4057b4:	4db3      	ldr	r5, [pc, #716]	; (405a84 <_vfiprintf_r+0xa2c>)
  4057b6:	dd1e      	ble.n	4057f6 <_vfiprintf_r+0x79e>
  4057b8:	46d6      	mov	lr, sl
  4057ba:	2610      	movs	r6, #16
  4057bc:	9f06      	ldr	r7, [sp, #24]
  4057be:	f8dd a010 	ldr.w	sl, [sp, #16]
  4057c2:	e006      	b.n	4057d2 <_vfiprintf_r+0x77a>
  4057c4:	1c88      	adds	r0, r1, #2
  4057c6:	f10e 0e08 	add.w	lr, lr, #8
  4057ca:	4619      	mov	r1, r3
  4057cc:	3c10      	subs	r4, #16
  4057ce:	2c10      	cmp	r4, #16
  4057d0:	dd10      	ble.n	4057f4 <_vfiprintf_r+0x79c>
  4057d2:	1c4b      	adds	r3, r1, #1
  4057d4:	3210      	adds	r2, #16
  4057d6:	2b07      	cmp	r3, #7
  4057d8:	9211      	str	r2, [sp, #68]	; 0x44
  4057da:	e88e 0060 	stmia.w	lr, {r5, r6}
  4057de:	9310      	str	r3, [sp, #64]	; 0x40
  4057e0:	ddf0      	ble.n	4057c4 <_vfiprintf_r+0x76c>
  4057e2:	2a00      	cmp	r2, #0
  4057e4:	d165      	bne.n	4058b2 <_vfiprintf_r+0x85a>
  4057e6:	3c10      	subs	r4, #16
  4057e8:	2c10      	cmp	r4, #16
  4057ea:	f04f 0001 	mov.w	r0, #1
  4057ee:	4611      	mov	r1, r2
  4057f0:	46ce      	mov	lr, r9
  4057f2:	dcee      	bgt.n	4057d2 <_vfiprintf_r+0x77a>
  4057f4:	46f2      	mov	sl, lr
  4057f6:	4422      	add	r2, r4
  4057f8:	2807      	cmp	r0, #7
  4057fa:	9211      	str	r2, [sp, #68]	; 0x44
  4057fc:	f8ca 5000 	str.w	r5, [sl]
  405800:	f8ca 4004 	str.w	r4, [sl, #4]
  405804:	9010      	str	r0, [sp, #64]	; 0x40
  405806:	f300 8085 	bgt.w	405914 <_vfiprintf_r+0x8bc>
  40580a:	f10a 0a08 	add.w	sl, sl, #8
  40580e:	3001      	adds	r0, #1
  405810:	9905      	ldr	r1, [sp, #20]
  405812:	f8ca b000 	str.w	fp, [sl]
  405816:	440a      	add	r2, r1
  405818:	2807      	cmp	r0, #7
  40581a:	9211      	str	r2, [sp, #68]	; 0x44
  40581c:	f8ca 1004 	str.w	r1, [sl, #4]
  405820:	9010      	str	r0, [sp, #64]	; 0x40
  405822:	f340 8082 	ble.w	40592a <_vfiprintf_r+0x8d2>
  405826:	2a00      	cmp	r2, #0
  405828:	f040 8118 	bne.w	405a5c <_vfiprintf_r+0xa04>
  40582c:	9b02      	ldr	r3, [sp, #8]
  40582e:	9210      	str	r2, [sp, #64]	; 0x40
  405830:	0758      	lsls	r0, r3, #29
  405832:	d535      	bpl.n	4058a0 <_vfiprintf_r+0x848>
  405834:	9b08      	ldr	r3, [sp, #32]
  405836:	9901      	ldr	r1, [sp, #4]
  405838:	1a5c      	subs	r4, r3, r1
  40583a:	2c00      	cmp	r4, #0
  40583c:	f340 80e7 	ble.w	405a0e <_vfiprintf_r+0x9b6>
  405840:	46ca      	mov	sl, r9
  405842:	2c10      	cmp	r4, #16
  405844:	f340 8218 	ble.w	405c78 <_vfiprintf_r+0xc20>
  405848:	9910      	ldr	r1, [sp, #64]	; 0x40
  40584a:	4e8f      	ldr	r6, [pc, #572]	; (405a88 <_vfiprintf_r+0xa30>)
  40584c:	9f06      	ldr	r7, [sp, #24]
  40584e:	f8dd b010 	ldr.w	fp, [sp, #16]
  405852:	2510      	movs	r5, #16
  405854:	e006      	b.n	405864 <_vfiprintf_r+0x80c>
  405856:	1c88      	adds	r0, r1, #2
  405858:	f10a 0a08 	add.w	sl, sl, #8
  40585c:	4619      	mov	r1, r3
  40585e:	3c10      	subs	r4, #16
  405860:	2c10      	cmp	r4, #16
  405862:	dd11      	ble.n	405888 <_vfiprintf_r+0x830>
  405864:	1c4b      	adds	r3, r1, #1
  405866:	3210      	adds	r2, #16
  405868:	2b07      	cmp	r3, #7
  40586a:	9211      	str	r2, [sp, #68]	; 0x44
  40586c:	f8ca 6000 	str.w	r6, [sl]
  405870:	f8ca 5004 	str.w	r5, [sl, #4]
  405874:	9310      	str	r3, [sp, #64]	; 0x40
  405876:	ddee      	ble.n	405856 <_vfiprintf_r+0x7fe>
  405878:	bb42      	cbnz	r2, 4058cc <_vfiprintf_r+0x874>
  40587a:	3c10      	subs	r4, #16
  40587c:	2c10      	cmp	r4, #16
  40587e:	f04f 0001 	mov.w	r0, #1
  405882:	4611      	mov	r1, r2
  405884:	46ca      	mov	sl, r9
  405886:	dced      	bgt.n	405864 <_vfiprintf_r+0x80c>
  405888:	4422      	add	r2, r4
  40588a:	2807      	cmp	r0, #7
  40588c:	9211      	str	r2, [sp, #68]	; 0x44
  40588e:	f8ca 6000 	str.w	r6, [sl]
  405892:	f8ca 4004 	str.w	r4, [sl, #4]
  405896:	9010      	str	r0, [sp, #64]	; 0x40
  405898:	dd51      	ble.n	40593e <_vfiprintf_r+0x8e6>
  40589a:	2a00      	cmp	r2, #0
  40589c:	f040 819b 	bne.w	405bd6 <_vfiprintf_r+0xb7e>
  4058a0:	9b03      	ldr	r3, [sp, #12]
  4058a2:	9a08      	ldr	r2, [sp, #32]
  4058a4:	9901      	ldr	r1, [sp, #4]
  4058a6:	428a      	cmp	r2, r1
  4058a8:	bfac      	ite	ge
  4058aa:	189b      	addge	r3, r3, r2
  4058ac:	185b      	addlt	r3, r3, r1
  4058ae:	9303      	str	r3, [sp, #12]
  4058b0:	e04e      	b.n	405950 <_vfiprintf_r+0x8f8>
  4058b2:	aa0f      	add	r2, sp, #60	; 0x3c
  4058b4:	4651      	mov	r1, sl
  4058b6:	4638      	mov	r0, r7
  4058b8:	f7ff fb8e 	bl	404fd8 <__sprint_r.part.0>
  4058bc:	2800      	cmp	r0, #0
  4058be:	f040 813f 	bne.w	405b40 <_vfiprintf_r+0xae8>
  4058c2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4058c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4058c6:	1c48      	adds	r0, r1, #1
  4058c8:	46ce      	mov	lr, r9
  4058ca:	e77f      	b.n	4057cc <_vfiprintf_r+0x774>
  4058cc:	aa0f      	add	r2, sp, #60	; 0x3c
  4058ce:	4659      	mov	r1, fp
  4058d0:	4638      	mov	r0, r7
  4058d2:	f7ff fb81 	bl	404fd8 <__sprint_r.part.0>
  4058d6:	b960      	cbnz	r0, 4058f2 <_vfiprintf_r+0x89a>
  4058d8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4058da:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4058dc:	1c48      	adds	r0, r1, #1
  4058de:	46ca      	mov	sl, r9
  4058e0:	e7bd      	b.n	40585e <_vfiprintf_r+0x806>
  4058e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4058e4:	f8dd b010 	ldr.w	fp, [sp, #16]
  4058e8:	2b00      	cmp	r3, #0
  4058ea:	f040 81d4 	bne.w	405c96 <_vfiprintf_r+0xc3e>
  4058ee:	2300      	movs	r3, #0
  4058f0:	9310      	str	r3, [sp, #64]	; 0x40
  4058f2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4058f6:	f013 0f01 	tst.w	r3, #1
  4058fa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4058fe:	d102      	bne.n	405906 <_vfiprintf_r+0x8ae>
  405900:	059a      	lsls	r2, r3, #22
  405902:	f140 80de 	bpl.w	405ac2 <_vfiprintf_r+0xa6a>
  405906:	065b      	lsls	r3, r3, #25
  405908:	f53f acb2 	bmi.w	405270 <_vfiprintf_r+0x218>
  40590c:	9803      	ldr	r0, [sp, #12]
  40590e:	b02d      	add	sp, #180	; 0xb4
  405910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405914:	2a00      	cmp	r2, #0
  405916:	f040 8106 	bne.w	405b26 <_vfiprintf_r+0xace>
  40591a:	9a05      	ldr	r2, [sp, #20]
  40591c:	921d      	str	r2, [sp, #116]	; 0x74
  40591e:	2301      	movs	r3, #1
  405920:	9211      	str	r2, [sp, #68]	; 0x44
  405922:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  405926:	9310      	str	r3, [sp, #64]	; 0x40
  405928:	46ca      	mov	sl, r9
  40592a:	f10a 0a08 	add.w	sl, sl, #8
  40592e:	9b02      	ldr	r3, [sp, #8]
  405930:	0759      	lsls	r1, r3, #29
  405932:	d504      	bpl.n	40593e <_vfiprintf_r+0x8e6>
  405934:	9b08      	ldr	r3, [sp, #32]
  405936:	9901      	ldr	r1, [sp, #4]
  405938:	1a5c      	subs	r4, r3, r1
  40593a:	2c00      	cmp	r4, #0
  40593c:	dc81      	bgt.n	405842 <_vfiprintf_r+0x7ea>
  40593e:	9b03      	ldr	r3, [sp, #12]
  405940:	9908      	ldr	r1, [sp, #32]
  405942:	9801      	ldr	r0, [sp, #4]
  405944:	4281      	cmp	r1, r0
  405946:	bfac      	ite	ge
  405948:	185b      	addge	r3, r3, r1
  40594a:	181b      	addlt	r3, r3, r0
  40594c:	9303      	str	r3, [sp, #12]
  40594e:	bb72      	cbnz	r2, 4059ae <_vfiprintf_r+0x956>
  405950:	2300      	movs	r3, #0
  405952:	9310      	str	r3, [sp, #64]	; 0x40
  405954:	46ca      	mov	sl, r9
  405956:	f7ff bbbc 	b.w	4050d2 <_vfiprintf_r+0x7a>
  40595a:	aa0f      	add	r2, sp, #60	; 0x3c
  40595c:	9904      	ldr	r1, [sp, #16]
  40595e:	4620      	mov	r0, r4
  405960:	f7ff fb3a 	bl	404fd8 <__sprint_r.part.0>
  405964:	bb50      	cbnz	r0, 4059bc <_vfiprintf_r+0x964>
  405966:	9910      	ldr	r1, [sp, #64]	; 0x40
  405968:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40596a:	f101 0e01 	add.w	lr, r1, #1
  40596e:	46cc      	mov	ip, r9
  405970:	e548      	b.n	405404 <_vfiprintf_r+0x3ac>
  405972:	2a00      	cmp	r2, #0
  405974:	f040 8140 	bne.w	405bf8 <_vfiprintf_r+0xba0>
  405978:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40597c:	2900      	cmp	r1, #0
  40597e:	f000 811b 	beq.w	405bb8 <_vfiprintf_r+0xb60>
  405982:	2201      	movs	r2, #1
  405984:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405988:	4610      	mov	r0, r2
  40598a:	921d      	str	r2, [sp, #116]	; 0x74
  40598c:	911c      	str	r1, [sp, #112]	; 0x70
  40598e:	46ca      	mov	sl, r9
  405990:	4601      	mov	r1, r0
  405992:	f10a 0a08 	add.w	sl, sl, #8
  405996:	3001      	adds	r0, #1
  405998:	e507      	b.n	4053aa <_vfiprintf_r+0x352>
  40599a:	9b02      	ldr	r3, [sp, #8]
  40599c:	2a01      	cmp	r2, #1
  40599e:	f000 8098 	beq.w	405ad2 <_vfiprintf_r+0xa7a>
  4059a2:	2a02      	cmp	r2, #2
  4059a4:	d10d      	bne.n	4059c2 <_vfiprintf_r+0x96a>
  4059a6:	9302      	str	r3, [sp, #8]
  4059a8:	2600      	movs	r6, #0
  4059aa:	2700      	movs	r7, #0
  4059ac:	e5b0      	b.n	405510 <_vfiprintf_r+0x4b8>
  4059ae:	aa0f      	add	r2, sp, #60	; 0x3c
  4059b0:	9904      	ldr	r1, [sp, #16]
  4059b2:	9806      	ldr	r0, [sp, #24]
  4059b4:	f7ff fb10 	bl	404fd8 <__sprint_r.part.0>
  4059b8:	2800      	cmp	r0, #0
  4059ba:	d0c9      	beq.n	405950 <_vfiprintf_r+0x8f8>
  4059bc:	f8dd b010 	ldr.w	fp, [sp, #16]
  4059c0:	e797      	b.n	4058f2 <_vfiprintf_r+0x89a>
  4059c2:	9302      	str	r3, [sp, #8]
  4059c4:	2600      	movs	r6, #0
  4059c6:	2700      	movs	r7, #0
  4059c8:	4649      	mov	r1, r9
  4059ca:	e000      	b.n	4059ce <_vfiprintf_r+0x976>
  4059cc:	4659      	mov	r1, fp
  4059ce:	08f2      	lsrs	r2, r6, #3
  4059d0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4059d4:	08f8      	lsrs	r0, r7, #3
  4059d6:	f006 0307 	and.w	r3, r6, #7
  4059da:	4607      	mov	r7, r0
  4059dc:	4616      	mov	r6, r2
  4059de:	3330      	adds	r3, #48	; 0x30
  4059e0:	ea56 0207 	orrs.w	r2, r6, r7
  4059e4:	f801 3c01 	strb.w	r3, [r1, #-1]
  4059e8:	f101 3bff 	add.w	fp, r1, #4294967295
  4059ec:	d1ee      	bne.n	4059cc <_vfiprintf_r+0x974>
  4059ee:	9a02      	ldr	r2, [sp, #8]
  4059f0:	07d6      	lsls	r6, r2, #31
  4059f2:	f57f ad9d 	bpl.w	405530 <_vfiprintf_r+0x4d8>
  4059f6:	2b30      	cmp	r3, #48	; 0x30
  4059f8:	f43f ad9a 	beq.w	405530 <_vfiprintf_r+0x4d8>
  4059fc:	3902      	subs	r1, #2
  4059fe:	2330      	movs	r3, #48	; 0x30
  405a00:	f80b 3c01 	strb.w	r3, [fp, #-1]
  405a04:	eba9 0301 	sub.w	r3, r9, r1
  405a08:	9305      	str	r3, [sp, #20]
  405a0a:	468b      	mov	fp, r1
  405a0c:	e476      	b.n	4052fc <_vfiprintf_r+0x2a4>
  405a0e:	9b03      	ldr	r3, [sp, #12]
  405a10:	9a08      	ldr	r2, [sp, #32]
  405a12:	428a      	cmp	r2, r1
  405a14:	bfac      	ite	ge
  405a16:	189b      	addge	r3, r3, r2
  405a18:	185b      	addlt	r3, r3, r1
  405a1a:	9303      	str	r3, [sp, #12]
  405a1c:	e798      	b.n	405950 <_vfiprintf_r+0x8f8>
  405a1e:	2202      	movs	r2, #2
  405a20:	e44d      	b.n	4052be <_vfiprintf_r+0x266>
  405a22:	2f00      	cmp	r7, #0
  405a24:	bf08      	it	eq
  405a26:	2e0a      	cmpeq	r6, #10
  405a28:	d352      	bcc.n	405ad0 <_vfiprintf_r+0xa78>
  405a2a:	46cb      	mov	fp, r9
  405a2c:	4630      	mov	r0, r6
  405a2e:	4639      	mov	r1, r7
  405a30:	220a      	movs	r2, #10
  405a32:	2300      	movs	r3, #0
  405a34:	f001 fc40 	bl	4072b8 <__aeabi_uldivmod>
  405a38:	3230      	adds	r2, #48	; 0x30
  405a3a:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405a3e:	4630      	mov	r0, r6
  405a40:	4639      	mov	r1, r7
  405a42:	2300      	movs	r3, #0
  405a44:	220a      	movs	r2, #10
  405a46:	f001 fc37 	bl	4072b8 <__aeabi_uldivmod>
  405a4a:	4606      	mov	r6, r0
  405a4c:	460f      	mov	r7, r1
  405a4e:	ea56 0307 	orrs.w	r3, r6, r7
  405a52:	d1eb      	bne.n	405a2c <_vfiprintf_r+0x9d4>
  405a54:	e56c      	b.n	405530 <_vfiprintf_r+0x4d8>
  405a56:	9405      	str	r4, [sp, #20]
  405a58:	46cb      	mov	fp, r9
  405a5a:	e44f      	b.n	4052fc <_vfiprintf_r+0x2a4>
  405a5c:	aa0f      	add	r2, sp, #60	; 0x3c
  405a5e:	9904      	ldr	r1, [sp, #16]
  405a60:	9806      	ldr	r0, [sp, #24]
  405a62:	f7ff fab9 	bl	404fd8 <__sprint_r.part.0>
  405a66:	2800      	cmp	r0, #0
  405a68:	d1a8      	bne.n	4059bc <_vfiprintf_r+0x964>
  405a6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a6c:	46ca      	mov	sl, r9
  405a6e:	e75e      	b.n	40592e <_vfiprintf_r+0x8d6>
  405a70:	aa0f      	add	r2, sp, #60	; 0x3c
  405a72:	9904      	ldr	r1, [sp, #16]
  405a74:	9806      	ldr	r0, [sp, #24]
  405a76:	f7ff faaf 	bl	404fd8 <__sprint_r.part.0>
  405a7a:	2800      	cmp	r0, #0
  405a7c:	d19e      	bne.n	4059bc <_vfiprintf_r+0x964>
  405a7e:	46ca      	mov	sl, r9
  405a80:	f7ff bbc0 	b.w	405204 <_vfiprintf_r+0x1ac>
  405a84:	00408070 	.word	0x00408070
  405a88:	00408060 	.word	0x00408060
  405a8c:	3104      	adds	r1, #4
  405a8e:	6816      	ldr	r6, [r2, #0]
  405a90:	9107      	str	r1, [sp, #28]
  405a92:	2201      	movs	r2, #1
  405a94:	2700      	movs	r7, #0
  405a96:	e412      	b.n	4052be <_vfiprintf_r+0x266>
  405a98:	9807      	ldr	r0, [sp, #28]
  405a9a:	4601      	mov	r1, r0
  405a9c:	3104      	adds	r1, #4
  405a9e:	6806      	ldr	r6, [r0, #0]
  405aa0:	9107      	str	r1, [sp, #28]
  405aa2:	2700      	movs	r7, #0
  405aa4:	e40b      	b.n	4052be <_vfiprintf_r+0x266>
  405aa6:	680e      	ldr	r6, [r1, #0]
  405aa8:	3104      	adds	r1, #4
  405aaa:	9107      	str	r1, [sp, #28]
  405aac:	2700      	movs	r7, #0
  405aae:	e591      	b.n	4055d4 <_vfiprintf_r+0x57c>
  405ab0:	9907      	ldr	r1, [sp, #28]
  405ab2:	680e      	ldr	r6, [r1, #0]
  405ab4:	460a      	mov	r2, r1
  405ab6:	17f7      	asrs	r7, r6, #31
  405ab8:	3204      	adds	r2, #4
  405aba:	9207      	str	r2, [sp, #28]
  405abc:	4630      	mov	r0, r6
  405abe:	4639      	mov	r1, r7
  405ac0:	e50f      	b.n	4054e2 <_vfiprintf_r+0x48a>
  405ac2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405ac6:	f000 fe7f 	bl	4067c8 <__retarget_lock_release_recursive>
  405aca:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405ace:	e71a      	b.n	405906 <_vfiprintf_r+0x8ae>
  405ad0:	9b02      	ldr	r3, [sp, #8]
  405ad2:	9302      	str	r3, [sp, #8]
  405ad4:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405ad8:	3630      	adds	r6, #48	; 0x30
  405ada:	2301      	movs	r3, #1
  405adc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405ae0:	9305      	str	r3, [sp, #20]
  405ae2:	e40b      	b.n	4052fc <_vfiprintf_r+0x2a4>
  405ae4:	aa0f      	add	r2, sp, #60	; 0x3c
  405ae6:	9904      	ldr	r1, [sp, #16]
  405ae8:	9806      	ldr	r0, [sp, #24]
  405aea:	f7ff fa75 	bl	404fd8 <__sprint_r.part.0>
  405aee:	2800      	cmp	r0, #0
  405af0:	f47f af64 	bne.w	4059bc <_vfiprintf_r+0x964>
  405af4:	9910      	ldr	r1, [sp, #64]	; 0x40
  405af6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405af8:	1c48      	adds	r0, r1, #1
  405afa:	46ca      	mov	sl, r9
  405afc:	e651      	b.n	4057a2 <_vfiprintf_r+0x74a>
  405afe:	aa0f      	add	r2, sp, #60	; 0x3c
  405b00:	9904      	ldr	r1, [sp, #16]
  405b02:	9806      	ldr	r0, [sp, #24]
  405b04:	f7ff fa68 	bl	404fd8 <__sprint_r.part.0>
  405b08:	2800      	cmp	r0, #0
  405b0a:	f47f af57 	bne.w	4059bc <_vfiprintf_r+0x964>
  405b0e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b10:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b12:	1c48      	adds	r0, r1, #1
  405b14:	46ca      	mov	sl, r9
  405b16:	e448      	b.n	4053aa <_vfiprintf_r+0x352>
  405b18:	2a00      	cmp	r2, #0
  405b1a:	f040 8091 	bne.w	405c40 <_vfiprintf_r+0xbe8>
  405b1e:	2001      	movs	r0, #1
  405b20:	4611      	mov	r1, r2
  405b22:	46ca      	mov	sl, r9
  405b24:	e641      	b.n	4057aa <_vfiprintf_r+0x752>
  405b26:	aa0f      	add	r2, sp, #60	; 0x3c
  405b28:	9904      	ldr	r1, [sp, #16]
  405b2a:	9806      	ldr	r0, [sp, #24]
  405b2c:	f7ff fa54 	bl	404fd8 <__sprint_r.part.0>
  405b30:	2800      	cmp	r0, #0
  405b32:	f47f af43 	bne.w	4059bc <_vfiprintf_r+0x964>
  405b36:	9810      	ldr	r0, [sp, #64]	; 0x40
  405b38:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b3a:	3001      	adds	r0, #1
  405b3c:	46ca      	mov	sl, r9
  405b3e:	e667      	b.n	405810 <_vfiprintf_r+0x7b8>
  405b40:	46d3      	mov	fp, sl
  405b42:	e6d6      	b.n	4058f2 <_vfiprintf_r+0x89a>
  405b44:	9e07      	ldr	r6, [sp, #28]
  405b46:	3607      	adds	r6, #7
  405b48:	f026 0207 	bic.w	r2, r6, #7
  405b4c:	f102 0108 	add.w	r1, r2, #8
  405b50:	e9d2 6700 	ldrd	r6, r7, [r2]
  405b54:	9107      	str	r1, [sp, #28]
  405b56:	2201      	movs	r2, #1
  405b58:	f7ff bbb1 	b.w	4052be <_vfiprintf_r+0x266>
  405b5c:	9e07      	ldr	r6, [sp, #28]
  405b5e:	3607      	adds	r6, #7
  405b60:	f026 0607 	bic.w	r6, r6, #7
  405b64:	e9d6 0100 	ldrd	r0, r1, [r6]
  405b68:	f106 0208 	add.w	r2, r6, #8
  405b6c:	9207      	str	r2, [sp, #28]
  405b6e:	4606      	mov	r6, r0
  405b70:	460f      	mov	r7, r1
  405b72:	e4b6      	b.n	4054e2 <_vfiprintf_r+0x48a>
  405b74:	9e07      	ldr	r6, [sp, #28]
  405b76:	3607      	adds	r6, #7
  405b78:	f026 0207 	bic.w	r2, r6, #7
  405b7c:	f102 0108 	add.w	r1, r2, #8
  405b80:	e9d2 6700 	ldrd	r6, r7, [r2]
  405b84:	9107      	str	r1, [sp, #28]
  405b86:	2200      	movs	r2, #0
  405b88:	f7ff bb99 	b.w	4052be <_vfiprintf_r+0x266>
  405b8c:	9e07      	ldr	r6, [sp, #28]
  405b8e:	3607      	adds	r6, #7
  405b90:	f026 0107 	bic.w	r1, r6, #7
  405b94:	f101 0008 	add.w	r0, r1, #8
  405b98:	9007      	str	r0, [sp, #28]
  405b9a:	e9d1 6700 	ldrd	r6, r7, [r1]
  405b9e:	e519      	b.n	4055d4 <_vfiprintf_r+0x57c>
  405ba0:	46cb      	mov	fp, r9
  405ba2:	f7ff bbab 	b.w	4052fc <_vfiprintf_r+0x2a4>
  405ba6:	252d      	movs	r5, #45	; 0x2d
  405ba8:	4276      	negs	r6, r6
  405baa:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405bae:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405bb2:	2201      	movs	r2, #1
  405bb4:	f7ff bb88 	b.w	4052c8 <_vfiprintf_r+0x270>
  405bb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405bba:	b9b3      	cbnz	r3, 405bea <_vfiprintf_r+0xb92>
  405bbc:	4611      	mov	r1, r2
  405bbe:	2001      	movs	r0, #1
  405bc0:	46ca      	mov	sl, r9
  405bc2:	e5f2      	b.n	4057aa <_vfiprintf_r+0x752>
  405bc4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405bc8:	f000 fdfe 	bl	4067c8 <__retarget_lock_release_recursive>
  405bcc:	f04f 33ff 	mov.w	r3, #4294967295
  405bd0:	9303      	str	r3, [sp, #12]
  405bd2:	f7ff bb50 	b.w	405276 <_vfiprintf_r+0x21e>
  405bd6:	aa0f      	add	r2, sp, #60	; 0x3c
  405bd8:	9904      	ldr	r1, [sp, #16]
  405bda:	9806      	ldr	r0, [sp, #24]
  405bdc:	f7ff f9fc 	bl	404fd8 <__sprint_r.part.0>
  405be0:	2800      	cmp	r0, #0
  405be2:	f47f aeeb 	bne.w	4059bc <_vfiprintf_r+0x964>
  405be6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405be8:	e6a9      	b.n	40593e <_vfiprintf_r+0x8e6>
  405bea:	ab0e      	add	r3, sp, #56	; 0x38
  405bec:	2202      	movs	r2, #2
  405bee:	931c      	str	r3, [sp, #112]	; 0x70
  405bf0:	921d      	str	r2, [sp, #116]	; 0x74
  405bf2:	2001      	movs	r0, #1
  405bf4:	46ca      	mov	sl, r9
  405bf6:	e5d0      	b.n	40579a <_vfiprintf_r+0x742>
  405bf8:	aa0f      	add	r2, sp, #60	; 0x3c
  405bfa:	9904      	ldr	r1, [sp, #16]
  405bfc:	9806      	ldr	r0, [sp, #24]
  405bfe:	f7ff f9eb 	bl	404fd8 <__sprint_r.part.0>
  405c02:	2800      	cmp	r0, #0
  405c04:	f47f aeda 	bne.w	4059bc <_vfiprintf_r+0x964>
  405c08:	9910      	ldr	r1, [sp, #64]	; 0x40
  405c0a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c0c:	1c48      	adds	r0, r1, #1
  405c0e:	46ca      	mov	sl, r9
  405c10:	e5a4      	b.n	40575c <_vfiprintf_r+0x704>
  405c12:	9a07      	ldr	r2, [sp, #28]
  405c14:	9903      	ldr	r1, [sp, #12]
  405c16:	6813      	ldr	r3, [r2, #0]
  405c18:	17cd      	asrs	r5, r1, #31
  405c1a:	4608      	mov	r0, r1
  405c1c:	3204      	adds	r2, #4
  405c1e:	4629      	mov	r1, r5
  405c20:	9207      	str	r2, [sp, #28]
  405c22:	e9c3 0100 	strd	r0, r1, [r3]
  405c26:	f7ff ba54 	b.w	4050d2 <_vfiprintf_r+0x7a>
  405c2a:	4658      	mov	r0, fp
  405c2c:	9607      	str	r6, [sp, #28]
  405c2e:	9302      	str	r3, [sp, #8]
  405c30:	f001 f906 	bl	406e40 <strlen>
  405c34:	2400      	movs	r4, #0
  405c36:	9005      	str	r0, [sp, #20]
  405c38:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405c3c:	f7ff bb5e 	b.w	4052fc <_vfiprintf_r+0x2a4>
  405c40:	aa0f      	add	r2, sp, #60	; 0x3c
  405c42:	9904      	ldr	r1, [sp, #16]
  405c44:	9806      	ldr	r0, [sp, #24]
  405c46:	f7ff f9c7 	bl	404fd8 <__sprint_r.part.0>
  405c4a:	2800      	cmp	r0, #0
  405c4c:	f47f aeb6 	bne.w	4059bc <_vfiprintf_r+0x964>
  405c50:	9910      	ldr	r1, [sp, #64]	; 0x40
  405c52:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c54:	1c48      	adds	r0, r1, #1
  405c56:	46ca      	mov	sl, r9
  405c58:	e5a7      	b.n	4057aa <_vfiprintf_r+0x752>
  405c5a:	9910      	ldr	r1, [sp, #64]	; 0x40
  405c5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c5e:	4e20      	ldr	r6, [pc, #128]	; (405ce0 <_vfiprintf_r+0xc88>)
  405c60:	3101      	adds	r1, #1
  405c62:	f7ff bb90 	b.w	405386 <_vfiprintf_r+0x32e>
  405c66:	2c06      	cmp	r4, #6
  405c68:	bf28      	it	cs
  405c6a:	2406      	movcs	r4, #6
  405c6c:	9405      	str	r4, [sp, #20]
  405c6e:	9607      	str	r6, [sp, #28]
  405c70:	9401      	str	r4, [sp, #4]
  405c72:	f8df b070 	ldr.w	fp, [pc, #112]	; 405ce4 <_vfiprintf_r+0xc8c>
  405c76:	e4d5      	b.n	405624 <_vfiprintf_r+0x5cc>
  405c78:	9810      	ldr	r0, [sp, #64]	; 0x40
  405c7a:	4e19      	ldr	r6, [pc, #100]	; (405ce0 <_vfiprintf_r+0xc88>)
  405c7c:	3001      	adds	r0, #1
  405c7e:	e603      	b.n	405888 <_vfiprintf_r+0x830>
  405c80:	9405      	str	r4, [sp, #20]
  405c82:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405c86:	9607      	str	r6, [sp, #28]
  405c88:	9302      	str	r3, [sp, #8]
  405c8a:	4604      	mov	r4, r0
  405c8c:	f7ff bb36 	b.w	4052fc <_vfiprintf_r+0x2a4>
  405c90:	4686      	mov	lr, r0
  405c92:	f7ff bbce 	b.w	405432 <_vfiprintf_r+0x3da>
  405c96:	9806      	ldr	r0, [sp, #24]
  405c98:	aa0f      	add	r2, sp, #60	; 0x3c
  405c9a:	4659      	mov	r1, fp
  405c9c:	f7ff f99c 	bl	404fd8 <__sprint_r.part.0>
  405ca0:	2800      	cmp	r0, #0
  405ca2:	f43f ae24 	beq.w	4058ee <_vfiprintf_r+0x896>
  405ca6:	e624      	b.n	4058f2 <_vfiprintf_r+0x89a>
  405ca8:	9907      	ldr	r1, [sp, #28]
  405caa:	f898 2001 	ldrb.w	r2, [r8, #1]
  405cae:	680c      	ldr	r4, [r1, #0]
  405cb0:	3104      	adds	r1, #4
  405cb2:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405cb6:	46b8      	mov	r8, r7
  405cb8:	9107      	str	r1, [sp, #28]
  405cba:	f7ff ba3f 	b.w	40513c <_vfiprintf_r+0xe4>
  405cbe:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405cc2:	e43c      	b.n	40553e <_vfiprintf_r+0x4e6>
  405cc4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405cc8:	e521      	b.n	40570e <_vfiprintf_r+0x6b6>
  405cca:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405cce:	f7ff bbf4 	b.w	4054ba <_vfiprintf_r+0x462>
  405cd2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405cd6:	e491      	b.n	4055fc <_vfiprintf_r+0x5a4>
  405cd8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405cdc:	e469      	b.n	4055b2 <_vfiprintf_r+0x55a>
  405cde:	bf00      	nop
  405ce0:	00408060 	.word	0x00408060
  405ce4:	00408058 	.word	0x00408058

00405ce8 <__sbprintf>:
  405ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405cec:	460c      	mov	r4, r1
  405cee:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405cf2:	8989      	ldrh	r1, [r1, #12]
  405cf4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405cf6:	89e5      	ldrh	r5, [r4, #14]
  405cf8:	9619      	str	r6, [sp, #100]	; 0x64
  405cfa:	f021 0102 	bic.w	r1, r1, #2
  405cfe:	4606      	mov	r6, r0
  405d00:	69e0      	ldr	r0, [r4, #28]
  405d02:	f8ad 100c 	strh.w	r1, [sp, #12]
  405d06:	4617      	mov	r7, r2
  405d08:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405d0c:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405d0e:	f8ad 500e 	strh.w	r5, [sp, #14]
  405d12:	4698      	mov	r8, r3
  405d14:	ad1a      	add	r5, sp, #104	; 0x68
  405d16:	2300      	movs	r3, #0
  405d18:	9007      	str	r0, [sp, #28]
  405d1a:	a816      	add	r0, sp, #88	; 0x58
  405d1c:	9209      	str	r2, [sp, #36]	; 0x24
  405d1e:	9306      	str	r3, [sp, #24]
  405d20:	9500      	str	r5, [sp, #0]
  405d22:	9504      	str	r5, [sp, #16]
  405d24:	9102      	str	r1, [sp, #8]
  405d26:	9105      	str	r1, [sp, #20]
  405d28:	f000 fd48 	bl	4067bc <__retarget_lock_init_recursive>
  405d2c:	4643      	mov	r3, r8
  405d2e:	463a      	mov	r2, r7
  405d30:	4669      	mov	r1, sp
  405d32:	4630      	mov	r0, r6
  405d34:	f7ff f990 	bl	405058 <_vfiprintf_r>
  405d38:	1e05      	subs	r5, r0, #0
  405d3a:	db07      	blt.n	405d4c <__sbprintf+0x64>
  405d3c:	4630      	mov	r0, r6
  405d3e:	4669      	mov	r1, sp
  405d40:	f000 f928 	bl	405f94 <_fflush_r>
  405d44:	2800      	cmp	r0, #0
  405d46:	bf18      	it	ne
  405d48:	f04f 35ff 	movne.w	r5, #4294967295
  405d4c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405d50:	065b      	lsls	r3, r3, #25
  405d52:	d503      	bpl.n	405d5c <__sbprintf+0x74>
  405d54:	89a3      	ldrh	r3, [r4, #12]
  405d56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405d5a:	81a3      	strh	r3, [r4, #12]
  405d5c:	9816      	ldr	r0, [sp, #88]	; 0x58
  405d5e:	f000 fd2f 	bl	4067c0 <__retarget_lock_close_recursive>
  405d62:	4628      	mov	r0, r5
  405d64:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405d6c <__swsetup_r>:
  405d6c:	b538      	push	{r3, r4, r5, lr}
  405d6e:	4b30      	ldr	r3, [pc, #192]	; (405e30 <__swsetup_r+0xc4>)
  405d70:	681b      	ldr	r3, [r3, #0]
  405d72:	4605      	mov	r5, r0
  405d74:	460c      	mov	r4, r1
  405d76:	b113      	cbz	r3, 405d7e <__swsetup_r+0x12>
  405d78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405d7a:	2a00      	cmp	r2, #0
  405d7c:	d038      	beq.n	405df0 <__swsetup_r+0x84>
  405d7e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405d82:	b293      	uxth	r3, r2
  405d84:	0718      	lsls	r0, r3, #28
  405d86:	d50c      	bpl.n	405da2 <__swsetup_r+0x36>
  405d88:	6920      	ldr	r0, [r4, #16]
  405d8a:	b1a8      	cbz	r0, 405db8 <__swsetup_r+0x4c>
  405d8c:	f013 0201 	ands.w	r2, r3, #1
  405d90:	d01e      	beq.n	405dd0 <__swsetup_r+0x64>
  405d92:	6963      	ldr	r3, [r4, #20]
  405d94:	2200      	movs	r2, #0
  405d96:	425b      	negs	r3, r3
  405d98:	61a3      	str	r3, [r4, #24]
  405d9a:	60a2      	str	r2, [r4, #8]
  405d9c:	b1f0      	cbz	r0, 405ddc <__swsetup_r+0x70>
  405d9e:	2000      	movs	r0, #0
  405da0:	bd38      	pop	{r3, r4, r5, pc}
  405da2:	06d9      	lsls	r1, r3, #27
  405da4:	d53c      	bpl.n	405e20 <__swsetup_r+0xb4>
  405da6:	0758      	lsls	r0, r3, #29
  405da8:	d426      	bmi.n	405df8 <__swsetup_r+0x8c>
  405daa:	6920      	ldr	r0, [r4, #16]
  405dac:	f042 0308 	orr.w	r3, r2, #8
  405db0:	81a3      	strh	r3, [r4, #12]
  405db2:	b29b      	uxth	r3, r3
  405db4:	2800      	cmp	r0, #0
  405db6:	d1e9      	bne.n	405d8c <__swsetup_r+0x20>
  405db8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405dbc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405dc0:	d0e4      	beq.n	405d8c <__swsetup_r+0x20>
  405dc2:	4628      	mov	r0, r5
  405dc4:	4621      	mov	r1, r4
  405dc6:	f000 fd2f 	bl	406828 <__smakebuf_r>
  405dca:	89a3      	ldrh	r3, [r4, #12]
  405dcc:	6920      	ldr	r0, [r4, #16]
  405dce:	e7dd      	b.n	405d8c <__swsetup_r+0x20>
  405dd0:	0799      	lsls	r1, r3, #30
  405dd2:	bf58      	it	pl
  405dd4:	6962      	ldrpl	r2, [r4, #20]
  405dd6:	60a2      	str	r2, [r4, #8]
  405dd8:	2800      	cmp	r0, #0
  405dda:	d1e0      	bne.n	405d9e <__swsetup_r+0x32>
  405ddc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405de0:	061a      	lsls	r2, r3, #24
  405de2:	d5dd      	bpl.n	405da0 <__swsetup_r+0x34>
  405de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405de8:	81a3      	strh	r3, [r4, #12]
  405dea:	f04f 30ff 	mov.w	r0, #4294967295
  405dee:	bd38      	pop	{r3, r4, r5, pc}
  405df0:	4618      	mov	r0, r3
  405df2:	f000 f927 	bl	406044 <__sinit>
  405df6:	e7c2      	b.n	405d7e <__swsetup_r+0x12>
  405df8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405dfa:	b151      	cbz	r1, 405e12 <__swsetup_r+0xa6>
  405dfc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405e00:	4299      	cmp	r1, r3
  405e02:	d004      	beq.n	405e0e <__swsetup_r+0xa2>
  405e04:	4628      	mov	r0, r5
  405e06:	f000 fa43 	bl	406290 <_free_r>
  405e0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405e0e:	2300      	movs	r3, #0
  405e10:	6323      	str	r3, [r4, #48]	; 0x30
  405e12:	2300      	movs	r3, #0
  405e14:	6920      	ldr	r0, [r4, #16]
  405e16:	6063      	str	r3, [r4, #4]
  405e18:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405e1c:	6020      	str	r0, [r4, #0]
  405e1e:	e7c5      	b.n	405dac <__swsetup_r+0x40>
  405e20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405e24:	2309      	movs	r3, #9
  405e26:	602b      	str	r3, [r5, #0]
  405e28:	f04f 30ff 	mov.w	r0, #4294967295
  405e2c:	81a2      	strh	r2, [r4, #12]
  405e2e:	bd38      	pop	{r3, r4, r5, pc}
  405e30:	20400050 	.word	0x20400050

00405e34 <register_fini>:
  405e34:	4b02      	ldr	r3, [pc, #8]	; (405e40 <register_fini+0xc>)
  405e36:	b113      	cbz	r3, 405e3e <register_fini+0xa>
  405e38:	4802      	ldr	r0, [pc, #8]	; (405e44 <register_fini+0x10>)
  405e3a:	f000 b805 	b.w	405e48 <atexit>
  405e3e:	4770      	bx	lr
  405e40:	00000000 	.word	0x00000000
  405e44:	004060b5 	.word	0x004060b5

00405e48 <atexit>:
  405e48:	2300      	movs	r3, #0
  405e4a:	4601      	mov	r1, r0
  405e4c:	461a      	mov	r2, r3
  405e4e:	4618      	mov	r0, r3
  405e50:	f001 b90a 	b.w	407068 <__register_exitproc>

00405e54 <__sflush_r>:
  405e54:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405e58:	b29a      	uxth	r2, r3
  405e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405e5e:	460d      	mov	r5, r1
  405e60:	0711      	lsls	r1, r2, #28
  405e62:	4680      	mov	r8, r0
  405e64:	d43a      	bmi.n	405edc <__sflush_r+0x88>
  405e66:	686a      	ldr	r2, [r5, #4]
  405e68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405e6c:	2a00      	cmp	r2, #0
  405e6e:	81ab      	strh	r3, [r5, #12]
  405e70:	dd6f      	ble.n	405f52 <__sflush_r+0xfe>
  405e72:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405e74:	2c00      	cmp	r4, #0
  405e76:	d049      	beq.n	405f0c <__sflush_r+0xb8>
  405e78:	2200      	movs	r2, #0
  405e7a:	b29b      	uxth	r3, r3
  405e7c:	f8d8 6000 	ldr.w	r6, [r8]
  405e80:	f8c8 2000 	str.w	r2, [r8]
  405e84:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  405e88:	d067      	beq.n	405f5a <__sflush_r+0x106>
  405e8a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405e8c:	075f      	lsls	r7, r3, #29
  405e8e:	d505      	bpl.n	405e9c <__sflush_r+0x48>
  405e90:	6869      	ldr	r1, [r5, #4]
  405e92:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405e94:	1a52      	subs	r2, r2, r1
  405e96:	b10b      	cbz	r3, 405e9c <__sflush_r+0x48>
  405e98:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405e9a:	1ad2      	subs	r2, r2, r3
  405e9c:	2300      	movs	r3, #0
  405e9e:	69e9      	ldr	r1, [r5, #28]
  405ea0:	4640      	mov	r0, r8
  405ea2:	47a0      	blx	r4
  405ea4:	1c44      	adds	r4, r0, #1
  405ea6:	d03c      	beq.n	405f22 <__sflush_r+0xce>
  405ea8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405eac:	692a      	ldr	r2, [r5, #16]
  405eae:	602a      	str	r2, [r5, #0]
  405eb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405eb4:	2200      	movs	r2, #0
  405eb6:	81ab      	strh	r3, [r5, #12]
  405eb8:	04db      	lsls	r3, r3, #19
  405eba:	606a      	str	r2, [r5, #4]
  405ebc:	d447      	bmi.n	405f4e <__sflush_r+0xfa>
  405ebe:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405ec0:	f8c8 6000 	str.w	r6, [r8]
  405ec4:	b311      	cbz	r1, 405f0c <__sflush_r+0xb8>
  405ec6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405eca:	4299      	cmp	r1, r3
  405ecc:	d002      	beq.n	405ed4 <__sflush_r+0x80>
  405ece:	4640      	mov	r0, r8
  405ed0:	f000 f9de 	bl	406290 <_free_r>
  405ed4:	2000      	movs	r0, #0
  405ed6:	6328      	str	r0, [r5, #48]	; 0x30
  405ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405edc:	692e      	ldr	r6, [r5, #16]
  405ede:	b1ae      	cbz	r6, 405f0c <__sflush_r+0xb8>
  405ee0:	682c      	ldr	r4, [r5, #0]
  405ee2:	602e      	str	r6, [r5, #0]
  405ee4:	0791      	lsls	r1, r2, #30
  405ee6:	bf0c      	ite	eq
  405ee8:	696b      	ldreq	r3, [r5, #20]
  405eea:	2300      	movne	r3, #0
  405eec:	1ba4      	subs	r4, r4, r6
  405eee:	60ab      	str	r3, [r5, #8]
  405ef0:	e00a      	b.n	405f08 <__sflush_r+0xb4>
  405ef2:	4623      	mov	r3, r4
  405ef4:	4632      	mov	r2, r6
  405ef6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405ef8:	69e9      	ldr	r1, [r5, #28]
  405efa:	4640      	mov	r0, r8
  405efc:	47b8      	blx	r7
  405efe:	2800      	cmp	r0, #0
  405f00:	eba4 0400 	sub.w	r4, r4, r0
  405f04:	4406      	add	r6, r0
  405f06:	dd04      	ble.n	405f12 <__sflush_r+0xbe>
  405f08:	2c00      	cmp	r4, #0
  405f0a:	dcf2      	bgt.n	405ef2 <__sflush_r+0x9e>
  405f0c:	2000      	movs	r0, #0
  405f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f12:	89ab      	ldrh	r3, [r5, #12]
  405f14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f18:	81ab      	strh	r3, [r5, #12]
  405f1a:	f04f 30ff 	mov.w	r0, #4294967295
  405f1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f22:	f8d8 4000 	ldr.w	r4, [r8]
  405f26:	2c1d      	cmp	r4, #29
  405f28:	d8f3      	bhi.n	405f12 <__sflush_r+0xbe>
  405f2a:	4b19      	ldr	r3, [pc, #100]	; (405f90 <__sflush_r+0x13c>)
  405f2c:	40e3      	lsrs	r3, r4
  405f2e:	43db      	mvns	r3, r3
  405f30:	f013 0301 	ands.w	r3, r3, #1
  405f34:	d1ed      	bne.n	405f12 <__sflush_r+0xbe>
  405f36:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  405f3a:	606b      	str	r3, [r5, #4]
  405f3c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405f40:	6929      	ldr	r1, [r5, #16]
  405f42:	81ab      	strh	r3, [r5, #12]
  405f44:	04da      	lsls	r2, r3, #19
  405f46:	6029      	str	r1, [r5, #0]
  405f48:	d5b9      	bpl.n	405ebe <__sflush_r+0x6a>
  405f4a:	2c00      	cmp	r4, #0
  405f4c:	d1b7      	bne.n	405ebe <__sflush_r+0x6a>
  405f4e:	6528      	str	r0, [r5, #80]	; 0x50
  405f50:	e7b5      	b.n	405ebe <__sflush_r+0x6a>
  405f52:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405f54:	2a00      	cmp	r2, #0
  405f56:	dc8c      	bgt.n	405e72 <__sflush_r+0x1e>
  405f58:	e7d8      	b.n	405f0c <__sflush_r+0xb8>
  405f5a:	2301      	movs	r3, #1
  405f5c:	69e9      	ldr	r1, [r5, #28]
  405f5e:	4640      	mov	r0, r8
  405f60:	47a0      	blx	r4
  405f62:	1c43      	adds	r3, r0, #1
  405f64:	4602      	mov	r2, r0
  405f66:	d002      	beq.n	405f6e <__sflush_r+0x11a>
  405f68:	89ab      	ldrh	r3, [r5, #12]
  405f6a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405f6c:	e78e      	b.n	405e8c <__sflush_r+0x38>
  405f6e:	f8d8 3000 	ldr.w	r3, [r8]
  405f72:	2b00      	cmp	r3, #0
  405f74:	d0f8      	beq.n	405f68 <__sflush_r+0x114>
  405f76:	2b1d      	cmp	r3, #29
  405f78:	d001      	beq.n	405f7e <__sflush_r+0x12a>
  405f7a:	2b16      	cmp	r3, #22
  405f7c:	d102      	bne.n	405f84 <__sflush_r+0x130>
  405f7e:	f8c8 6000 	str.w	r6, [r8]
  405f82:	e7c3      	b.n	405f0c <__sflush_r+0xb8>
  405f84:	89ab      	ldrh	r3, [r5, #12]
  405f86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f8a:	81ab      	strh	r3, [r5, #12]
  405f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f90:	20400001 	.word	0x20400001

00405f94 <_fflush_r>:
  405f94:	b538      	push	{r3, r4, r5, lr}
  405f96:	460d      	mov	r5, r1
  405f98:	4604      	mov	r4, r0
  405f9a:	b108      	cbz	r0, 405fa0 <_fflush_r+0xc>
  405f9c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405f9e:	b1bb      	cbz	r3, 405fd0 <_fflush_r+0x3c>
  405fa0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405fa4:	b188      	cbz	r0, 405fca <_fflush_r+0x36>
  405fa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405fa8:	07db      	lsls	r3, r3, #31
  405faa:	d401      	bmi.n	405fb0 <_fflush_r+0x1c>
  405fac:	0581      	lsls	r1, r0, #22
  405fae:	d517      	bpl.n	405fe0 <_fflush_r+0x4c>
  405fb0:	4620      	mov	r0, r4
  405fb2:	4629      	mov	r1, r5
  405fb4:	f7ff ff4e 	bl	405e54 <__sflush_r>
  405fb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405fba:	07da      	lsls	r2, r3, #31
  405fbc:	4604      	mov	r4, r0
  405fbe:	d402      	bmi.n	405fc6 <_fflush_r+0x32>
  405fc0:	89ab      	ldrh	r3, [r5, #12]
  405fc2:	059b      	lsls	r3, r3, #22
  405fc4:	d507      	bpl.n	405fd6 <_fflush_r+0x42>
  405fc6:	4620      	mov	r0, r4
  405fc8:	bd38      	pop	{r3, r4, r5, pc}
  405fca:	4604      	mov	r4, r0
  405fcc:	4620      	mov	r0, r4
  405fce:	bd38      	pop	{r3, r4, r5, pc}
  405fd0:	f000 f838 	bl	406044 <__sinit>
  405fd4:	e7e4      	b.n	405fa0 <_fflush_r+0xc>
  405fd6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405fd8:	f000 fbf6 	bl	4067c8 <__retarget_lock_release_recursive>
  405fdc:	4620      	mov	r0, r4
  405fde:	bd38      	pop	{r3, r4, r5, pc}
  405fe0:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405fe2:	f000 fbef 	bl	4067c4 <__retarget_lock_acquire_recursive>
  405fe6:	e7e3      	b.n	405fb0 <_fflush_r+0x1c>

00405fe8 <_cleanup_r>:
  405fe8:	4901      	ldr	r1, [pc, #4]	; (405ff0 <_cleanup_r+0x8>)
  405fea:	f000 bbaf 	b.w	40674c <_fwalk_reent>
  405fee:	bf00      	nop
  405ff0:	00407151 	.word	0x00407151

00405ff4 <std.isra.0>:
  405ff4:	b510      	push	{r4, lr}
  405ff6:	2300      	movs	r3, #0
  405ff8:	4604      	mov	r4, r0
  405ffa:	8181      	strh	r1, [r0, #12]
  405ffc:	81c2      	strh	r2, [r0, #14]
  405ffe:	6003      	str	r3, [r0, #0]
  406000:	6043      	str	r3, [r0, #4]
  406002:	6083      	str	r3, [r0, #8]
  406004:	6643      	str	r3, [r0, #100]	; 0x64
  406006:	6103      	str	r3, [r0, #16]
  406008:	6143      	str	r3, [r0, #20]
  40600a:	6183      	str	r3, [r0, #24]
  40600c:	4619      	mov	r1, r3
  40600e:	2208      	movs	r2, #8
  406010:	305c      	adds	r0, #92	; 0x5c
  406012:	f7fe ff75 	bl	404f00 <memset>
  406016:	4807      	ldr	r0, [pc, #28]	; (406034 <std.isra.0+0x40>)
  406018:	4907      	ldr	r1, [pc, #28]	; (406038 <std.isra.0+0x44>)
  40601a:	4a08      	ldr	r2, [pc, #32]	; (40603c <std.isra.0+0x48>)
  40601c:	4b08      	ldr	r3, [pc, #32]	; (406040 <std.isra.0+0x4c>)
  40601e:	6220      	str	r0, [r4, #32]
  406020:	61e4      	str	r4, [r4, #28]
  406022:	6261      	str	r1, [r4, #36]	; 0x24
  406024:	62a2      	str	r2, [r4, #40]	; 0x28
  406026:	62e3      	str	r3, [r4, #44]	; 0x2c
  406028:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40602c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406030:	f000 bbc4 	b.w	4067bc <__retarget_lock_init_recursive>
  406034:	00406da5 	.word	0x00406da5
  406038:	00406dc9 	.word	0x00406dc9
  40603c:	00406e05 	.word	0x00406e05
  406040:	00406e25 	.word	0x00406e25

00406044 <__sinit>:
  406044:	b510      	push	{r4, lr}
  406046:	4604      	mov	r4, r0
  406048:	4812      	ldr	r0, [pc, #72]	; (406094 <__sinit+0x50>)
  40604a:	f000 fbbb 	bl	4067c4 <__retarget_lock_acquire_recursive>
  40604e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406050:	b9d2      	cbnz	r2, 406088 <__sinit+0x44>
  406052:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406056:	4810      	ldr	r0, [pc, #64]	; (406098 <__sinit+0x54>)
  406058:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40605c:	2103      	movs	r1, #3
  40605e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406062:	63e0      	str	r0, [r4, #60]	; 0x3c
  406064:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406068:	6860      	ldr	r0, [r4, #4]
  40606a:	2104      	movs	r1, #4
  40606c:	f7ff ffc2 	bl	405ff4 <std.isra.0>
  406070:	2201      	movs	r2, #1
  406072:	2109      	movs	r1, #9
  406074:	68a0      	ldr	r0, [r4, #8]
  406076:	f7ff ffbd 	bl	405ff4 <std.isra.0>
  40607a:	2202      	movs	r2, #2
  40607c:	2112      	movs	r1, #18
  40607e:	68e0      	ldr	r0, [r4, #12]
  406080:	f7ff ffb8 	bl	405ff4 <std.isra.0>
  406084:	2301      	movs	r3, #1
  406086:	63a3      	str	r3, [r4, #56]	; 0x38
  406088:	4802      	ldr	r0, [pc, #8]	; (406094 <__sinit+0x50>)
  40608a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40608e:	f000 bb9b 	b.w	4067c8 <__retarget_lock_release_recursive>
  406092:	bf00      	nop
  406094:	2044a89c 	.word	0x2044a89c
  406098:	00405fe9 	.word	0x00405fe9

0040609c <__sfp_lock_acquire>:
  40609c:	4801      	ldr	r0, [pc, #4]	; (4060a4 <__sfp_lock_acquire+0x8>)
  40609e:	f000 bb91 	b.w	4067c4 <__retarget_lock_acquire_recursive>
  4060a2:	bf00      	nop
  4060a4:	2044a8b0 	.word	0x2044a8b0

004060a8 <__sfp_lock_release>:
  4060a8:	4801      	ldr	r0, [pc, #4]	; (4060b0 <__sfp_lock_release+0x8>)
  4060aa:	f000 bb8d 	b.w	4067c8 <__retarget_lock_release_recursive>
  4060ae:	bf00      	nop
  4060b0:	2044a8b0 	.word	0x2044a8b0

004060b4 <__libc_fini_array>:
  4060b4:	b538      	push	{r3, r4, r5, lr}
  4060b6:	4c0a      	ldr	r4, [pc, #40]	; (4060e0 <__libc_fini_array+0x2c>)
  4060b8:	4d0a      	ldr	r5, [pc, #40]	; (4060e4 <__libc_fini_array+0x30>)
  4060ba:	1b64      	subs	r4, r4, r5
  4060bc:	10a4      	asrs	r4, r4, #2
  4060be:	d00a      	beq.n	4060d6 <__libc_fini_array+0x22>
  4060c0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4060c4:	3b01      	subs	r3, #1
  4060c6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4060ca:	3c01      	subs	r4, #1
  4060cc:	f855 3904 	ldr.w	r3, [r5], #-4
  4060d0:	4798      	blx	r3
  4060d2:	2c00      	cmp	r4, #0
  4060d4:	d1f9      	bne.n	4060ca <__libc_fini_array+0x16>
  4060d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4060da:	f002 b865 	b.w	4081a8 <_fini>
  4060de:	bf00      	nop
  4060e0:	004081b8 	.word	0x004081b8
  4060e4:	004081b4 	.word	0x004081b4

004060e8 <__fputwc>:
  4060e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4060ec:	b082      	sub	sp, #8
  4060ee:	4680      	mov	r8, r0
  4060f0:	4689      	mov	r9, r1
  4060f2:	4614      	mov	r4, r2
  4060f4:	f000 fb54 	bl	4067a0 <__locale_mb_cur_max>
  4060f8:	2801      	cmp	r0, #1
  4060fa:	d036      	beq.n	40616a <__fputwc+0x82>
  4060fc:	464a      	mov	r2, r9
  4060fe:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406102:	a901      	add	r1, sp, #4
  406104:	4640      	mov	r0, r8
  406106:	f000 ff61 	bl	406fcc <_wcrtomb_r>
  40610a:	1c42      	adds	r2, r0, #1
  40610c:	4606      	mov	r6, r0
  40610e:	d025      	beq.n	40615c <__fputwc+0x74>
  406110:	b3a8      	cbz	r0, 40617e <__fputwc+0x96>
  406112:	f89d e004 	ldrb.w	lr, [sp, #4]
  406116:	2500      	movs	r5, #0
  406118:	f10d 0a04 	add.w	sl, sp, #4
  40611c:	e009      	b.n	406132 <__fputwc+0x4a>
  40611e:	6823      	ldr	r3, [r4, #0]
  406120:	1c5a      	adds	r2, r3, #1
  406122:	6022      	str	r2, [r4, #0]
  406124:	f883 e000 	strb.w	lr, [r3]
  406128:	3501      	adds	r5, #1
  40612a:	42b5      	cmp	r5, r6
  40612c:	d227      	bcs.n	40617e <__fputwc+0x96>
  40612e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406132:	68a3      	ldr	r3, [r4, #8]
  406134:	3b01      	subs	r3, #1
  406136:	2b00      	cmp	r3, #0
  406138:	60a3      	str	r3, [r4, #8]
  40613a:	daf0      	bge.n	40611e <__fputwc+0x36>
  40613c:	69a7      	ldr	r7, [r4, #24]
  40613e:	42bb      	cmp	r3, r7
  406140:	4671      	mov	r1, lr
  406142:	4622      	mov	r2, r4
  406144:	4640      	mov	r0, r8
  406146:	db02      	blt.n	40614e <__fputwc+0x66>
  406148:	f1be 0f0a 	cmp.w	lr, #10
  40614c:	d1e7      	bne.n	40611e <__fputwc+0x36>
  40614e:	f000 fee5 	bl	406f1c <__swbuf_r>
  406152:	1c43      	adds	r3, r0, #1
  406154:	d1e8      	bne.n	406128 <__fputwc+0x40>
  406156:	b002      	add	sp, #8
  406158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40615c:	89a3      	ldrh	r3, [r4, #12]
  40615e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406162:	81a3      	strh	r3, [r4, #12]
  406164:	b002      	add	sp, #8
  406166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40616a:	f109 33ff 	add.w	r3, r9, #4294967295
  40616e:	2bfe      	cmp	r3, #254	; 0xfe
  406170:	d8c4      	bhi.n	4060fc <__fputwc+0x14>
  406172:	fa5f fe89 	uxtb.w	lr, r9
  406176:	4606      	mov	r6, r0
  406178:	f88d e004 	strb.w	lr, [sp, #4]
  40617c:	e7cb      	b.n	406116 <__fputwc+0x2e>
  40617e:	4648      	mov	r0, r9
  406180:	b002      	add	sp, #8
  406182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406186:	bf00      	nop

00406188 <_fputwc_r>:
  406188:	b530      	push	{r4, r5, lr}
  40618a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40618c:	f013 0f01 	tst.w	r3, #1
  406190:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  406194:	4614      	mov	r4, r2
  406196:	b083      	sub	sp, #12
  406198:	4605      	mov	r5, r0
  40619a:	b29a      	uxth	r2, r3
  40619c:	d101      	bne.n	4061a2 <_fputwc_r+0x1a>
  40619e:	0590      	lsls	r0, r2, #22
  4061a0:	d51c      	bpl.n	4061dc <_fputwc_r+0x54>
  4061a2:	0490      	lsls	r0, r2, #18
  4061a4:	d406      	bmi.n	4061b4 <_fputwc_r+0x2c>
  4061a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4061a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4061ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4061b0:	81a3      	strh	r3, [r4, #12]
  4061b2:	6662      	str	r2, [r4, #100]	; 0x64
  4061b4:	4628      	mov	r0, r5
  4061b6:	4622      	mov	r2, r4
  4061b8:	f7ff ff96 	bl	4060e8 <__fputwc>
  4061bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4061be:	07da      	lsls	r2, r3, #31
  4061c0:	4605      	mov	r5, r0
  4061c2:	d402      	bmi.n	4061ca <_fputwc_r+0x42>
  4061c4:	89a3      	ldrh	r3, [r4, #12]
  4061c6:	059b      	lsls	r3, r3, #22
  4061c8:	d502      	bpl.n	4061d0 <_fputwc_r+0x48>
  4061ca:	4628      	mov	r0, r5
  4061cc:	b003      	add	sp, #12
  4061ce:	bd30      	pop	{r4, r5, pc}
  4061d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4061d2:	f000 faf9 	bl	4067c8 <__retarget_lock_release_recursive>
  4061d6:	4628      	mov	r0, r5
  4061d8:	b003      	add	sp, #12
  4061da:	bd30      	pop	{r4, r5, pc}
  4061dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4061de:	9101      	str	r1, [sp, #4]
  4061e0:	f000 faf0 	bl	4067c4 <__retarget_lock_acquire_recursive>
  4061e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4061e8:	9901      	ldr	r1, [sp, #4]
  4061ea:	b29a      	uxth	r2, r3
  4061ec:	e7d9      	b.n	4061a2 <_fputwc_r+0x1a>
  4061ee:	bf00      	nop

004061f0 <_malloc_trim_r>:
  4061f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4061f2:	4f24      	ldr	r7, [pc, #144]	; (406284 <_malloc_trim_r+0x94>)
  4061f4:	460c      	mov	r4, r1
  4061f6:	4606      	mov	r6, r0
  4061f8:	f7fe fed0 	bl	404f9c <__malloc_lock>
  4061fc:	68bb      	ldr	r3, [r7, #8]
  4061fe:	685d      	ldr	r5, [r3, #4]
  406200:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406204:	310f      	adds	r1, #15
  406206:	f025 0503 	bic.w	r5, r5, #3
  40620a:	4429      	add	r1, r5
  40620c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406210:	f021 010f 	bic.w	r1, r1, #15
  406214:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406218:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40621c:	db07      	blt.n	40622e <_malloc_trim_r+0x3e>
  40621e:	2100      	movs	r1, #0
  406220:	4630      	mov	r0, r6
  406222:	f7fe fec7 	bl	404fb4 <_sbrk_r>
  406226:	68bb      	ldr	r3, [r7, #8]
  406228:	442b      	add	r3, r5
  40622a:	4298      	cmp	r0, r3
  40622c:	d004      	beq.n	406238 <_malloc_trim_r+0x48>
  40622e:	4630      	mov	r0, r6
  406230:	f7fe feba 	bl	404fa8 <__malloc_unlock>
  406234:	2000      	movs	r0, #0
  406236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406238:	4261      	negs	r1, r4
  40623a:	4630      	mov	r0, r6
  40623c:	f7fe feba 	bl	404fb4 <_sbrk_r>
  406240:	3001      	adds	r0, #1
  406242:	d00d      	beq.n	406260 <_malloc_trim_r+0x70>
  406244:	4b10      	ldr	r3, [pc, #64]	; (406288 <_malloc_trim_r+0x98>)
  406246:	68ba      	ldr	r2, [r7, #8]
  406248:	6819      	ldr	r1, [r3, #0]
  40624a:	1b2d      	subs	r5, r5, r4
  40624c:	f045 0501 	orr.w	r5, r5, #1
  406250:	4630      	mov	r0, r6
  406252:	1b09      	subs	r1, r1, r4
  406254:	6055      	str	r5, [r2, #4]
  406256:	6019      	str	r1, [r3, #0]
  406258:	f7fe fea6 	bl	404fa8 <__malloc_unlock>
  40625c:	2001      	movs	r0, #1
  40625e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406260:	2100      	movs	r1, #0
  406262:	4630      	mov	r0, r6
  406264:	f7fe fea6 	bl	404fb4 <_sbrk_r>
  406268:	68ba      	ldr	r2, [r7, #8]
  40626a:	1a83      	subs	r3, r0, r2
  40626c:	2b0f      	cmp	r3, #15
  40626e:	ddde      	ble.n	40622e <_malloc_trim_r+0x3e>
  406270:	4c06      	ldr	r4, [pc, #24]	; (40628c <_malloc_trim_r+0x9c>)
  406272:	4905      	ldr	r1, [pc, #20]	; (406288 <_malloc_trim_r+0x98>)
  406274:	6824      	ldr	r4, [r4, #0]
  406276:	f043 0301 	orr.w	r3, r3, #1
  40627a:	1b00      	subs	r0, r0, r4
  40627c:	6053      	str	r3, [r2, #4]
  40627e:	6008      	str	r0, [r1, #0]
  406280:	e7d5      	b.n	40622e <_malloc_trim_r+0x3e>
  406282:	bf00      	nop
  406284:	20400480 	.word	0x20400480
  406288:	2044500c 	.word	0x2044500c
  40628c:	20400888 	.word	0x20400888

00406290 <_free_r>:
  406290:	2900      	cmp	r1, #0
  406292:	d044      	beq.n	40631e <_free_r+0x8e>
  406294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406298:	460d      	mov	r5, r1
  40629a:	4680      	mov	r8, r0
  40629c:	f7fe fe7e 	bl	404f9c <__malloc_lock>
  4062a0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4062a4:	4969      	ldr	r1, [pc, #420]	; (40644c <_free_r+0x1bc>)
  4062a6:	f027 0301 	bic.w	r3, r7, #1
  4062aa:	f1a5 0408 	sub.w	r4, r5, #8
  4062ae:	18e2      	adds	r2, r4, r3
  4062b0:	688e      	ldr	r6, [r1, #8]
  4062b2:	6850      	ldr	r0, [r2, #4]
  4062b4:	42b2      	cmp	r2, r6
  4062b6:	f020 0003 	bic.w	r0, r0, #3
  4062ba:	d05e      	beq.n	40637a <_free_r+0xea>
  4062bc:	07fe      	lsls	r6, r7, #31
  4062be:	6050      	str	r0, [r2, #4]
  4062c0:	d40b      	bmi.n	4062da <_free_r+0x4a>
  4062c2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4062c6:	1be4      	subs	r4, r4, r7
  4062c8:	f101 0e08 	add.w	lr, r1, #8
  4062cc:	68a5      	ldr	r5, [r4, #8]
  4062ce:	4575      	cmp	r5, lr
  4062d0:	443b      	add	r3, r7
  4062d2:	d06d      	beq.n	4063b0 <_free_r+0x120>
  4062d4:	68e7      	ldr	r7, [r4, #12]
  4062d6:	60ef      	str	r7, [r5, #12]
  4062d8:	60bd      	str	r5, [r7, #8]
  4062da:	1815      	adds	r5, r2, r0
  4062dc:	686d      	ldr	r5, [r5, #4]
  4062de:	07ed      	lsls	r5, r5, #31
  4062e0:	d53e      	bpl.n	406360 <_free_r+0xd0>
  4062e2:	f043 0201 	orr.w	r2, r3, #1
  4062e6:	6062      	str	r2, [r4, #4]
  4062e8:	50e3      	str	r3, [r4, r3]
  4062ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4062ee:	d217      	bcs.n	406320 <_free_r+0x90>
  4062f0:	08db      	lsrs	r3, r3, #3
  4062f2:	1c58      	adds	r0, r3, #1
  4062f4:	109a      	asrs	r2, r3, #2
  4062f6:	684d      	ldr	r5, [r1, #4]
  4062f8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4062fc:	60a7      	str	r7, [r4, #8]
  4062fe:	2301      	movs	r3, #1
  406300:	4093      	lsls	r3, r2
  406302:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406306:	432b      	orrs	r3, r5
  406308:	3a08      	subs	r2, #8
  40630a:	60e2      	str	r2, [r4, #12]
  40630c:	604b      	str	r3, [r1, #4]
  40630e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406312:	60fc      	str	r4, [r7, #12]
  406314:	4640      	mov	r0, r8
  406316:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40631a:	f7fe be45 	b.w	404fa8 <__malloc_unlock>
  40631e:	4770      	bx	lr
  406320:	0a5a      	lsrs	r2, r3, #9
  406322:	2a04      	cmp	r2, #4
  406324:	d852      	bhi.n	4063cc <_free_r+0x13c>
  406326:	099a      	lsrs	r2, r3, #6
  406328:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40632c:	00ff      	lsls	r7, r7, #3
  40632e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406332:	19c8      	adds	r0, r1, r7
  406334:	59ca      	ldr	r2, [r1, r7]
  406336:	3808      	subs	r0, #8
  406338:	4290      	cmp	r0, r2
  40633a:	d04f      	beq.n	4063dc <_free_r+0x14c>
  40633c:	6851      	ldr	r1, [r2, #4]
  40633e:	f021 0103 	bic.w	r1, r1, #3
  406342:	428b      	cmp	r3, r1
  406344:	d232      	bcs.n	4063ac <_free_r+0x11c>
  406346:	6892      	ldr	r2, [r2, #8]
  406348:	4290      	cmp	r0, r2
  40634a:	d1f7      	bne.n	40633c <_free_r+0xac>
  40634c:	68c3      	ldr	r3, [r0, #12]
  40634e:	60a0      	str	r0, [r4, #8]
  406350:	60e3      	str	r3, [r4, #12]
  406352:	609c      	str	r4, [r3, #8]
  406354:	60c4      	str	r4, [r0, #12]
  406356:	4640      	mov	r0, r8
  406358:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40635c:	f7fe be24 	b.w	404fa8 <__malloc_unlock>
  406360:	6895      	ldr	r5, [r2, #8]
  406362:	4f3b      	ldr	r7, [pc, #236]	; (406450 <_free_r+0x1c0>)
  406364:	42bd      	cmp	r5, r7
  406366:	4403      	add	r3, r0
  406368:	d040      	beq.n	4063ec <_free_r+0x15c>
  40636a:	68d0      	ldr	r0, [r2, #12]
  40636c:	60e8      	str	r0, [r5, #12]
  40636e:	f043 0201 	orr.w	r2, r3, #1
  406372:	6085      	str	r5, [r0, #8]
  406374:	6062      	str	r2, [r4, #4]
  406376:	50e3      	str	r3, [r4, r3]
  406378:	e7b7      	b.n	4062ea <_free_r+0x5a>
  40637a:	07ff      	lsls	r7, r7, #31
  40637c:	4403      	add	r3, r0
  40637e:	d407      	bmi.n	406390 <_free_r+0x100>
  406380:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406384:	1aa4      	subs	r4, r4, r2
  406386:	4413      	add	r3, r2
  406388:	68a0      	ldr	r0, [r4, #8]
  40638a:	68e2      	ldr	r2, [r4, #12]
  40638c:	60c2      	str	r2, [r0, #12]
  40638e:	6090      	str	r0, [r2, #8]
  406390:	4a30      	ldr	r2, [pc, #192]	; (406454 <_free_r+0x1c4>)
  406392:	6812      	ldr	r2, [r2, #0]
  406394:	f043 0001 	orr.w	r0, r3, #1
  406398:	4293      	cmp	r3, r2
  40639a:	6060      	str	r0, [r4, #4]
  40639c:	608c      	str	r4, [r1, #8]
  40639e:	d3b9      	bcc.n	406314 <_free_r+0x84>
  4063a0:	4b2d      	ldr	r3, [pc, #180]	; (406458 <_free_r+0x1c8>)
  4063a2:	4640      	mov	r0, r8
  4063a4:	6819      	ldr	r1, [r3, #0]
  4063a6:	f7ff ff23 	bl	4061f0 <_malloc_trim_r>
  4063aa:	e7b3      	b.n	406314 <_free_r+0x84>
  4063ac:	4610      	mov	r0, r2
  4063ae:	e7cd      	b.n	40634c <_free_r+0xbc>
  4063b0:	1811      	adds	r1, r2, r0
  4063b2:	6849      	ldr	r1, [r1, #4]
  4063b4:	07c9      	lsls	r1, r1, #31
  4063b6:	d444      	bmi.n	406442 <_free_r+0x1b2>
  4063b8:	6891      	ldr	r1, [r2, #8]
  4063ba:	68d2      	ldr	r2, [r2, #12]
  4063bc:	60ca      	str	r2, [r1, #12]
  4063be:	4403      	add	r3, r0
  4063c0:	f043 0001 	orr.w	r0, r3, #1
  4063c4:	6091      	str	r1, [r2, #8]
  4063c6:	6060      	str	r0, [r4, #4]
  4063c8:	50e3      	str	r3, [r4, r3]
  4063ca:	e7a3      	b.n	406314 <_free_r+0x84>
  4063cc:	2a14      	cmp	r2, #20
  4063ce:	d816      	bhi.n	4063fe <_free_r+0x16e>
  4063d0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4063d4:	00ff      	lsls	r7, r7, #3
  4063d6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4063da:	e7aa      	b.n	406332 <_free_r+0xa2>
  4063dc:	10aa      	asrs	r2, r5, #2
  4063de:	2301      	movs	r3, #1
  4063e0:	684d      	ldr	r5, [r1, #4]
  4063e2:	4093      	lsls	r3, r2
  4063e4:	432b      	orrs	r3, r5
  4063e6:	604b      	str	r3, [r1, #4]
  4063e8:	4603      	mov	r3, r0
  4063ea:	e7b0      	b.n	40634e <_free_r+0xbe>
  4063ec:	f043 0201 	orr.w	r2, r3, #1
  4063f0:	614c      	str	r4, [r1, #20]
  4063f2:	610c      	str	r4, [r1, #16]
  4063f4:	60e5      	str	r5, [r4, #12]
  4063f6:	60a5      	str	r5, [r4, #8]
  4063f8:	6062      	str	r2, [r4, #4]
  4063fa:	50e3      	str	r3, [r4, r3]
  4063fc:	e78a      	b.n	406314 <_free_r+0x84>
  4063fe:	2a54      	cmp	r2, #84	; 0x54
  406400:	d806      	bhi.n	406410 <_free_r+0x180>
  406402:	0b1a      	lsrs	r2, r3, #12
  406404:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406408:	00ff      	lsls	r7, r7, #3
  40640a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40640e:	e790      	b.n	406332 <_free_r+0xa2>
  406410:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406414:	d806      	bhi.n	406424 <_free_r+0x194>
  406416:	0bda      	lsrs	r2, r3, #15
  406418:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40641c:	00ff      	lsls	r7, r7, #3
  40641e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406422:	e786      	b.n	406332 <_free_r+0xa2>
  406424:	f240 5054 	movw	r0, #1364	; 0x554
  406428:	4282      	cmp	r2, r0
  40642a:	d806      	bhi.n	40643a <_free_r+0x1aa>
  40642c:	0c9a      	lsrs	r2, r3, #18
  40642e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406432:	00ff      	lsls	r7, r7, #3
  406434:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406438:	e77b      	b.n	406332 <_free_r+0xa2>
  40643a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40643e:	257e      	movs	r5, #126	; 0x7e
  406440:	e777      	b.n	406332 <_free_r+0xa2>
  406442:	f043 0101 	orr.w	r1, r3, #1
  406446:	6061      	str	r1, [r4, #4]
  406448:	6013      	str	r3, [r2, #0]
  40644a:	e763      	b.n	406314 <_free_r+0x84>
  40644c:	20400480 	.word	0x20400480
  406450:	20400488 	.word	0x20400488
  406454:	2040088c 	.word	0x2040088c
  406458:	2044503c 	.word	0x2044503c

0040645c <__sfvwrite_r>:
  40645c:	6893      	ldr	r3, [r2, #8]
  40645e:	2b00      	cmp	r3, #0
  406460:	d073      	beq.n	40654a <__sfvwrite_r+0xee>
  406462:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406466:	898b      	ldrh	r3, [r1, #12]
  406468:	b083      	sub	sp, #12
  40646a:	460c      	mov	r4, r1
  40646c:	0719      	lsls	r1, r3, #28
  40646e:	9000      	str	r0, [sp, #0]
  406470:	4616      	mov	r6, r2
  406472:	d526      	bpl.n	4064c2 <__sfvwrite_r+0x66>
  406474:	6922      	ldr	r2, [r4, #16]
  406476:	b322      	cbz	r2, 4064c2 <__sfvwrite_r+0x66>
  406478:	f013 0002 	ands.w	r0, r3, #2
  40647c:	6835      	ldr	r5, [r6, #0]
  40647e:	d02c      	beq.n	4064da <__sfvwrite_r+0x7e>
  406480:	f04f 0900 	mov.w	r9, #0
  406484:	4fb0      	ldr	r7, [pc, #704]	; (406748 <__sfvwrite_r+0x2ec>)
  406486:	46c8      	mov	r8, r9
  406488:	46b2      	mov	sl, r6
  40648a:	45b8      	cmp	r8, r7
  40648c:	4643      	mov	r3, r8
  40648e:	464a      	mov	r2, r9
  406490:	bf28      	it	cs
  406492:	463b      	movcs	r3, r7
  406494:	9800      	ldr	r0, [sp, #0]
  406496:	f1b8 0f00 	cmp.w	r8, #0
  40649a:	d050      	beq.n	40653e <__sfvwrite_r+0xe2>
  40649c:	69e1      	ldr	r1, [r4, #28]
  40649e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4064a0:	47b0      	blx	r6
  4064a2:	2800      	cmp	r0, #0
  4064a4:	dd58      	ble.n	406558 <__sfvwrite_r+0xfc>
  4064a6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4064aa:	1a1b      	subs	r3, r3, r0
  4064ac:	4481      	add	r9, r0
  4064ae:	eba8 0800 	sub.w	r8, r8, r0
  4064b2:	f8ca 3008 	str.w	r3, [sl, #8]
  4064b6:	2b00      	cmp	r3, #0
  4064b8:	d1e7      	bne.n	40648a <__sfvwrite_r+0x2e>
  4064ba:	2000      	movs	r0, #0
  4064bc:	b003      	add	sp, #12
  4064be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4064c2:	4621      	mov	r1, r4
  4064c4:	9800      	ldr	r0, [sp, #0]
  4064c6:	f7ff fc51 	bl	405d6c <__swsetup_r>
  4064ca:	2800      	cmp	r0, #0
  4064cc:	f040 8133 	bne.w	406736 <__sfvwrite_r+0x2da>
  4064d0:	89a3      	ldrh	r3, [r4, #12]
  4064d2:	6835      	ldr	r5, [r6, #0]
  4064d4:	f013 0002 	ands.w	r0, r3, #2
  4064d8:	d1d2      	bne.n	406480 <__sfvwrite_r+0x24>
  4064da:	f013 0901 	ands.w	r9, r3, #1
  4064de:	d145      	bne.n	40656c <__sfvwrite_r+0x110>
  4064e0:	464f      	mov	r7, r9
  4064e2:	9601      	str	r6, [sp, #4]
  4064e4:	b337      	cbz	r7, 406534 <__sfvwrite_r+0xd8>
  4064e6:	059a      	lsls	r2, r3, #22
  4064e8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4064ec:	f140 8083 	bpl.w	4065f6 <__sfvwrite_r+0x19a>
  4064f0:	4547      	cmp	r7, r8
  4064f2:	46c3      	mov	fp, r8
  4064f4:	f0c0 80ab 	bcc.w	40664e <__sfvwrite_r+0x1f2>
  4064f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4064fc:	f040 80ac 	bne.w	406658 <__sfvwrite_r+0x1fc>
  406500:	6820      	ldr	r0, [r4, #0]
  406502:	46ba      	mov	sl, r7
  406504:	465a      	mov	r2, fp
  406506:	4649      	mov	r1, r9
  406508:	f000 fa42 	bl	406990 <memmove>
  40650c:	68a2      	ldr	r2, [r4, #8]
  40650e:	6823      	ldr	r3, [r4, #0]
  406510:	eba2 0208 	sub.w	r2, r2, r8
  406514:	445b      	add	r3, fp
  406516:	60a2      	str	r2, [r4, #8]
  406518:	6023      	str	r3, [r4, #0]
  40651a:	9a01      	ldr	r2, [sp, #4]
  40651c:	6893      	ldr	r3, [r2, #8]
  40651e:	eba3 030a 	sub.w	r3, r3, sl
  406522:	44d1      	add	r9, sl
  406524:	eba7 070a 	sub.w	r7, r7, sl
  406528:	6093      	str	r3, [r2, #8]
  40652a:	2b00      	cmp	r3, #0
  40652c:	d0c5      	beq.n	4064ba <__sfvwrite_r+0x5e>
  40652e:	89a3      	ldrh	r3, [r4, #12]
  406530:	2f00      	cmp	r7, #0
  406532:	d1d8      	bne.n	4064e6 <__sfvwrite_r+0x8a>
  406534:	f8d5 9000 	ldr.w	r9, [r5]
  406538:	686f      	ldr	r7, [r5, #4]
  40653a:	3508      	adds	r5, #8
  40653c:	e7d2      	b.n	4064e4 <__sfvwrite_r+0x88>
  40653e:	f8d5 9000 	ldr.w	r9, [r5]
  406542:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406546:	3508      	adds	r5, #8
  406548:	e79f      	b.n	40648a <__sfvwrite_r+0x2e>
  40654a:	2000      	movs	r0, #0
  40654c:	4770      	bx	lr
  40654e:	4621      	mov	r1, r4
  406550:	9800      	ldr	r0, [sp, #0]
  406552:	f7ff fd1f 	bl	405f94 <_fflush_r>
  406556:	b370      	cbz	r0, 4065b6 <__sfvwrite_r+0x15a>
  406558:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40655c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406560:	f04f 30ff 	mov.w	r0, #4294967295
  406564:	81a3      	strh	r3, [r4, #12]
  406566:	b003      	add	sp, #12
  406568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40656c:	4681      	mov	r9, r0
  40656e:	4633      	mov	r3, r6
  406570:	464e      	mov	r6, r9
  406572:	46a8      	mov	r8, r5
  406574:	469a      	mov	sl, r3
  406576:	464d      	mov	r5, r9
  406578:	b34e      	cbz	r6, 4065ce <__sfvwrite_r+0x172>
  40657a:	b380      	cbz	r0, 4065de <__sfvwrite_r+0x182>
  40657c:	6820      	ldr	r0, [r4, #0]
  40657e:	6923      	ldr	r3, [r4, #16]
  406580:	6962      	ldr	r2, [r4, #20]
  406582:	45b1      	cmp	r9, r6
  406584:	46cb      	mov	fp, r9
  406586:	bf28      	it	cs
  406588:	46b3      	movcs	fp, r6
  40658a:	4298      	cmp	r0, r3
  40658c:	465f      	mov	r7, fp
  40658e:	d904      	bls.n	40659a <__sfvwrite_r+0x13e>
  406590:	68a3      	ldr	r3, [r4, #8]
  406592:	4413      	add	r3, r2
  406594:	459b      	cmp	fp, r3
  406596:	f300 80a6 	bgt.w	4066e6 <__sfvwrite_r+0x28a>
  40659a:	4593      	cmp	fp, r2
  40659c:	db4b      	blt.n	406636 <__sfvwrite_r+0x1da>
  40659e:	4613      	mov	r3, r2
  4065a0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4065a2:	69e1      	ldr	r1, [r4, #28]
  4065a4:	9800      	ldr	r0, [sp, #0]
  4065a6:	462a      	mov	r2, r5
  4065a8:	47b8      	blx	r7
  4065aa:	1e07      	subs	r7, r0, #0
  4065ac:	ddd4      	ble.n	406558 <__sfvwrite_r+0xfc>
  4065ae:	ebb9 0907 	subs.w	r9, r9, r7
  4065b2:	d0cc      	beq.n	40654e <__sfvwrite_r+0xf2>
  4065b4:	2001      	movs	r0, #1
  4065b6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4065ba:	1bdb      	subs	r3, r3, r7
  4065bc:	443d      	add	r5, r7
  4065be:	1bf6      	subs	r6, r6, r7
  4065c0:	f8ca 3008 	str.w	r3, [sl, #8]
  4065c4:	2b00      	cmp	r3, #0
  4065c6:	f43f af78 	beq.w	4064ba <__sfvwrite_r+0x5e>
  4065ca:	2e00      	cmp	r6, #0
  4065cc:	d1d5      	bne.n	40657a <__sfvwrite_r+0x11e>
  4065ce:	f108 0308 	add.w	r3, r8, #8
  4065d2:	e913 0060 	ldmdb	r3, {r5, r6}
  4065d6:	4698      	mov	r8, r3
  4065d8:	3308      	adds	r3, #8
  4065da:	2e00      	cmp	r6, #0
  4065dc:	d0f9      	beq.n	4065d2 <__sfvwrite_r+0x176>
  4065de:	4632      	mov	r2, r6
  4065e0:	210a      	movs	r1, #10
  4065e2:	4628      	mov	r0, r5
  4065e4:	f000 f984 	bl	4068f0 <memchr>
  4065e8:	2800      	cmp	r0, #0
  4065ea:	f000 80a1 	beq.w	406730 <__sfvwrite_r+0x2d4>
  4065ee:	3001      	adds	r0, #1
  4065f0:	eba0 0905 	sub.w	r9, r0, r5
  4065f4:	e7c2      	b.n	40657c <__sfvwrite_r+0x120>
  4065f6:	6820      	ldr	r0, [r4, #0]
  4065f8:	6923      	ldr	r3, [r4, #16]
  4065fa:	4298      	cmp	r0, r3
  4065fc:	d802      	bhi.n	406604 <__sfvwrite_r+0x1a8>
  4065fe:	6963      	ldr	r3, [r4, #20]
  406600:	429f      	cmp	r7, r3
  406602:	d25d      	bcs.n	4066c0 <__sfvwrite_r+0x264>
  406604:	45b8      	cmp	r8, r7
  406606:	bf28      	it	cs
  406608:	46b8      	movcs	r8, r7
  40660a:	4642      	mov	r2, r8
  40660c:	4649      	mov	r1, r9
  40660e:	f000 f9bf 	bl	406990 <memmove>
  406612:	68a3      	ldr	r3, [r4, #8]
  406614:	6822      	ldr	r2, [r4, #0]
  406616:	eba3 0308 	sub.w	r3, r3, r8
  40661a:	4442      	add	r2, r8
  40661c:	60a3      	str	r3, [r4, #8]
  40661e:	6022      	str	r2, [r4, #0]
  406620:	b10b      	cbz	r3, 406626 <__sfvwrite_r+0x1ca>
  406622:	46c2      	mov	sl, r8
  406624:	e779      	b.n	40651a <__sfvwrite_r+0xbe>
  406626:	4621      	mov	r1, r4
  406628:	9800      	ldr	r0, [sp, #0]
  40662a:	f7ff fcb3 	bl	405f94 <_fflush_r>
  40662e:	2800      	cmp	r0, #0
  406630:	d192      	bne.n	406558 <__sfvwrite_r+0xfc>
  406632:	46c2      	mov	sl, r8
  406634:	e771      	b.n	40651a <__sfvwrite_r+0xbe>
  406636:	465a      	mov	r2, fp
  406638:	4629      	mov	r1, r5
  40663a:	f000 f9a9 	bl	406990 <memmove>
  40663e:	68a2      	ldr	r2, [r4, #8]
  406640:	6823      	ldr	r3, [r4, #0]
  406642:	eba2 020b 	sub.w	r2, r2, fp
  406646:	445b      	add	r3, fp
  406648:	60a2      	str	r2, [r4, #8]
  40664a:	6023      	str	r3, [r4, #0]
  40664c:	e7af      	b.n	4065ae <__sfvwrite_r+0x152>
  40664e:	6820      	ldr	r0, [r4, #0]
  406650:	46b8      	mov	r8, r7
  406652:	46ba      	mov	sl, r7
  406654:	46bb      	mov	fp, r7
  406656:	e755      	b.n	406504 <__sfvwrite_r+0xa8>
  406658:	6962      	ldr	r2, [r4, #20]
  40665a:	6820      	ldr	r0, [r4, #0]
  40665c:	6921      	ldr	r1, [r4, #16]
  40665e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406662:	eba0 0a01 	sub.w	sl, r0, r1
  406666:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40666a:	f10a 0001 	add.w	r0, sl, #1
  40666e:	ea4f 0868 	mov.w	r8, r8, asr #1
  406672:	4438      	add	r0, r7
  406674:	4540      	cmp	r0, r8
  406676:	4642      	mov	r2, r8
  406678:	bf84      	itt	hi
  40667a:	4680      	movhi	r8, r0
  40667c:	4642      	movhi	r2, r8
  40667e:	055b      	lsls	r3, r3, #21
  406680:	d544      	bpl.n	40670c <__sfvwrite_r+0x2b0>
  406682:	4611      	mov	r1, r2
  406684:	9800      	ldr	r0, [sp, #0]
  406686:	f7fe f8f1 	bl	40486c <_malloc_r>
  40668a:	4683      	mov	fp, r0
  40668c:	2800      	cmp	r0, #0
  40668e:	d055      	beq.n	40673c <__sfvwrite_r+0x2e0>
  406690:	4652      	mov	r2, sl
  406692:	6921      	ldr	r1, [r4, #16]
  406694:	f7fe fb9a 	bl	404dcc <memcpy>
  406698:	89a3      	ldrh	r3, [r4, #12]
  40669a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40669e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4066a2:	81a3      	strh	r3, [r4, #12]
  4066a4:	eb0b 000a 	add.w	r0, fp, sl
  4066a8:	eba8 030a 	sub.w	r3, r8, sl
  4066ac:	f8c4 b010 	str.w	fp, [r4, #16]
  4066b0:	f8c4 8014 	str.w	r8, [r4, #20]
  4066b4:	6020      	str	r0, [r4, #0]
  4066b6:	60a3      	str	r3, [r4, #8]
  4066b8:	46b8      	mov	r8, r7
  4066ba:	46ba      	mov	sl, r7
  4066bc:	46bb      	mov	fp, r7
  4066be:	e721      	b.n	406504 <__sfvwrite_r+0xa8>
  4066c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4066c4:	42b9      	cmp	r1, r7
  4066c6:	bf28      	it	cs
  4066c8:	4639      	movcs	r1, r7
  4066ca:	464a      	mov	r2, r9
  4066cc:	fb91 f1f3 	sdiv	r1, r1, r3
  4066d0:	9800      	ldr	r0, [sp, #0]
  4066d2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4066d4:	fb03 f301 	mul.w	r3, r3, r1
  4066d8:	69e1      	ldr	r1, [r4, #28]
  4066da:	47b0      	blx	r6
  4066dc:	f1b0 0a00 	subs.w	sl, r0, #0
  4066e0:	f73f af1b 	bgt.w	40651a <__sfvwrite_r+0xbe>
  4066e4:	e738      	b.n	406558 <__sfvwrite_r+0xfc>
  4066e6:	461a      	mov	r2, r3
  4066e8:	4629      	mov	r1, r5
  4066ea:	9301      	str	r3, [sp, #4]
  4066ec:	f000 f950 	bl	406990 <memmove>
  4066f0:	6822      	ldr	r2, [r4, #0]
  4066f2:	9b01      	ldr	r3, [sp, #4]
  4066f4:	9800      	ldr	r0, [sp, #0]
  4066f6:	441a      	add	r2, r3
  4066f8:	6022      	str	r2, [r4, #0]
  4066fa:	4621      	mov	r1, r4
  4066fc:	f7ff fc4a 	bl	405f94 <_fflush_r>
  406700:	9b01      	ldr	r3, [sp, #4]
  406702:	2800      	cmp	r0, #0
  406704:	f47f af28 	bne.w	406558 <__sfvwrite_r+0xfc>
  406708:	461f      	mov	r7, r3
  40670a:	e750      	b.n	4065ae <__sfvwrite_r+0x152>
  40670c:	9800      	ldr	r0, [sp, #0]
  40670e:	f000 f9a3 	bl	406a58 <_realloc_r>
  406712:	4683      	mov	fp, r0
  406714:	2800      	cmp	r0, #0
  406716:	d1c5      	bne.n	4066a4 <__sfvwrite_r+0x248>
  406718:	9d00      	ldr	r5, [sp, #0]
  40671a:	6921      	ldr	r1, [r4, #16]
  40671c:	4628      	mov	r0, r5
  40671e:	f7ff fdb7 	bl	406290 <_free_r>
  406722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406726:	220c      	movs	r2, #12
  406728:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40672c:	602a      	str	r2, [r5, #0]
  40672e:	e715      	b.n	40655c <__sfvwrite_r+0x100>
  406730:	f106 0901 	add.w	r9, r6, #1
  406734:	e722      	b.n	40657c <__sfvwrite_r+0x120>
  406736:	f04f 30ff 	mov.w	r0, #4294967295
  40673a:	e6bf      	b.n	4064bc <__sfvwrite_r+0x60>
  40673c:	9a00      	ldr	r2, [sp, #0]
  40673e:	230c      	movs	r3, #12
  406740:	6013      	str	r3, [r2, #0]
  406742:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406746:	e709      	b.n	40655c <__sfvwrite_r+0x100>
  406748:	7ffffc00 	.word	0x7ffffc00

0040674c <_fwalk_reent>:
  40674c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406750:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406754:	d01f      	beq.n	406796 <_fwalk_reent+0x4a>
  406756:	4688      	mov	r8, r1
  406758:	4606      	mov	r6, r0
  40675a:	f04f 0900 	mov.w	r9, #0
  40675e:	687d      	ldr	r5, [r7, #4]
  406760:	68bc      	ldr	r4, [r7, #8]
  406762:	3d01      	subs	r5, #1
  406764:	d411      	bmi.n	40678a <_fwalk_reent+0x3e>
  406766:	89a3      	ldrh	r3, [r4, #12]
  406768:	2b01      	cmp	r3, #1
  40676a:	f105 35ff 	add.w	r5, r5, #4294967295
  40676e:	d908      	bls.n	406782 <_fwalk_reent+0x36>
  406770:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406774:	3301      	adds	r3, #1
  406776:	4621      	mov	r1, r4
  406778:	4630      	mov	r0, r6
  40677a:	d002      	beq.n	406782 <_fwalk_reent+0x36>
  40677c:	47c0      	blx	r8
  40677e:	ea49 0900 	orr.w	r9, r9, r0
  406782:	1c6b      	adds	r3, r5, #1
  406784:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406788:	d1ed      	bne.n	406766 <_fwalk_reent+0x1a>
  40678a:	683f      	ldr	r7, [r7, #0]
  40678c:	2f00      	cmp	r7, #0
  40678e:	d1e6      	bne.n	40675e <_fwalk_reent+0x12>
  406790:	4648      	mov	r0, r9
  406792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406796:	46b9      	mov	r9, r7
  406798:	4648      	mov	r0, r9
  40679a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40679e:	bf00      	nop

004067a0 <__locale_mb_cur_max>:
  4067a0:	4b04      	ldr	r3, [pc, #16]	; (4067b4 <__locale_mb_cur_max+0x14>)
  4067a2:	4a05      	ldr	r2, [pc, #20]	; (4067b8 <__locale_mb_cur_max+0x18>)
  4067a4:	681b      	ldr	r3, [r3, #0]
  4067a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4067a8:	2b00      	cmp	r3, #0
  4067aa:	bf08      	it	eq
  4067ac:	4613      	moveq	r3, r2
  4067ae:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4067b2:	4770      	bx	lr
  4067b4:	20400050 	.word	0x20400050
  4067b8:	20400894 	.word	0x20400894

004067bc <__retarget_lock_init_recursive>:
  4067bc:	4770      	bx	lr
  4067be:	bf00      	nop

004067c0 <__retarget_lock_close_recursive>:
  4067c0:	4770      	bx	lr
  4067c2:	bf00      	nop

004067c4 <__retarget_lock_acquire_recursive>:
  4067c4:	4770      	bx	lr
  4067c6:	bf00      	nop

004067c8 <__retarget_lock_release_recursive>:
  4067c8:	4770      	bx	lr
  4067ca:	bf00      	nop

004067cc <__swhatbuf_r>:
  4067cc:	b570      	push	{r4, r5, r6, lr}
  4067ce:	460c      	mov	r4, r1
  4067d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4067d4:	2900      	cmp	r1, #0
  4067d6:	b090      	sub	sp, #64	; 0x40
  4067d8:	4615      	mov	r5, r2
  4067da:	461e      	mov	r6, r3
  4067dc:	db14      	blt.n	406808 <__swhatbuf_r+0x3c>
  4067de:	aa01      	add	r2, sp, #4
  4067e0:	f000 fd18 	bl	407214 <_fstat_r>
  4067e4:	2800      	cmp	r0, #0
  4067e6:	db0f      	blt.n	406808 <__swhatbuf_r+0x3c>
  4067e8:	9a02      	ldr	r2, [sp, #8]
  4067ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4067ee:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4067f2:	fab2 f282 	clz	r2, r2
  4067f6:	0952      	lsrs	r2, r2, #5
  4067f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4067fc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406800:	6032      	str	r2, [r6, #0]
  406802:	602b      	str	r3, [r5, #0]
  406804:	b010      	add	sp, #64	; 0x40
  406806:	bd70      	pop	{r4, r5, r6, pc}
  406808:	89a2      	ldrh	r2, [r4, #12]
  40680a:	2300      	movs	r3, #0
  40680c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406810:	6033      	str	r3, [r6, #0]
  406812:	d004      	beq.n	40681e <__swhatbuf_r+0x52>
  406814:	2240      	movs	r2, #64	; 0x40
  406816:	4618      	mov	r0, r3
  406818:	602a      	str	r2, [r5, #0]
  40681a:	b010      	add	sp, #64	; 0x40
  40681c:	bd70      	pop	{r4, r5, r6, pc}
  40681e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406822:	602b      	str	r3, [r5, #0]
  406824:	b010      	add	sp, #64	; 0x40
  406826:	bd70      	pop	{r4, r5, r6, pc}

00406828 <__smakebuf_r>:
  406828:	898a      	ldrh	r2, [r1, #12]
  40682a:	0792      	lsls	r2, r2, #30
  40682c:	460b      	mov	r3, r1
  40682e:	d506      	bpl.n	40683e <__smakebuf_r+0x16>
  406830:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406834:	2101      	movs	r1, #1
  406836:	601a      	str	r2, [r3, #0]
  406838:	611a      	str	r2, [r3, #16]
  40683a:	6159      	str	r1, [r3, #20]
  40683c:	4770      	bx	lr
  40683e:	b5f0      	push	{r4, r5, r6, r7, lr}
  406840:	b083      	sub	sp, #12
  406842:	ab01      	add	r3, sp, #4
  406844:	466a      	mov	r2, sp
  406846:	460c      	mov	r4, r1
  406848:	4606      	mov	r6, r0
  40684a:	f7ff ffbf 	bl	4067cc <__swhatbuf_r>
  40684e:	9900      	ldr	r1, [sp, #0]
  406850:	4605      	mov	r5, r0
  406852:	4630      	mov	r0, r6
  406854:	f7fe f80a 	bl	40486c <_malloc_r>
  406858:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40685c:	b1d8      	cbz	r0, 406896 <__smakebuf_r+0x6e>
  40685e:	9a01      	ldr	r2, [sp, #4]
  406860:	4f15      	ldr	r7, [pc, #84]	; (4068b8 <__smakebuf_r+0x90>)
  406862:	9900      	ldr	r1, [sp, #0]
  406864:	63f7      	str	r7, [r6, #60]	; 0x3c
  406866:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40686a:	81a3      	strh	r3, [r4, #12]
  40686c:	6020      	str	r0, [r4, #0]
  40686e:	6120      	str	r0, [r4, #16]
  406870:	6161      	str	r1, [r4, #20]
  406872:	b91a      	cbnz	r2, 40687c <__smakebuf_r+0x54>
  406874:	432b      	orrs	r3, r5
  406876:	81a3      	strh	r3, [r4, #12]
  406878:	b003      	add	sp, #12
  40687a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40687c:	4630      	mov	r0, r6
  40687e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406882:	f000 fcdb 	bl	40723c <_isatty_r>
  406886:	b1a0      	cbz	r0, 4068b2 <__smakebuf_r+0x8a>
  406888:	89a3      	ldrh	r3, [r4, #12]
  40688a:	f023 0303 	bic.w	r3, r3, #3
  40688e:	f043 0301 	orr.w	r3, r3, #1
  406892:	b21b      	sxth	r3, r3
  406894:	e7ee      	b.n	406874 <__smakebuf_r+0x4c>
  406896:	059a      	lsls	r2, r3, #22
  406898:	d4ee      	bmi.n	406878 <__smakebuf_r+0x50>
  40689a:	f023 0303 	bic.w	r3, r3, #3
  40689e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4068a2:	f043 0302 	orr.w	r3, r3, #2
  4068a6:	2101      	movs	r1, #1
  4068a8:	81a3      	strh	r3, [r4, #12]
  4068aa:	6022      	str	r2, [r4, #0]
  4068ac:	6122      	str	r2, [r4, #16]
  4068ae:	6161      	str	r1, [r4, #20]
  4068b0:	e7e2      	b.n	406878 <__smakebuf_r+0x50>
  4068b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4068b6:	e7dd      	b.n	406874 <__smakebuf_r+0x4c>
  4068b8:	00405fe9 	.word	0x00405fe9

004068bc <__ascii_mbtowc>:
  4068bc:	b082      	sub	sp, #8
  4068be:	b149      	cbz	r1, 4068d4 <__ascii_mbtowc+0x18>
  4068c0:	b15a      	cbz	r2, 4068da <__ascii_mbtowc+0x1e>
  4068c2:	b16b      	cbz	r3, 4068e0 <__ascii_mbtowc+0x24>
  4068c4:	7813      	ldrb	r3, [r2, #0]
  4068c6:	600b      	str	r3, [r1, #0]
  4068c8:	7812      	ldrb	r2, [r2, #0]
  4068ca:	1c10      	adds	r0, r2, #0
  4068cc:	bf18      	it	ne
  4068ce:	2001      	movne	r0, #1
  4068d0:	b002      	add	sp, #8
  4068d2:	4770      	bx	lr
  4068d4:	a901      	add	r1, sp, #4
  4068d6:	2a00      	cmp	r2, #0
  4068d8:	d1f3      	bne.n	4068c2 <__ascii_mbtowc+0x6>
  4068da:	4610      	mov	r0, r2
  4068dc:	b002      	add	sp, #8
  4068de:	4770      	bx	lr
  4068e0:	f06f 0001 	mvn.w	r0, #1
  4068e4:	e7f4      	b.n	4068d0 <__ascii_mbtowc+0x14>
  4068e6:	bf00      	nop
	...

004068f0 <memchr>:
  4068f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4068f4:	2a10      	cmp	r2, #16
  4068f6:	db2b      	blt.n	406950 <memchr+0x60>
  4068f8:	f010 0f07 	tst.w	r0, #7
  4068fc:	d008      	beq.n	406910 <memchr+0x20>
  4068fe:	f810 3b01 	ldrb.w	r3, [r0], #1
  406902:	3a01      	subs	r2, #1
  406904:	428b      	cmp	r3, r1
  406906:	d02d      	beq.n	406964 <memchr+0x74>
  406908:	f010 0f07 	tst.w	r0, #7
  40690c:	b342      	cbz	r2, 406960 <memchr+0x70>
  40690e:	d1f6      	bne.n	4068fe <memchr+0xe>
  406910:	b4f0      	push	{r4, r5, r6, r7}
  406912:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406916:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40691a:	f022 0407 	bic.w	r4, r2, #7
  40691e:	f07f 0700 	mvns.w	r7, #0
  406922:	2300      	movs	r3, #0
  406924:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406928:	3c08      	subs	r4, #8
  40692a:	ea85 0501 	eor.w	r5, r5, r1
  40692e:	ea86 0601 	eor.w	r6, r6, r1
  406932:	fa85 f547 	uadd8	r5, r5, r7
  406936:	faa3 f587 	sel	r5, r3, r7
  40693a:	fa86 f647 	uadd8	r6, r6, r7
  40693e:	faa5 f687 	sel	r6, r5, r7
  406942:	b98e      	cbnz	r6, 406968 <memchr+0x78>
  406944:	d1ee      	bne.n	406924 <memchr+0x34>
  406946:	bcf0      	pop	{r4, r5, r6, r7}
  406948:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40694c:	f002 0207 	and.w	r2, r2, #7
  406950:	b132      	cbz	r2, 406960 <memchr+0x70>
  406952:	f810 3b01 	ldrb.w	r3, [r0], #1
  406956:	3a01      	subs	r2, #1
  406958:	ea83 0301 	eor.w	r3, r3, r1
  40695c:	b113      	cbz	r3, 406964 <memchr+0x74>
  40695e:	d1f8      	bne.n	406952 <memchr+0x62>
  406960:	2000      	movs	r0, #0
  406962:	4770      	bx	lr
  406964:	3801      	subs	r0, #1
  406966:	4770      	bx	lr
  406968:	2d00      	cmp	r5, #0
  40696a:	bf06      	itte	eq
  40696c:	4635      	moveq	r5, r6
  40696e:	3803      	subeq	r0, #3
  406970:	3807      	subne	r0, #7
  406972:	f015 0f01 	tst.w	r5, #1
  406976:	d107      	bne.n	406988 <memchr+0x98>
  406978:	3001      	adds	r0, #1
  40697a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40697e:	bf02      	ittt	eq
  406980:	3001      	addeq	r0, #1
  406982:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406986:	3001      	addeq	r0, #1
  406988:	bcf0      	pop	{r4, r5, r6, r7}
  40698a:	3801      	subs	r0, #1
  40698c:	4770      	bx	lr
  40698e:	bf00      	nop

00406990 <memmove>:
  406990:	4288      	cmp	r0, r1
  406992:	b5f0      	push	{r4, r5, r6, r7, lr}
  406994:	d90d      	bls.n	4069b2 <memmove+0x22>
  406996:	188b      	adds	r3, r1, r2
  406998:	4298      	cmp	r0, r3
  40699a:	d20a      	bcs.n	4069b2 <memmove+0x22>
  40699c:	1884      	adds	r4, r0, r2
  40699e:	2a00      	cmp	r2, #0
  4069a0:	d051      	beq.n	406a46 <memmove+0xb6>
  4069a2:	4622      	mov	r2, r4
  4069a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4069a8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4069ac:	4299      	cmp	r1, r3
  4069ae:	d1f9      	bne.n	4069a4 <memmove+0x14>
  4069b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4069b2:	2a0f      	cmp	r2, #15
  4069b4:	d948      	bls.n	406a48 <memmove+0xb8>
  4069b6:	ea41 0300 	orr.w	r3, r1, r0
  4069ba:	079b      	lsls	r3, r3, #30
  4069bc:	d146      	bne.n	406a4c <memmove+0xbc>
  4069be:	f100 0410 	add.w	r4, r0, #16
  4069c2:	f101 0310 	add.w	r3, r1, #16
  4069c6:	4615      	mov	r5, r2
  4069c8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4069cc:	f844 6c10 	str.w	r6, [r4, #-16]
  4069d0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4069d4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4069d8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4069dc:	f844 6c08 	str.w	r6, [r4, #-8]
  4069e0:	3d10      	subs	r5, #16
  4069e2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4069e6:	f844 6c04 	str.w	r6, [r4, #-4]
  4069ea:	2d0f      	cmp	r5, #15
  4069ec:	f103 0310 	add.w	r3, r3, #16
  4069f0:	f104 0410 	add.w	r4, r4, #16
  4069f4:	d8e8      	bhi.n	4069c8 <memmove+0x38>
  4069f6:	f1a2 0310 	sub.w	r3, r2, #16
  4069fa:	f023 030f 	bic.w	r3, r3, #15
  4069fe:	f002 0e0f 	and.w	lr, r2, #15
  406a02:	3310      	adds	r3, #16
  406a04:	f1be 0f03 	cmp.w	lr, #3
  406a08:	4419      	add	r1, r3
  406a0a:	4403      	add	r3, r0
  406a0c:	d921      	bls.n	406a52 <memmove+0xc2>
  406a0e:	1f1e      	subs	r6, r3, #4
  406a10:	460d      	mov	r5, r1
  406a12:	4674      	mov	r4, lr
  406a14:	3c04      	subs	r4, #4
  406a16:	f855 7b04 	ldr.w	r7, [r5], #4
  406a1a:	f846 7f04 	str.w	r7, [r6, #4]!
  406a1e:	2c03      	cmp	r4, #3
  406a20:	d8f8      	bhi.n	406a14 <memmove+0x84>
  406a22:	f1ae 0404 	sub.w	r4, lr, #4
  406a26:	f024 0403 	bic.w	r4, r4, #3
  406a2a:	3404      	adds	r4, #4
  406a2c:	4421      	add	r1, r4
  406a2e:	4423      	add	r3, r4
  406a30:	f002 0203 	and.w	r2, r2, #3
  406a34:	b162      	cbz	r2, 406a50 <memmove+0xc0>
  406a36:	3b01      	subs	r3, #1
  406a38:	440a      	add	r2, r1
  406a3a:	f811 4b01 	ldrb.w	r4, [r1], #1
  406a3e:	f803 4f01 	strb.w	r4, [r3, #1]!
  406a42:	428a      	cmp	r2, r1
  406a44:	d1f9      	bne.n	406a3a <memmove+0xaa>
  406a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406a48:	4603      	mov	r3, r0
  406a4a:	e7f3      	b.n	406a34 <memmove+0xa4>
  406a4c:	4603      	mov	r3, r0
  406a4e:	e7f2      	b.n	406a36 <memmove+0xa6>
  406a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406a52:	4672      	mov	r2, lr
  406a54:	e7ee      	b.n	406a34 <memmove+0xa4>
  406a56:	bf00      	nop

00406a58 <_realloc_r>:
  406a58:	2900      	cmp	r1, #0
  406a5a:	f000 8095 	beq.w	406b88 <_realloc_r+0x130>
  406a5e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a62:	460d      	mov	r5, r1
  406a64:	4616      	mov	r6, r2
  406a66:	b083      	sub	sp, #12
  406a68:	4680      	mov	r8, r0
  406a6a:	f106 070b 	add.w	r7, r6, #11
  406a6e:	f7fe fa95 	bl	404f9c <__malloc_lock>
  406a72:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406a76:	2f16      	cmp	r7, #22
  406a78:	f02e 0403 	bic.w	r4, lr, #3
  406a7c:	f1a5 0908 	sub.w	r9, r5, #8
  406a80:	d83c      	bhi.n	406afc <_realloc_r+0xa4>
  406a82:	2210      	movs	r2, #16
  406a84:	4617      	mov	r7, r2
  406a86:	42be      	cmp	r6, r7
  406a88:	d83d      	bhi.n	406b06 <_realloc_r+0xae>
  406a8a:	4294      	cmp	r4, r2
  406a8c:	da43      	bge.n	406b16 <_realloc_r+0xbe>
  406a8e:	4bc4      	ldr	r3, [pc, #784]	; (406da0 <_realloc_r+0x348>)
  406a90:	6899      	ldr	r1, [r3, #8]
  406a92:	eb09 0004 	add.w	r0, r9, r4
  406a96:	4288      	cmp	r0, r1
  406a98:	f000 80b4 	beq.w	406c04 <_realloc_r+0x1ac>
  406a9c:	6843      	ldr	r3, [r0, #4]
  406a9e:	f023 0101 	bic.w	r1, r3, #1
  406aa2:	4401      	add	r1, r0
  406aa4:	6849      	ldr	r1, [r1, #4]
  406aa6:	07c9      	lsls	r1, r1, #31
  406aa8:	d54c      	bpl.n	406b44 <_realloc_r+0xec>
  406aaa:	f01e 0f01 	tst.w	lr, #1
  406aae:	f000 809b 	beq.w	406be8 <_realloc_r+0x190>
  406ab2:	4631      	mov	r1, r6
  406ab4:	4640      	mov	r0, r8
  406ab6:	f7fd fed9 	bl	40486c <_malloc_r>
  406aba:	4606      	mov	r6, r0
  406abc:	2800      	cmp	r0, #0
  406abe:	d03a      	beq.n	406b36 <_realloc_r+0xde>
  406ac0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406ac4:	f023 0301 	bic.w	r3, r3, #1
  406ac8:	444b      	add	r3, r9
  406aca:	f1a0 0208 	sub.w	r2, r0, #8
  406ace:	429a      	cmp	r2, r3
  406ad0:	f000 8121 	beq.w	406d16 <_realloc_r+0x2be>
  406ad4:	1f22      	subs	r2, r4, #4
  406ad6:	2a24      	cmp	r2, #36	; 0x24
  406ad8:	f200 8107 	bhi.w	406cea <_realloc_r+0x292>
  406adc:	2a13      	cmp	r2, #19
  406ade:	f200 80db 	bhi.w	406c98 <_realloc_r+0x240>
  406ae2:	4603      	mov	r3, r0
  406ae4:	462a      	mov	r2, r5
  406ae6:	6811      	ldr	r1, [r2, #0]
  406ae8:	6019      	str	r1, [r3, #0]
  406aea:	6851      	ldr	r1, [r2, #4]
  406aec:	6059      	str	r1, [r3, #4]
  406aee:	6892      	ldr	r2, [r2, #8]
  406af0:	609a      	str	r2, [r3, #8]
  406af2:	4629      	mov	r1, r5
  406af4:	4640      	mov	r0, r8
  406af6:	f7ff fbcb 	bl	406290 <_free_r>
  406afa:	e01c      	b.n	406b36 <_realloc_r+0xde>
  406afc:	f027 0707 	bic.w	r7, r7, #7
  406b00:	2f00      	cmp	r7, #0
  406b02:	463a      	mov	r2, r7
  406b04:	dabf      	bge.n	406a86 <_realloc_r+0x2e>
  406b06:	2600      	movs	r6, #0
  406b08:	230c      	movs	r3, #12
  406b0a:	4630      	mov	r0, r6
  406b0c:	f8c8 3000 	str.w	r3, [r8]
  406b10:	b003      	add	sp, #12
  406b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b16:	462e      	mov	r6, r5
  406b18:	1be3      	subs	r3, r4, r7
  406b1a:	2b0f      	cmp	r3, #15
  406b1c:	d81e      	bhi.n	406b5c <_realloc_r+0x104>
  406b1e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406b22:	f003 0301 	and.w	r3, r3, #1
  406b26:	4323      	orrs	r3, r4
  406b28:	444c      	add	r4, r9
  406b2a:	f8c9 3004 	str.w	r3, [r9, #4]
  406b2e:	6863      	ldr	r3, [r4, #4]
  406b30:	f043 0301 	orr.w	r3, r3, #1
  406b34:	6063      	str	r3, [r4, #4]
  406b36:	4640      	mov	r0, r8
  406b38:	f7fe fa36 	bl	404fa8 <__malloc_unlock>
  406b3c:	4630      	mov	r0, r6
  406b3e:	b003      	add	sp, #12
  406b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b44:	f023 0303 	bic.w	r3, r3, #3
  406b48:	18e1      	adds	r1, r4, r3
  406b4a:	4291      	cmp	r1, r2
  406b4c:	db1f      	blt.n	406b8e <_realloc_r+0x136>
  406b4e:	68c3      	ldr	r3, [r0, #12]
  406b50:	6882      	ldr	r2, [r0, #8]
  406b52:	462e      	mov	r6, r5
  406b54:	60d3      	str	r3, [r2, #12]
  406b56:	460c      	mov	r4, r1
  406b58:	609a      	str	r2, [r3, #8]
  406b5a:	e7dd      	b.n	406b18 <_realloc_r+0xc0>
  406b5c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406b60:	eb09 0107 	add.w	r1, r9, r7
  406b64:	f002 0201 	and.w	r2, r2, #1
  406b68:	444c      	add	r4, r9
  406b6a:	f043 0301 	orr.w	r3, r3, #1
  406b6e:	4317      	orrs	r7, r2
  406b70:	f8c9 7004 	str.w	r7, [r9, #4]
  406b74:	604b      	str	r3, [r1, #4]
  406b76:	6863      	ldr	r3, [r4, #4]
  406b78:	f043 0301 	orr.w	r3, r3, #1
  406b7c:	3108      	adds	r1, #8
  406b7e:	6063      	str	r3, [r4, #4]
  406b80:	4640      	mov	r0, r8
  406b82:	f7ff fb85 	bl	406290 <_free_r>
  406b86:	e7d6      	b.n	406b36 <_realloc_r+0xde>
  406b88:	4611      	mov	r1, r2
  406b8a:	f7fd be6f 	b.w	40486c <_malloc_r>
  406b8e:	f01e 0f01 	tst.w	lr, #1
  406b92:	d18e      	bne.n	406ab2 <_realloc_r+0x5a>
  406b94:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406b98:	eba9 0a01 	sub.w	sl, r9, r1
  406b9c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406ba0:	f021 0103 	bic.w	r1, r1, #3
  406ba4:	440b      	add	r3, r1
  406ba6:	4423      	add	r3, r4
  406ba8:	4293      	cmp	r3, r2
  406baa:	db25      	blt.n	406bf8 <_realloc_r+0x1a0>
  406bac:	68c2      	ldr	r2, [r0, #12]
  406bae:	6881      	ldr	r1, [r0, #8]
  406bb0:	4656      	mov	r6, sl
  406bb2:	60ca      	str	r2, [r1, #12]
  406bb4:	6091      	str	r1, [r2, #8]
  406bb6:	f8da 100c 	ldr.w	r1, [sl, #12]
  406bba:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406bbe:	1f22      	subs	r2, r4, #4
  406bc0:	2a24      	cmp	r2, #36	; 0x24
  406bc2:	60c1      	str	r1, [r0, #12]
  406bc4:	6088      	str	r0, [r1, #8]
  406bc6:	f200 8094 	bhi.w	406cf2 <_realloc_r+0x29a>
  406bca:	2a13      	cmp	r2, #19
  406bcc:	d96f      	bls.n	406cae <_realloc_r+0x256>
  406bce:	6829      	ldr	r1, [r5, #0]
  406bd0:	f8ca 1008 	str.w	r1, [sl, #8]
  406bd4:	6869      	ldr	r1, [r5, #4]
  406bd6:	f8ca 100c 	str.w	r1, [sl, #12]
  406bda:	2a1b      	cmp	r2, #27
  406bdc:	f200 80a2 	bhi.w	406d24 <_realloc_r+0x2cc>
  406be0:	3508      	adds	r5, #8
  406be2:	f10a 0210 	add.w	r2, sl, #16
  406be6:	e063      	b.n	406cb0 <_realloc_r+0x258>
  406be8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406bec:	eba9 0a03 	sub.w	sl, r9, r3
  406bf0:	f8da 1004 	ldr.w	r1, [sl, #4]
  406bf4:	f021 0103 	bic.w	r1, r1, #3
  406bf8:	1863      	adds	r3, r4, r1
  406bfa:	4293      	cmp	r3, r2
  406bfc:	f6ff af59 	blt.w	406ab2 <_realloc_r+0x5a>
  406c00:	4656      	mov	r6, sl
  406c02:	e7d8      	b.n	406bb6 <_realloc_r+0x15e>
  406c04:	6841      	ldr	r1, [r0, #4]
  406c06:	f021 0b03 	bic.w	fp, r1, #3
  406c0a:	44a3      	add	fp, r4
  406c0c:	f107 0010 	add.w	r0, r7, #16
  406c10:	4583      	cmp	fp, r0
  406c12:	da56      	bge.n	406cc2 <_realloc_r+0x26a>
  406c14:	f01e 0f01 	tst.w	lr, #1
  406c18:	f47f af4b 	bne.w	406ab2 <_realloc_r+0x5a>
  406c1c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406c20:	eba9 0a01 	sub.w	sl, r9, r1
  406c24:	f8da 1004 	ldr.w	r1, [sl, #4]
  406c28:	f021 0103 	bic.w	r1, r1, #3
  406c2c:	448b      	add	fp, r1
  406c2e:	4558      	cmp	r0, fp
  406c30:	dce2      	bgt.n	406bf8 <_realloc_r+0x1a0>
  406c32:	4656      	mov	r6, sl
  406c34:	f8da 100c 	ldr.w	r1, [sl, #12]
  406c38:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406c3c:	1f22      	subs	r2, r4, #4
  406c3e:	2a24      	cmp	r2, #36	; 0x24
  406c40:	60c1      	str	r1, [r0, #12]
  406c42:	6088      	str	r0, [r1, #8]
  406c44:	f200 808f 	bhi.w	406d66 <_realloc_r+0x30e>
  406c48:	2a13      	cmp	r2, #19
  406c4a:	f240 808a 	bls.w	406d62 <_realloc_r+0x30a>
  406c4e:	6829      	ldr	r1, [r5, #0]
  406c50:	f8ca 1008 	str.w	r1, [sl, #8]
  406c54:	6869      	ldr	r1, [r5, #4]
  406c56:	f8ca 100c 	str.w	r1, [sl, #12]
  406c5a:	2a1b      	cmp	r2, #27
  406c5c:	f200 808a 	bhi.w	406d74 <_realloc_r+0x31c>
  406c60:	3508      	adds	r5, #8
  406c62:	f10a 0210 	add.w	r2, sl, #16
  406c66:	6829      	ldr	r1, [r5, #0]
  406c68:	6011      	str	r1, [r2, #0]
  406c6a:	6869      	ldr	r1, [r5, #4]
  406c6c:	6051      	str	r1, [r2, #4]
  406c6e:	68a9      	ldr	r1, [r5, #8]
  406c70:	6091      	str	r1, [r2, #8]
  406c72:	eb0a 0107 	add.w	r1, sl, r7
  406c76:	ebab 0207 	sub.w	r2, fp, r7
  406c7a:	f042 0201 	orr.w	r2, r2, #1
  406c7e:	6099      	str	r1, [r3, #8]
  406c80:	604a      	str	r2, [r1, #4]
  406c82:	f8da 3004 	ldr.w	r3, [sl, #4]
  406c86:	f003 0301 	and.w	r3, r3, #1
  406c8a:	431f      	orrs	r7, r3
  406c8c:	4640      	mov	r0, r8
  406c8e:	f8ca 7004 	str.w	r7, [sl, #4]
  406c92:	f7fe f989 	bl	404fa8 <__malloc_unlock>
  406c96:	e751      	b.n	406b3c <_realloc_r+0xe4>
  406c98:	682b      	ldr	r3, [r5, #0]
  406c9a:	6003      	str	r3, [r0, #0]
  406c9c:	686b      	ldr	r3, [r5, #4]
  406c9e:	6043      	str	r3, [r0, #4]
  406ca0:	2a1b      	cmp	r2, #27
  406ca2:	d82d      	bhi.n	406d00 <_realloc_r+0x2a8>
  406ca4:	f100 0308 	add.w	r3, r0, #8
  406ca8:	f105 0208 	add.w	r2, r5, #8
  406cac:	e71b      	b.n	406ae6 <_realloc_r+0x8e>
  406cae:	4632      	mov	r2, r6
  406cb0:	6829      	ldr	r1, [r5, #0]
  406cb2:	6011      	str	r1, [r2, #0]
  406cb4:	6869      	ldr	r1, [r5, #4]
  406cb6:	6051      	str	r1, [r2, #4]
  406cb8:	68a9      	ldr	r1, [r5, #8]
  406cba:	6091      	str	r1, [r2, #8]
  406cbc:	461c      	mov	r4, r3
  406cbe:	46d1      	mov	r9, sl
  406cc0:	e72a      	b.n	406b18 <_realloc_r+0xc0>
  406cc2:	eb09 0107 	add.w	r1, r9, r7
  406cc6:	ebab 0b07 	sub.w	fp, fp, r7
  406cca:	f04b 0201 	orr.w	r2, fp, #1
  406cce:	6099      	str	r1, [r3, #8]
  406cd0:	604a      	str	r2, [r1, #4]
  406cd2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406cd6:	f003 0301 	and.w	r3, r3, #1
  406cda:	431f      	orrs	r7, r3
  406cdc:	4640      	mov	r0, r8
  406cde:	f845 7c04 	str.w	r7, [r5, #-4]
  406ce2:	f7fe f961 	bl	404fa8 <__malloc_unlock>
  406ce6:	462e      	mov	r6, r5
  406ce8:	e728      	b.n	406b3c <_realloc_r+0xe4>
  406cea:	4629      	mov	r1, r5
  406cec:	f7ff fe50 	bl	406990 <memmove>
  406cf0:	e6ff      	b.n	406af2 <_realloc_r+0x9a>
  406cf2:	4629      	mov	r1, r5
  406cf4:	4630      	mov	r0, r6
  406cf6:	461c      	mov	r4, r3
  406cf8:	46d1      	mov	r9, sl
  406cfa:	f7ff fe49 	bl	406990 <memmove>
  406cfe:	e70b      	b.n	406b18 <_realloc_r+0xc0>
  406d00:	68ab      	ldr	r3, [r5, #8]
  406d02:	6083      	str	r3, [r0, #8]
  406d04:	68eb      	ldr	r3, [r5, #12]
  406d06:	60c3      	str	r3, [r0, #12]
  406d08:	2a24      	cmp	r2, #36	; 0x24
  406d0a:	d017      	beq.n	406d3c <_realloc_r+0x2e4>
  406d0c:	f100 0310 	add.w	r3, r0, #16
  406d10:	f105 0210 	add.w	r2, r5, #16
  406d14:	e6e7      	b.n	406ae6 <_realloc_r+0x8e>
  406d16:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406d1a:	f023 0303 	bic.w	r3, r3, #3
  406d1e:	441c      	add	r4, r3
  406d20:	462e      	mov	r6, r5
  406d22:	e6f9      	b.n	406b18 <_realloc_r+0xc0>
  406d24:	68a9      	ldr	r1, [r5, #8]
  406d26:	f8ca 1010 	str.w	r1, [sl, #16]
  406d2a:	68e9      	ldr	r1, [r5, #12]
  406d2c:	f8ca 1014 	str.w	r1, [sl, #20]
  406d30:	2a24      	cmp	r2, #36	; 0x24
  406d32:	d00c      	beq.n	406d4e <_realloc_r+0x2f6>
  406d34:	3510      	adds	r5, #16
  406d36:	f10a 0218 	add.w	r2, sl, #24
  406d3a:	e7b9      	b.n	406cb0 <_realloc_r+0x258>
  406d3c:	692b      	ldr	r3, [r5, #16]
  406d3e:	6103      	str	r3, [r0, #16]
  406d40:	696b      	ldr	r3, [r5, #20]
  406d42:	6143      	str	r3, [r0, #20]
  406d44:	f105 0218 	add.w	r2, r5, #24
  406d48:	f100 0318 	add.w	r3, r0, #24
  406d4c:	e6cb      	b.n	406ae6 <_realloc_r+0x8e>
  406d4e:	692a      	ldr	r2, [r5, #16]
  406d50:	f8ca 2018 	str.w	r2, [sl, #24]
  406d54:	696a      	ldr	r2, [r5, #20]
  406d56:	f8ca 201c 	str.w	r2, [sl, #28]
  406d5a:	3518      	adds	r5, #24
  406d5c:	f10a 0220 	add.w	r2, sl, #32
  406d60:	e7a6      	b.n	406cb0 <_realloc_r+0x258>
  406d62:	4632      	mov	r2, r6
  406d64:	e77f      	b.n	406c66 <_realloc_r+0x20e>
  406d66:	4629      	mov	r1, r5
  406d68:	4630      	mov	r0, r6
  406d6a:	9301      	str	r3, [sp, #4]
  406d6c:	f7ff fe10 	bl	406990 <memmove>
  406d70:	9b01      	ldr	r3, [sp, #4]
  406d72:	e77e      	b.n	406c72 <_realloc_r+0x21a>
  406d74:	68a9      	ldr	r1, [r5, #8]
  406d76:	f8ca 1010 	str.w	r1, [sl, #16]
  406d7a:	68e9      	ldr	r1, [r5, #12]
  406d7c:	f8ca 1014 	str.w	r1, [sl, #20]
  406d80:	2a24      	cmp	r2, #36	; 0x24
  406d82:	d003      	beq.n	406d8c <_realloc_r+0x334>
  406d84:	3510      	adds	r5, #16
  406d86:	f10a 0218 	add.w	r2, sl, #24
  406d8a:	e76c      	b.n	406c66 <_realloc_r+0x20e>
  406d8c:	692a      	ldr	r2, [r5, #16]
  406d8e:	f8ca 2018 	str.w	r2, [sl, #24]
  406d92:	696a      	ldr	r2, [r5, #20]
  406d94:	f8ca 201c 	str.w	r2, [sl, #28]
  406d98:	3518      	adds	r5, #24
  406d9a:	f10a 0220 	add.w	r2, sl, #32
  406d9e:	e762      	b.n	406c66 <_realloc_r+0x20e>
  406da0:	20400480 	.word	0x20400480

00406da4 <__sread>:
  406da4:	b510      	push	{r4, lr}
  406da6:	460c      	mov	r4, r1
  406da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406dac:	f000 fa6e 	bl	40728c <_read_r>
  406db0:	2800      	cmp	r0, #0
  406db2:	db03      	blt.n	406dbc <__sread+0x18>
  406db4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406db6:	4403      	add	r3, r0
  406db8:	6523      	str	r3, [r4, #80]	; 0x50
  406dba:	bd10      	pop	{r4, pc}
  406dbc:	89a3      	ldrh	r3, [r4, #12]
  406dbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406dc2:	81a3      	strh	r3, [r4, #12]
  406dc4:	bd10      	pop	{r4, pc}
  406dc6:	bf00      	nop

00406dc8 <__swrite>:
  406dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406dcc:	4616      	mov	r6, r2
  406dce:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406dd2:	461f      	mov	r7, r3
  406dd4:	05d3      	lsls	r3, r2, #23
  406dd6:	460c      	mov	r4, r1
  406dd8:	4605      	mov	r5, r0
  406dda:	d507      	bpl.n	406dec <__swrite+0x24>
  406ddc:	2200      	movs	r2, #0
  406dde:	2302      	movs	r3, #2
  406de0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406de4:	f000 fa3c 	bl	407260 <_lseek_r>
  406de8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406dec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406df0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406df4:	81a2      	strh	r2, [r4, #12]
  406df6:	463b      	mov	r3, r7
  406df8:	4632      	mov	r2, r6
  406dfa:	4628      	mov	r0, r5
  406dfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406e00:	f000 b91c 	b.w	40703c <_write_r>

00406e04 <__sseek>:
  406e04:	b510      	push	{r4, lr}
  406e06:	460c      	mov	r4, r1
  406e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406e0c:	f000 fa28 	bl	407260 <_lseek_r>
  406e10:	89a3      	ldrh	r3, [r4, #12]
  406e12:	1c42      	adds	r2, r0, #1
  406e14:	bf0e      	itee	eq
  406e16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406e1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406e1e:	6520      	strne	r0, [r4, #80]	; 0x50
  406e20:	81a3      	strh	r3, [r4, #12]
  406e22:	bd10      	pop	{r4, pc}

00406e24 <__sclose>:
  406e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406e28:	f000 b980 	b.w	40712c <_close_r>
	...

00406e40 <strlen>:
  406e40:	f890 f000 	pld	[r0]
  406e44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  406e48:	f020 0107 	bic.w	r1, r0, #7
  406e4c:	f06f 0c00 	mvn.w	ip, #0
  406e50:	f010 0407 	ands.w	r4, r0, #7
  406e54:	f891 f020 	pld	[r1, #32]
  406e58:	f040 8049 	bne.w	406eee <strlen+0xae>
  406e5c:	f04f 0400 	mov.w	r4, #0
  406e60:	f06f 0007 	mvn.w	r0, #7
  406e64:	e9d1 2300 	ldrd	r2, r3, [r1]
  406e68:	f891 f040 	pld	[r1, #64]	; 0x40
  406e6c:	f100 0008 	add.w	r0, r0, #8
  406e70:	fa82 f24c 	uadd8	r2, r2, ip
  406e74:	faa4 f28c 	sel	r2, r4, ip
  406e78:	fa83 f34c 	uadd8	r3, r3, ip
  406e7c:	faa2 f38c 	sel	r3, r2, ip
  406e80:	bb4b      	cbnz	r3, 406ed6 <strlen+0x96>
  406e82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  406e86:	fa82 f24c 	uadd8	r2, r2, ip
  406e8a:	f100 0008 	add.w	r0, r0, #8
  406e8e:	faa4 f28c 	sel	r2, r4, ip
  406e92:	fa83 f34c 	uadd8	r3, r3, ip
  406e96:	faa2 f38c 	sel	r3, r2, ip
  406e9a:	b9e3      	cbnz	r3, 406ed6 <strlen+0x96>
  406e9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  406ea0:	fa82 f24c 	uadd8	r2, r2, ip
  406ea4:	f100 0008 	add.w	r0, r0, #8
  406ea8:	faa4 f28c 	sel	r2, r4, ip
  406eac:	fa83 f34c 	uadd8	r3, r3, ip
  406eb0:	faa2 f38c 	sel	r3, r2, ip
  406eb4:	b97b      	cbnz	r3, 406ed6 <strlen+0x96>
  406eb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  406eba:	f101 0120 	add.w	r1, r1, #32
  406ebe:	fa82 f24c 	uadd8	r2, r2, ip
  406ec2:	f100 0008 	add.w	r0, r0, #8
  406ec6:	faa4 f28c 	sel	r2, r4, ip
  406eca:	fa83 f34c 	uadd8	r3, r3, ip
  406ece:	faa2 f38c 	sel	r3, r2, ip
  406ed2:	2b00      	cmp	r3, #0
  406ed4:	d0c6      	beq.n	406e64 <strlen+0x24>
  406ed6:	2a00      	cmp	r2, #0
  406ed8:	bf04      	itt	eq
  406eda:	3004      	addeq	r0, #4
  406edc:	461a      	moveq	r2, r3
  406ede:	ba12      	rev	r2, r2
  406ee0:	fab2 f282 	clz	r2, r2
  406ee4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406ee8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  406eec:	4770      	bx	lr
  406eee:	e9d1 2300 	ldrd	r2, r3, [r1]
  406ef2:	f004 0503 	and.w	r5, r4, #3
  406ef6:	f1c4 0000 	rsb	r0, r4, #0
  406efa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  406efe:	f014 0f04 	tst.w	r4, #4
  406f02:	f891 f040 	pld	[r1, #64]	; 0x40
  406f06:	fa0c f505 	lsl.w	r5, ip, r5
  406f0a:	ea62 0205 	orn	r2, r2, r5
  406f0e:	bf1c      	itt	ne
  406f10:	ea63 0305 	ornne	r3, r3, r5
  406f14:	4662      	movne	r2, ip
  406f16:	f04f 0400 	mov.w	r4, #0
  406f1a:	e7a9      	b.n	406e70 <strlen+0x30>

00406f1c <__swbuf_r>:
  406f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406f1e:	460d      	mov	r5, r1
  406f20:	4614      	mov	r4, r2
  406f22:	4606      	mov	r6, r0
  406f24:	b110      	cbz	r0, 406f2c <__swbuf_r+0x10>
  406f26:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406f28:	2b00      	cmp	r3, #0
  406f2a:	d04b      	beq.n	406fc4 <__swbuf_r+0xa8>
  406f2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406f30:	69a3      	ldr	r3, [r4, #24]
  406f32:	60a3      	str	r3, [r4, #8]
  406f34:	b291      	uxth	r1, r2
  406f36:	0708      	lsls	r0, r1, #28
  406f38:	d539      	bpl.n	406fae <__swbuf_r+0x92>
  406f3a:	6923      	ldr	r3, [r4, #16]
  406f3c:	2b00      	cmp	r3, #0
  406f3e:	d036      	beq.n	406fae <__swbuf_r+0x92>
  406f40:	b2ed      	uxtb	r5, r5
  406f42:	0489      	lsls	r1, r1, #18
  406f44:	462f      	mov	r7, r5
  406f46:	d515      	bpl.n	406f74 <__swbuf_r+0x58>
  406f48:	6822      	ldr	r2, [r4, #0]
  406f4a:	6961      	ldr	r1, [r4, #20]
  406f4c:	1ad3      	subs	r3, r2, r3
  406f4e:	428b      	cmp	r3, r1
  406f50:	da1c      	bge.n	406f8c <__swbuf_r+0x70>
  406f52:	3301      	adds	r3, #1
  406f54:	68a1      	ldr	r1, [r4, #8]
  406f56:	1c50      	adds	r0, r2, #1
  406f58:	3901      	subs	r1, #1
  406f5a:	60a1      	str	r1, [r4, #8]
  406f5c:	6020      	str	r0, [r4, #0]
  406f5e:	7015      	strb	r5, [r2, #0]
  406f60:	6962      	ldr	r2, [r4, #20]
  406f62:	429a      	cmp	r2, r3
  406f64:	d01a      	beq.n	406f9c <__swbuf_r+0x80>
  406f66:	89a3      	ldrh	r3, [r4, #12]
  406f68:	07db      	lsls	r3, r3, #31
  406f6a:	d501      	bpl.n	406f70 <__swbuf_r+0x54>
  406f6c:	2d0a      	cmp	r5, #10
  406f6e:	d015      	beq.n	406f9c <__swbuf_r+0x80>
  406f70:	4638      	mov	r0, r7
  406f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406f74:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406f76:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406f7a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406f7e:	81a2      	strh	r2, [r4, #12]
  406f80:	6822      	ldr	r2, [r4, #0]
  406f82:	6661      	str	r1, [r4, #100]	; 0x64
  406f84:	6961      	ldr	r1, [r4, #20]
  406f86:	1ad3      	subs	r3, r2, r3
  406f88:	428b      	cmp	r3, r1
  406f8a:	dbe2      	blt.n	406f52 <__swbuf_r+0x36>
  406f8c:	4621      	mov	r1, r4
  406f8e:	4630      	mov	r0, r6
  406f90:	f7ff f800 	bl	405f94 <_fflush_r>
  406f94:	b940      	cbnz	r0, 406fa8 <__swbuf_r+0x8c>
  406f96:	6822      	ldr	r2, [r4, #0]
  406f98:	2301      	movs	r3, #1
  406f9a:	e7db      	b.n	406f54 <__swbuf_r+0x38>
  406f9c:	4621      	mov	r1, r4
  406f9e:	4630      	mov	r0, r6
  406fa0:	f7fe fff8 	bl	405f94 <_fflush_r>
  406fa4:	2800      	cmp	r0, #0
  406fa6:	d0e3      	beq.n	406f70 <__swbuf_r+0x54>
  406fa8:	f04f 37ff 	mov.w	r7, #4294967295
  406fac:	e7e0      	b.n	406f70 <__swbuf_r+0x54>
  406fae:	4621      	mov	r1, r4
  406fb0:	4630      	mov	r0, r6
  406fb2:	f7fe fedb 	bl	405d6c <__swsetup_r>
  406fb6:	2800      	cmp	r0, #0
  406fb8:	d1f6      	bne.n	406fa8 <__swbuf_r+0x8c>
  406fba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406fbe:	6923      	ldr	r3, [r4, #16]
  406fc0:	b291      	uxth	r1, r2
  406fc2:	e7bd      	b.n	406f40 <__swbuf_r+0x24>
  406fc4:	f7ff f83e 	bl	406044 <__sinit>
  406fc8:	e7b0      	b.n	406f2c <__swbuf_r+0x10>
  406fca:	bf00      	nop

00406fcc <_wcrtomb_r>:
  406fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
  406fce:	4606      	mov	r6, r0
  406fd0:	b085      	sub	sp, #20
  406fd2:	461f      	mov	r7, r3
  406fd4:	b189      	cbz	r1, 406ffa <_wcrtomb_r+0x2e>
  406fd6:	4c10      	ldr	r4, [pc, #64]	; (407018 <_wcrtomb_r+0x4c>)
  406fd8:	4d10      	ldr	r5, [pc, #64]	; (40701c <_wcrtomb_r+0x50>)
  406fda:	6824      	ldr	r4, [r4, #0]
  406fdc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  406fde:	2c00      	cmp	r4, #0
  406fe0:	bf08      	it	eq
  406fe2:	462c      	moveq	r4, r5
  406fe4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406fe8:	47a0      	blx	r4
  406fea:	1c43      	adds	r3, r0, #1
  406fec:	d103      	bne.n	406ff6 <_wcrtomb_r+0x2a>
  406fee:	2200      	movs	r2, #0
  406ff0:	238a      	movs	r3, #138	; 0x8a
  406ff2:	603a      	str	r2, [r7, #0]
  406ff4:	6033      	str	r3, [r6, #0]
  406ff6:	b005      	add	sp, #20
  406ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ffa:	460c      	mov	r4, r1
  406ffc:	4906      	ldr	r1, [pc, #24]	; (407018 <_wcrtomb_r+0x4c>)
  406ffe:	4a07      	ldr	r2, [pc, #28]	; (40701c <_wcrtomb_r+0x50>)
  407000:	6809      	ldr	r1, [r1, #0]
  407002:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407004:	2900      	cmp	r1, #0
  407006:	bf08      	it	eq
  407008:	4611      	moveq	r1, r2
  40700a:	4622      	mov	r2, r4
  40700c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  407010:	a901      	add	r1, sp, #4
  407012:	47a0      	blx	r4
  407014:	e7e9      	b.n	406fea <_wcrtomb_r+0x1e>
  407016:	bf00      	nop
  407018:	20400050 	.word	0x20400050
  40701c:	20400894 	.word	0x20400894

00407020 <__ascii_wctomb>:
  407020:	b121      	cbz	r1, 40702c <__ascii_wctomb+0xc>
  407022:	2aff      	cmp	r2, #255	; 0xff
  407024:	d804      	bhi.n	407030 <__ascii_wctomb+0x10>
  407026:	700a      	strb	r2, [r1, #0]
  407028:	2001      	movs	r0, #1
  40702a:	4770      	bx	lr
  40702c:	4608      	mov	r0, r1
  40702e:	4770      	bx	lr
  407030:	238a      	movs	r3, #138	; 0x8a
  407032:	6003      	str	r3, [r0, #0]
  407034:	f04f 30ff 	mov.w	r0, #4294967295
  407038:	4770      	bx	lr
  40703a:	bf00      	nop

0040703c <_write_r>:
  40703c:	b570      	push	{r4, r5, r6, lr}
  40703e:	460d      	mov	r5, r1
  407040:	4c08      	ldr	r4, [pc, #32]	; (407064 <_write_r+0x28>)
  407042:	4611      	mov	r1, r2
  407044:	4606      	mov	r6, r0
  407046:	461a      	mov	r2, r3
  407048:	4628      	mov	r0, r5
  40704a:	2300      	movs	r3, #0
  40704c:	6023      	str	r3, [r4, #0]
  40704e:	f7fa f873 	bl	401138 <_write>
  407052:	1c43      	adds	r3, r0, #1
  407054:	d000      	beq.n	407058 <_write_r+0x1c>
  407056:	bd70      	pop	{r4, r5, r6, pc}
  407058:	6823      	ldr	r3, [r4, #0]
  40705a:	2b00      	cmp	r3, #0
  40705c:	d0fb      	beq.n	407056 <_write_r+0x1a>
  40705e:	6033      	str	r3, [r6, #0]
  407060:	bd70      	pop	{r4, r5, r6, pc}
  407062:	bf00      	nop
  407064:	2044a8b4 	.word	0x2044a8b4

00407068 <__register_exitproc>:
  407068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40706c:	4d2c      	ldr	r5, [pc, #176]	; (407120 <__register_exitproc+0xb8>)
  40706e:	4606      	mov	r6, r0
  407070:	6828      	ldr	r0, [r5, #0]
  407072:	4698      	mov	r8, r3
  407074:	460f      	mov	r7, r1
  407076:	4691      	mov	r9, r2
  407078:	f7ff fba4 	bl	4067c4 <__retarget_lock_acquire_recursive>
  40707c:	4b29      	ldr	r3, [pc, #164]	; (407124 <__register_exitproc+0xbc>)
  40707e:	681c      	ldr	r4, [r3, #0]
  407080:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407084:	2b00      	cmp	r3, #0
  407086:	d03e      	beq.n	407106 <__register_exitproc+0x9e>
  407088:	685a      	ldr	r2, [r3, #4]
  40708a:	2a1f      	cmp	r2, #31
  40708c:	dc1c      	bgt.n	4070c8 <__register_exitproc+0x60>
  40708e:	f102 0e01 	add.w	lr, r2, #1
  407092:	b176      	cbz	r6, 4070b2 <__register_exitproc+0x4a>
  407094:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407098:	2401      	movs	r4, #1
  40709a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40709e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4070a2:	4094      	lsls	r4, r2
  4070a4:	4320      	orrs	r0, r4
  4070a6:	2e02      	cmp	r6, #2
  4070a8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4070ac:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4070b0:	d023      	beq.n	4070fa <__register_exitproc+0x92>
  4070b2:	3202      	adds	r2, #2
  4070b4:	f8c3 e004 	str.w	lr, [r3, #4]
  4070b8:	6828      	ldr	r0, [r5, #0]
  4070ba:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4070be:	f7ff fb83 	bl	4067c8 <__retarget_lock_release_recursive>
  4070c2:	2000      	movs	r0, #0
  4070c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4070c8:	4b17      	ldr	r3, [pc, #92]	; (407128 <__register_exitproc+0xc0>)
  4070ca:	b30b      	cbz	r3, 407110 <__register_exitproc+0xa8>
  4070cc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4070d0:	f7fd fbc4 	bl	40485c <malloc>
  4070d4:	4603      	mov	r3, r0
  4070d6:	b1d8      	cbz	r0, 407110 <__register_exitproc+0xa8>
  4070d8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4070dc:	6002      	str	r2, [r0, #0]
  4070de:	2100      	movs	r1, #0
  4070e0:	6041      	str	r1, [r0, #4]
  4070e2:	460a      	mov	r2, r1
  4070e4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4070e8:	f04f 0e01 	mov.w	lr, #1
  4070ec:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4070f0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4070f4:	2e00      	cmp	r6, #0
  4070f6:	d0dc      	beq.n	4070b2 <__register_exitproc+0x4a>
  4070f8:	e7cc      	b.n	407094 <__register_exitproc+0x2c>
  4070fa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4070fe:	430c      	orrs	r4, r1
  407100:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407104:	e7d5      	b.n	4070b2 <__register_exitproc+0x4a>
  407106:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40710a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40710e:	e7bb      	b.n	407088 <__register_exitproc+0x20>
  407110:	6828      	ldr	r0, [r5, #0]
  407112:	f7ff fb59 	bl	4067c8 <__retarget_lock_release_recursive>
  407116:	f04f 30ff 	mov.w	r0, #4294967295
  40711a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40711e:	bf00      	nop
  407120:	20400890 	.word	0x20400890
  407124:	0040802c 	.word	0x0040802c
  407128:	0040485d 	.word	0x0040485d

0040712c <_close_r>:
  40712c:	b538      	push	{r3, r4, r5, lr}
  40712e:	4c07      	ldr	r4, [pc, #28]	; (40714c <_close_r+0x20>)
  407130:	2300      	movs	r3, #0
  407132:	4605      	mov	r5, r0
  407134:	4608      	mov	r0, r1
  407136:	6023      	str	r3, [r4, #0]
  407138:	f7fb fa10 	bl	40255c <_close>
  40713c:	1c43      	adds	r3, r0, #1
  40713e:	d000      	beq.n	407142 <_close_r+0x16>
  407140:	bd38      	pop	{r3, r4, r5, pc}
  407142:	6823      	ldr	r3, [r4, #0]
  407144:	2b00      	cmp	r3, #0
  407146:	d0fb      	beq.n	407140 <_close_r+0x14>
  407148:	602b      	str	r3, [r5, #0]
  40714a:	bd38      	pop	{r3, r4, r5, pc}
  40714c:	2044a8b4 	.word	0x2044a8b4

00407150 <_fclose_r>:
  407150:	b570      	push	{r4, r5, r6, lr}
  407152:	b159      	cbz	r1, 40716c <_fclose_r+0x1c>
  407154:	4605      	mov	r5, r0
  407156:	460c      	mov	r4, r1
  407158:	b110      	cbz	r0, 407160 <_fclose_r+0x10>
  40715a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40715c:	2b00      	cmp	r3, #0
  40715e:	d03c      	beq.n	4071da <_fclose_r+0x8a>
  407160:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407162:	07d8      	lsls	r0, r3, #31
  407164:	d505      	bpl.n	407172 <_fclose_r+0x22>
  407166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40716a:	b92b      	cbnz	r3, 407178 <_fclose_r+0x28>
  40716c:	2600      	movs	r6, #0
  40716e:	4630      	mov	r0, r6
  407170:	bd70      	pop	{r4, r5, r6, pc}
  407172:	89a3      	ldrh	r3, [r4, #12]
  407174:	0599      	lsls	r1, r3, #22
  407176:	d53c      	bpl.n	4071f2 <_fclose_r+0xa2>
  407178:	4621      	mov	r1, r4
  40717a:	4628      	mov	r0, r5
  40717c:	f7fe fe6a 	bl	405e54 <__sflush_r>
  407180:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407182:	4606      	mov	r6, r0
  407184:	b133      	cbz	r3, 407194 <_fclose_r+0x44>
  407186:	69e1      	ldr	r1, [r4, #28]
  407188:	4628      	mov	r0, r5
  40718a:	4798      	blx	r3
  40718c:	2800      	cmp	r0, #0
  40718e:	bfb8      	it	lt
  407190:	f04f 36ff 	movlt.w	r6, #4294967295
  407194:	89a3      	ldrh	r3, [r4, #12]
  407196:	061a      	lsls	r2, r3, #24
  407198:	d422      	bmi.n	4071e0 <_fclose_r+0x90>
  40719a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40719c:	b141      	cbz	r1, 4071b0 <_fclose_r+0x60>
  40719e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4071a2:	4299      	cmp	r1, r3
  4071a4:	d002      	beq.n	4071ac <_fclose_r+0x5c>
  4071a6:	4628      	mov	r0, r5
  4071a8:	f7ff f872 	bl	406290 <_free_r>
  4071ac:	2300      	movs	r3, #0
  4071ae:	6323      	str	r3, [r4, #48]	; 0x30
  4071b0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4071b2:	b121      	cbz	r1, 4071be <_fclose_r+0x6e>
  4071b4:	4628      	mov	r0, r5
  4071b6:	f7ff f86b 	bl	406290 <_free_r>
  4071ba:	2300      	movs	r3, #0
  4071bc:	6463      	str	r3, [r4, #68]	; 0x44
  4071be:	f7fe ff6d 	bl	40609c <__sfp_lock_acquire>
  4071c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4071c4:	2200      	movs	r2, #0
  4071c6:	07db      	lsls	r3, r3, #31
  4071c8:	81a2      	strh	r2, [r4, #12]
  4071ca:	d50e      	bpl.n	4071ea <_fclose_r+0x9a>
  4071cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4071ce:	f7ff faf7 	bl	4067c0 <__retarget_lock_close_recursive>
  4071d2:	f7fe ff69 	bl	4060a8 <__sfp_lock_release>
  4071d6:	4630      	mov	r0, r6
  4071d8:	bd70      	pop	{r4, r5, r6, pc}
  4071da:	f7fe ff33 	bl	406044 <__sinit>
  4071de:	e7bf      	b.n	407160 <_fclose_r+0x10>
  4071e0:	6921      	ldr	r1, [r4, #16]
  4071e2:	4628      	mov	r0, r5
  4071e4:	f7ff f854 	bl	406290 <_free_r>
  4071e8:	e7d7      	b.n	40719a <_fclose_r+0x4a>
  4071ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4071ec:	f7ff faec 	bl	4067c8 <__retarget_lock_release_recursive>
  4071f0:	e7ec      	b.n	4071cc <_fclose_r+0x7c>
  4071f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4071f4:	f7ff fae6 	bl	4067c4 <__retarget_lock_acquire_recursive>
  4071f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4071fc:	2b00      	cmp	r3, #0
  4071fe:	d1bb      	bne.n	407178 <_fclose_r+0x28>
  407200:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407202:	f016 0601 	ands.w	r6, r6, #1
  407206:	d1b1      	bne.n	40716c <_fclose_r+0x1c>
  407208:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40720a:	f7ff fadd 	bl	4067c8 <__retarget_lock_release_recursive>
  40720e:	4630      	mov	r0, r6
  407210:	bd70      	pop	{r4, r5, r6, pc}
  407212:	bf00      	nop

00407214 <_fstat_r>:
  407214:	b538      	push	{r3, r4, r5, lr}
  407216:	460b      	mov	r3, r1
  407218:	4c07      	ldr	r4, [pc, #28]	; (407238 <_fstat_r+0x24>)
  40721a:	4605      	mov	r5, r0
  40721c:	4611      	mov	r1, r2
  40721e:	4618      	mov	r0, r3
  407220:	2300      	movs	r3, #0
  407222:	6023      	str	r3, [r4, #0]
  407224:	f7fb f99e 	bl	402564 <_fstat>
  407228:	1c43      	adds	r3, r0, #1
  40722a:	d000      	beq.n	40722e <_fstat_r+0x1a>
  40722c:	bd38      	pop	{r3, r4, r5, pc}
  40722e:	6823      	ldr	r3, [r4, #0]
  407230:	2b00      	cmp	r3, #0
  407232:	d0fb      	beq.n	40722c <_fstat_r+0x18>
  407234:	602b      	str	r3, [r5, #0]
  407236:	bd38      	pop	{r3, r4, r5, pc}
  407238:	2044a8b4 	.word	0x2044a8b4

0040723c <_isatty_r>:
  40723c:	b538      	push	{r3, r4, r5, lr}
  40723e:	4c07      	ldr	r4, [pc, #28]	; (40725c <_isatty_r+0x20>)
  407240:	2300      	movs	r3, #0
  407242:	4605      	mov	r5, r0
  407244:	4608      	mov	r0, r1
  407246:	6023      	str	r3, [r4, #0]
  407248:	f7fb f992 	bl	402570 <_isatty>
  40724c:	1c43      	adds	r3, r0, #1
  40724e:	d000      	beq.n	407252 <_isatty_r+0x16>
  407250:	bd38      	pop	{r3, r4, r5, pc}
  407252:	6823      	ldr	r3, [r4, #0]
  407254:	2b00      	cmp	r3, #0
  407256:	d0fb      	beq.n	407250 <_isatty_r+0x14>
  407258:	602b      	str	r3, [r5, #0]
  40725a:	bd38      	pop	{r3, r4, r5, pc}
  40725c:	2044a8b4 	.word	0x2044a8b4

00407260 <_lseek_r>:
  407260:	b570      	push	{r4, r5, r6, lr}
  407262:	460d      	mov	r5, r1
  407264:	4c08      	ldr	r4, [pc, #32]	; (407288 <_lseek_r+0x28>)
  407266:	4611      	mov	r1, r2
  407268:	4606      	mov	r6, r0
  40726a:	461a      	mov	r2, r3
  40726c:	4628      	mov	r0, r5
  40726e:	2300      	movs	r3, #0
  407270:	6023      	str	r3, [r4, #0]
  407272:	f7fb f97f 	bl	402574 <_lseek>
  407276:	1c43      	adds	r3, r0, #1
  407278:	d000      	beq.n	40727c <_lseek_r+0x1c>
  40727a:	bd70      	pop	{r4, r5, r6, pc}
  40727c:	6823      	ldr	r3, [r4, #0]
  40727e:	2b00      	cmp	r3, #0
  407280:	d0fb      	beq.n	40727a <_lseek_r+0x1a>
  407282:	6033      	str	r3, [r6, #0]
  407284:	bd70      	pop	{r4, r5, r6, pc}
  407286:	bf00      	nop
  407288:	2044a8b4 	.word	0x2044a8b4

0040728c <_read_r>:
  40728c:	b570      	push	{r4, r5, r6, lr}
  40728e:	460d      	mov	r5, r1
  407290:	4c08      	ldr	r4, [pc, #32]	; (4072b4 <_read_r+0x28>)
  407292:	4611      	mov	r1, r2
  407294:	4606      	mov	r6, r0
  407296:	461a      	mov	r2, r3
  407298:	4628      	mov	r0, r5
  40729a:	2300      	movs	r3, #0
  40729c:	6023      	str	r3, [r4, #0]
  40729e:	f7f9 ff2d 	bl	4010fc <_read>
  4072a2:	1c43      	adds	r3, r0, #1
  4072a4:	d000      	beq.n	4072a8 <_read_r+0x1c>
  4072a6:	bd70      	pop	{r4, r5, r6, pc}
  4072a8:	6823      	ldr	r3, [r4, #0]
  4072aa:	2b00      	cmp	r3, #0
  4072ac:	d0fb      	beq.n	4072a6 <_read_r+0x1a>
  4072ae:	6033      	str	r3, [r6, #0]
  4072b0:	bd70      	pop	{r4, r5, r6, pc}
  4072b2:	bf00      	nop
  4072b4:	2044a8b4 	.word	0x2044a8b4

004072b8 <__aeabi_uldivmod>:
  4072b8:	b953      	cbnz	r3, 4072d0 <__aeabi_uldivmod+0x18>
  4072ba:	b94a      	cbnz	r2, 4072d0 <__aeabi_uldivmod+0x18>
  4072bc:	2900      	cmp	r1, #0
  4072be:	bf08      	it	eq
  4072c0:	2800      	cmpeq	r0, #0
  4072c2:	bf1c      	itt	ne
  4072c4:	f04f 31ff 	movne.w	r1, #4294967295
  4072c8:	f04f 30ff 	movne.w	r0, #4294967295
  4072cc:	f000 b97a 	b.w	4075c4 <__aeabi_idiv0>
  4072d0:	f1ad 0c08 	sub.w	ip, sp, #8
  4072d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4072d8:	f000 f806 	bl	4072e8 <__udivmoddi4>
  4072dc:	f8dd e004 	ldr.w	lr, [sp, #4]
  4072e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4072e4:	b004      	add	sp, #16
  4072e6:	4770      	bx	lr

004072e8 <__udivmoddi4>:
  4072e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4072ec:	468c      	mov	ip, r1
  4072ee:	460d      	mov	r5, r1
  4072f0:	4604      	mov	r4, r0
  4072f2:	9e08      	ldr	r6, [sp, #32]
  4072f4:	2b00      	cmp	r3, #0
  4072f6:	d151      	bne.n	40739c <__udivmoddi4+0xb4>
  4072f8:	428a      	cmp	r2, r1
  4072fa:	4617      	mov	r7, r2
  4072fc:	d96d      	bls.n	4073da <__udivmoddi4+0xf2>
  4072fe:	fab2 fe82 	clz	lr, r2
  407302:	f1be 0f00 	cmp.w	lr, #0
  407306:	d00b      	beq.n	407320 <__udivmoddi4+0x38>
  407308:	f1ce 0c20 	rsb	ip, lr, #32
  40730c:	fa01 f50e 	lsl.w	r5, r1, lr
  407310:	fa20 fc0c 	lsr.w	ip, r0, ip
  407314:	fa02 f70e 	lsl.w	r7, r2, lr
  407318:	ea4c 0c05 	orr.w	ip, ip, r5
  40731c:	fa00 f40e 	lsl.w	r4, r0, lr
  407320:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407324:	0c25      	lsrs	r5, r4, #16
  407326:	fbbc f8fa 	udiv	r8, ip, sl
  40732a:	fa1f f987 	uxth.w	r9, r7
  40732e:	fb0a cc18 	mls	ip, sl, r8, ip
  407332:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  407336:	fb08 f309 	mul.w	r3, r8, r9
  40733a:	42ab      	cmp	r3, r5
  40733c:	d90a      	bls.n	407354 <__udivmoddi4+0x6c>
  40733e:	19ed      	adds	r5, r5, r7
  407340:	f108 32ff 	add.w	r2, r8, #4294967295
  407344:	f080 8123 	bcs.w	40758e <__udivmoddi4+0x2a6>
  407348:	42ab      	cmp	r3, r5
  40734a:	f240 8120 	bls.w	40758e <__udivmoddi4+0x2a6>
  40734e:	f1a8 0802 	sub.w	r8, r8, #2
  407352:	443d      	add	r5, r7
  407354:	1aed      	subs	r5, r5, r3
  407356:	b2a4      	uxth	r4, r4
  407358:	fbb5 f0fa 	udiv	r0, r5, sl
  40735c:	fb0a 5510 	mls	r5, sl, r0, r5
  407360:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407364:	fb00 f909 	mul.w	r9, r0, r9
  407368:	45a1      	cmp	r9, r4
  40736a:	d909      	bls.n	407380 <__udivmoddi4+0x98>
  40736c:	19e4      	adds	r4, r4, r7
  40736e:	f100 33ff 	add.w	r3, r0, #4294967295
  407372:	f080 810a 	bcs.w	40758a <__udivmoddi4+0x2a2>
  407376:	45a1      	cmp	r9, r4
  407378:	f240 8107 	bls.w	40758a <__udivmoddi4+0x2a2>
  40737c:	3802      	subs	r0, #2
  40737e:	443c      	add	r4, r7
  407380:	eba4 0409 	sub.w	r4, r4, r9
  407384:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407388:	2100      	movs	r1, #0
  40738a:	2e00      	cmp	r6, #0
  40738c:	d061      	beq.n	407452 <__udivmoddi4+0x16a>
  40738e:	fa24 f40e 	lsr.w	r4, r4, lr
  407392:	2300      	movs	r3, #0
  407394:	6034      	str	r4, [r6, #0]
  407396:	6073      	str	r3, [r6, #4]
  407398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40739c:	428b      	cmp	r3, r1
  40739e:	d907      	bls.n	4073b0 <__udivmoddi4+0xc8>
  4073a0:	2e00      	cmp	r6, #0
  4073a2:	d054      	beq.n	40744e <__udivmoddi4+0x166>
  4073a4:	2100      	movs	r1, #0
  4073a6:	e886 0021 	stmia.w	r6, {r0, r5}
  4073aa:	4608      	mov	r0, r1
  4073ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4073b0:	fab3 f183 	clz	r1, r3
  4073b4:	2900      	cmp	r1, #0
  4073b6:	f040 808e 	bne.w	4074d6 <__udivmoddi4+0x1ee>
  4073ba:	42ab      	cmp	r3, r5
  4073bc:	d302      	bcc.n	4073c4 <__udivmoddi4+0xdc>
  4073be:	4282      	cmp	r2, r0
  4073c0:	f200 80fa 	bhi.w	4075b8 <__udivmoddi4+0x2d0>
  4073c4:	1a84      	subs	r4, r0, r2
  4073c6:	eb65 0503 	sbc.w	r5, r5, r3
  4073ca:	2001      	movs	r0, #1
  4073cc:	46ac      	mov	ip, r5
  4073ce:	2e00      	cmp	r6, #0
  4073d0:	d03f      	beq.n	407452 <__udivmoddi4+0x16a>
  4073d2:	e886 1010 	stmia.w	r6, {r4, ip}
  4073d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4073da:	b912      	cbnz	r2, 4073e2 <__udivmoddi4+0xfa>
  4073dc:	2701      	movs	r7, #1
  4073de:	fbb7 f7f2 	udiv	r7, r7, r2
  4073e2:	fab7 fe87 	clz	lr, r7
  4073e6:	f1be 0f00 	cmp.w	lr, #0
  4073ea:	d134      	bne.n	407456 <__udivmoddi4+0x16e>
  4073ec:	1beb      	subs	r3, r5, r7
  4073ee:	0c3a      	lsrs	r2, r7, #16
  4073f0:	fa1f fc87 	uxth.w	ip, r7
  4073f4:	2101      	movs	r1, #1
  4073f6:	fbb3 f8f2 	udiv	r8, r3, r2
  4073fa:	0c25      	lsrs	r5, r4, #16
  4073fc:	fb02 3318 	mls	r3, r2, r8, r3
  407400:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407404:	fb0c f308 	mul.w	r3, ip, r8
  407408:	42ab      	cmp	r3, r5
  40740a:	d907      	bls.n	40741c <__udivmoddi4+0x134>
  40740c:	19ed      	adds	r5, r5, r7
  40740e:	f108 30ff 	add.w	r0, r8, #4294967295
  407412:	d202      	bcs.n	40741a <__udivmoddi4+0x132>
  407414:	42ab      	cmp	r3, r5
  407416:	f200 80d1 	bhi.w	4075bc <__udivmoddi4+0x2d4>
  40741a:	4680      	mov	r8, r0
  40741c:	1aed      	subs	r5, r5, r3
  40741e:	b2a3      	uxth	r3, r4
  407420:	fbb5 f0f2 	udiv	r0, r5, r2
  407424:	fb02 5510 	mls	r5, r2, r0, r5
  407428:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40742c:	fb0c fc00 	mul.w	ip, ip, r0
  407430:	45a4      	cmp	ip, r4
  407432:	d907      	bls.n	407444 <__udivmoddi4+0x15c>
  407434:	19e4      	adds	r4, r4, r7
  407436:	f100 33ff 	add.w	r3, r0, #4294967295
  40743a:	d202      	bcs.n	407442 <__udivmoddi4+0x15a>
  40743c:	45a4      	cmp	ip, r4
  40743e:	f200 80b8 	bhi.w	4075b2 <__udivmoddi4+0x2ca>
  407442:	4618      	mov	r0, r3
  407444:	eba4 040c 	sub.w	r4, r4, ip
  407448:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40744c:	e79d      	b.n	40738a <__udivmoddi4+0xa2>
  40744e:	4631      	mov	r1, r6
  407450:	4630      	mov	r0, r6
  407452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407456:	f1ce 0420 	rsb	r4, lr, #32
  40745a:	fa05 f30e 	lsl.w	r3, r5, lr
  40745e:	fa07 f70e 	lsl.w	r7, r7, lr
  407462:	fa20 f804 	lsr.w	r8, r0, r4
  407466:	0c3a      	lsrs	r2, r7, #16
  407468:	fa25 f404 	lsr.w	r4, r5, r4
  40746c:	ea48 0803 	orr.w	r8, r8, r3
  407470:	fbb4 f1f2 	udiv	r1, r4, r2
  407474:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407478:	fb02 4411 	mls	r4, r2, r1, r4
  40747c:	fa1f fc87 	uxth.w	ip, r7
  407480:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407484:	fb01 f30c 	mul.w	r3, r1, ip
  407488:	42ab      	cmp	r3, r5
  40748a:	fa00 f40e 	lsl.w	r4, r0, lr
  40748e:	d909      	bls.n	4074a4 <__udivmoddi4+0x1bc>
  407490:	19ed      	adds	r5, r5, r7
  407492:	f101 30ff 	add.w	r0, r1, #4294967295
  407496:	f080 808a 	bcs.w	4075ae <__udivmoddi4+0x2c6>
  40749a:	42ab      	cmp	r3, r5
  40749c:	f240 8087 	bls.w	4075ae <__udivmoddi4+0x2c6>
  4074a0:	3902      	subs	r1, #2
  4074a2:	443d      	add	r5, r7
  4074a4:	1aeb      	subs	r3, r5, r3
  4074a6:	fa1f f588 	uxth.w	r5, r8
  4074aa:	fbb3 f0f2 	udiv	r0, r3, r2
  4074ae:	fb02 3310 	mls	r3, r2, r0, r3
  4074b2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4074b6:	fb00 f30c 	mul.w	r3, r0, ip
  4074ba:	42ab      	cmp	r3, r5
  4074bc:	d907      	bls.n	4074ce <__udivmoddi4+0x1e6>
  4074be:	19ed      	adds	r5, r5, r7
  4074c0:	f100 38ff 	add.w	r8, r0, #4294967295
  4074c4:	d26f      	bcs.n	4075a6 <__udivmoddi4+0x2be>
  4074c6:	42ab      	cmp	r3, r5
  4074c8:	d96d      	bls.n	4075a6 <__udivmoddi4+0x2be>
  4074ca:	3802      	subs	r0, #2
  4074cc:	443d      	add	r5, r7
  4074ce:	1aeb      	subs	r3, r5, r3
  4074d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4074d4:	e78f      	b.n	4073f6 <__udivmoddi4+0x10e>
  4074d6:	f1c1 0720 	rsb	r7, r1, #32
  4074da:	fa22 f807 	lsr.w	r8, r2, r7
  4074de:	408b      	lsls	r3, r1
  4074e0:	fa05 f401 	lsl.w	r4, r5, r1
  4074e4:	ea48 0303 	orr.w	r3, r8, r3
  4074e8:	fa20 fe07 	lsr.w	lr, r0, r7
  4074ec:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4074f0:	40fd      	lsrs	r5, r7
  4074f2:	ea4e 0e04 	orr.w	lr, lr, r4
  4074f6:	fbb5 f9fc 	udiv	r9, r5, ip
  4074fa:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4074fe:	fb0c 5519 	mls	r5, ip, r9, r5
  407502:	fa1f f883 	uxth.w	r8, r3
  407506:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40750a:	fb09 f408 	mul.w	r4, r9, r8
  40750e:	42ac      	cmp	r4, r5
  407510:	fa02 f201 	lsl.w	r2, r2, r1
  407514:	fa00 fa01 	lsl.w	sl, r0, r1
  407518:	d908      	bls.n	40752c <__udivmoddi4+0x244>
  40751a:	18ed      	adds	r5, r5, r3
  40751c:	f109 30ff 	add.w	r0, r9, #4294967295
  407520:	d243      	bcs.n	4075aa <__udivmoddi4+0x2c2>
  407522:	42ac      	cmp	r4, r5
  407524:	d941      	bls.n	4075aa <__udivmoddi4+0x2c2>
  407526:	f1a9 0902 	sub.w	r9, r9, #2
  40752a:	441d      	add	r5, r3
  40752c:	1b2d      	subs	r5, r5, r4
  40752e:	fa1f fe8e 	uxth.w	lr, lr
  407532:	fbb5 f0fc 	udiv	r0, r5, ip
  407536:	fb0c 5510 	mls	r5, ip, r0, r5
  40753a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40753e:	fb00 f808 	mul.w	r8, r0, r8
  407542:	45a0      	cmp	r8, r4
  407544:	d907      	bls.n	407556 <__udivmoddi4+0x26e>
  407546:	18e4      	adds	r4, r4, r3
  407548:	f100 35ff 	add.w	r5, r0, #4294967295
  40754c:	d229      	bcs.n	4075a2 <__udivmoddi4+0x2ba>
  40754e:	45a0      	cmp	r8, r4
  407550:	d927      	bls.n	4075a2 <__udivmoddi4+0x2ba>
  407552:	3802      	subs	r0, #2
  407554:	441c      	add	r4, r3
  407556:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40755a:	eba4 0408 	sub.w	r4, r4, r8
  40755e:	fba0 8902 	umull	r8, r9, r0, r2
  407562:	454c      	cmp	r4, r9
  407564:	46c6      	mov	lr, r8
  407566:	464d      	mov	r5, r9
  407568:	d315      	bcc.n	407596 <__udivmoddi4+0x2ae>
  40756a:	d012      	beq.n	407592 <__udivmoddi4+0x2aa>
  40756c:	b156      	cbz	r6, 407584 <__udivmoddi4+0x29c>
  40756e:	ebba 030e 	subs.w	r3, sl, lr
  407572:	eb64 0405 	sbc.w	r4, r4, r5
  407576:	fa04 f707 	lsl.w	r7, r4, r7
  40757a:	40cb      	lsrs	r3, r1
  40757c:	431f      	orrs	r7, r3
  40757e:	40cc      	lsrs	r4, r1
  407580:	6037      	str	r7, [r6, #0]
  407582:	6074      	str	r4, [r6, #4]
  407584:	2100      	movs	r1, #0
  407586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40758a:	4618      	mov	r0, r3
  40758c:	e6f8      	b.n	407380 <__udivmoddi4+0x98>
  40758e:	4690      	mov	r8, r2
  407590:	e6e0      	b.n	407354 <__udivmoddi4+0x6c>
  407592:	45c2      	cmp	sl, r8
  407594:	d2ea      	bcs.n	40756c <__udivmoddi4+0x284>
  407596:	ebb8 0e02 	subs.w	lr, r8, r2
  40759a:	eb69 0503 	sbc.w	r5, r9, r3
  40759e:	3801      	subs	r0, #1
  4075a0:	e7e4      	b.n	40756c <__udivmoddi4+0x284>
  4075a2:	4628      	mov	r0, r5
  4075a4:	e7d7      	b.n	407556 <__udivmoddi4+0x26e>
  4075a6:	4640      	mov	r0, r8
  4075a8:	e791      	b.n	4074ce <__udivmoddi4+0x1e6>
  4075aa:	4681      	mov	r9, r0
  4075ac:	e7be      	b.n	40752c <__udivmoddi4+0x244>
  4075ae:	4601      	mov	r1, r0
  4075b0:	e778      	b.n	4074a4 <__udivmoddi4+0x1bc>
  4075b2:	3802      	subs	r0, #2
  4075b4:	443c      	add	r4, r7
  4075b6:	e745      	b.n	407444 <__udivmoddi4+0x15c>
  4075b8:	4608      	mov	r0, r1
  4075ba:	e708      	b.n	4073ce <__udivmoddi4+0xe6>
  4075bc:	f1a8 0802 	sub.w	r8, r8, #2
  4075c0:	443d      	add	r5, r7
  4075c2:	e72b      	b.n	40741c <__udivmoddi4+0x134>

004075c4 <__aeabi_idiv0>:
  4075c4:	4770      	bx	lr
  4075c6:	bf00      	nop
  4075c8:	092d452d 	.word	0x092d452d
  4075cc:	39384d57 	.word	0x39384d57
  4075d0:	69203430 	.word	0x69203430
  4075d4:	6974696e 	.word	0x6974696e
  4075d8:	7a696c61 	.word	0x7a696c61
  4075dc:	6f697461 	.word	0x6f697461
  4075e0:	6166206e 	.word	0x6166206e
  4075e4:	64656c69 	.word	0x64656c69
  4075e8:	00000d2e 	.word	0x00000d2e

004075ec <CSWTCH.7>:
  4075ec:	00000100 00000300 00000200 00000002     ................
  4075fc:	00000002 00000001 00000002 00000002     ................
  40760c:	00000002 00000001 00000002 00000002     ................
  40761c:	00000001                                ....

00407620 <midi_note_frequencies>:
  407620:	4102d0e5 410a978d 4112d4fe 411b9168     ...A...A...Ah..A
  407630:	4124d0e5 412e9ba6 4138fdf4 41440000     ..$A...A..8A..DA
  407640:	414fa5e3 415c0000 41691687 4176f1aa     ..OA..\A..iA..vA
  407650:	4182d0e5 418a978d 4192d4fe 419b8f5c     ...A...A...A\..A
  407660:	41a4d0e5 41ae9db2 41b90000 41c40000     ...A...A...A...A
  407670:	41cfa7f0 41dc0000 41e9147b 41f6f1aa     ...A...A{..A...A
  407680:	4202cfdf 420a978d 4212d4fe 421b9062     ...B...B...Bb..B
  407690:	4224cfdf 422e9db2 4238fefa 4243fefa     ..$B...B..8B..CB
  4076a0:	424fa6e9 425c0000 4269147b 4276f0a4     ..OB..\B{.iB..vB
  4076b0:	4282cfdf 428a978d 4292d4fe 429b9062     ...B...B...Bb..B
  4076c0:	42a4d062 42ae9d2f 42b8ff7d 42c3ff7d     b..B/..B}..B}..B
  4076d0:	42cfa6e9 42dc0000 42e914fe 42f6f127     ...B...B...B'..B
  4076e0:	4302d021 430a974c 4312d4fe 431b9021     !..CL..C...C!..C
  4076f0:	4324d062 432e9d2f 4338ff3b 4343ff7d     b.$C/..C;.8C}.CC
  407700:	434fa6e9 435c0000 436914fe 4376f127     ..OC..\C..iC'.vC
  407710:	4382d021 438a976d 4392d51f 439b9042     !..Cm..C...CB..C
  407720:	43a4d062 43ae9d2f 43b8ff3b 43c3ff5c     b..C/..C;..C\..C
  407730:	43cfa70a 43dc0000 43e914fe 43f6f106     ...C...C...C...C
  407740:	4402d010 440a975c 4412d51f 441b9042     ...D\..D...DB..D
  407750:	4424d052 442e9d2f 4438ff4c 4443ff6d     R.$D/..DL.8Dm.CD
  407760:	444fa6fa 445c0000 446914fe 4476f117     ..OD..\D..iD..vD
  407770:	4482d010 448a9764 4492d517 449b9042     ...Dd..D...DB..D
  407780:	44a4d052 44ae9d37 44b8ff4c 44c3ff6d     R..D7..DL..Dm..D
  407790:	44cfa702 44dc0000 44e914f6 44f6f10e     ...D...D...D...D
  4077a0:	4502d014 450a9760 4512d517 451b9042     ...E`..E...EB..E
  4077b0:	4524d052 452e9d37 4538ff48 4543ff68     R.$E7..EH.8Eh.CE
  4077c0:	454fa702 455c0000 456914f6 4576f10e     ..OE..\E..iE..vE
  4077d0:	4582d012 458a9760 4592d517 459b9042     ...E`..E...EB..E
  4077e0:	45a4d054 45ae9d37 45b8ff4a 45c3ff6a     T..E7..EJ..Ej..E
  4077f0:	45cfa700 45dc0000 45e914f6 45f6f110     ...E...E...E...E
  407800:	4602d012 460a9760 4612d518 461b9041     ...F`..F...FA..F
  407810:	4624d052 462e9d33 4638ff48 4643ff66     R.$F3..FH.8Ff.CF

00407820 <sinTable_f32>:
  407820:	00000000 3c490e92 3cc90ab1 3d16c32b     ......I<...<+..=
  407830:	3d48fb2e 3d7b2b75 3d96a904 3dafb680     ..H=u+{=...=...=
  407840:	3dc8bd36 3de1bc2f 3dfab273 3e09cf87     6..=/..=s..=...>
  407850:	3e164083 3e22abb5 3e2f10a2 3e3b6ecf     .@.>..">../>.n;>
  407860:	3e47c5c2 3e541501 3e605c13 3e6c9a7f     ..G>..T>.\`>..l>
  407870:	3e78cfcc 3e827dc0 3e888e93 3e8e9a22     ..x>.}.>...>"..>
  407880:	3e94a032 3e9aa086 3ea09ae5 3ea68f12     2..>...>...>...>
  407890:	3eac7cd4 3eb263ef 3eb8442a 3ebe1d49     .|.>.c.>*D.>I..>
  4078a0:	3ec3ef15 3ec9b953 3ecf7bca 3ed53641     ...>S..>.{.>A6.>
  4078b0:	3edae880 3ee0924f 3ee63375 3eebcbbb     ...>O..>u3.>...>
  4078c0:	3ef15aea 3ef6e0cb 3efc5d27 3f00e7e4     .Z.>...>'].>...?
  4078d0:	3f039c3d 3f064b82 3f08f59b 3f0b9a6b     =..?.K.?...?k..?
  4078e0:	3f0e39da 3f10d3cd 3f13682a 3f15f6d9     .9.?...?*h.?...?
  4078f0:	3f187fc0 3f1b02c6 3f1d7fd1 3f1ff6cb     ...?...?...?...?
  407900:	3f226799 3f24d225 3f273656 3f299415     .g"?%.$?V6'?..)?
  407910:	3f2beb4a 3f2e3bde 3f3085bb 3f32c8c9     J.+?.;.?..0?..2?
  407920:	3f3504f3 3f373a23 3f396842 3f3b8f3b     ..5?#:7?Bh9?;.;?
  407930:	3f3daef9 3f3fc767 3f41d870 3f43e201     ..=?g.??p.A?..C?
  407940:	3f45e403 3f47de65 3f49d112 3f4bbbf8     ..E?e.G?..I?..K?
  407950:	3f4d9f02 3f4f7a20 3f514d3d 3f531849     ..M? zO?=MQ?I.S?
  407960:	3f54db31 3f5695e5 3f584853 3f59f26a     1.T?..V?SHX?j.Y?
  407970:	3f5b941a 3f5d2d53 3f5ebe05 3f604621     ..[?S-]?..^?!F`?
  407980:	3f61c597 3f633c5a 3f64aa59 3f660f88     ..a?Z<c?Y.d?..f?
  407990:	3f676bd8 3f68bf3c 3f6a09a7 3f6b4b0c     .kg?<.h?..j?.Kk?
  4079a0:	3f6c835e 3f6db293 3f6ed89e 3f6ff573     ^.l?..m?..n?s.o?
  4079b0:	3f710908 3f721352 3f731447 3f740bdd     ..q?R.r?G.s?..t?
  4079c0:	3f74fa0b 3f75dec6 3f76ba07 3f778bc5     ..t?..u?..v?..w?
  4079d0:	3f7853f8 3f791298 3f79c79d 3f7a7302     .Sx?..y?..y?.sz?
  4079e0:	3f7b14be 3f7baccd 3f7c3b28 3f7cbfc9     ..{?..{?(;|?..|?
  4079f0:	3f7d3aac 3f7dabcc 3f7e1323 3f7e70b0     .:}?..}?#.~?.p~?
  407a00:	3f7ec46d 3f7f0e58 3f7f4e6d 3f7f84ab     m.~?X..?mN.?...?
  407a10:	3f7fb10f 3f7fd397 3f7fec43 3f7ffb11     ...?...?C..?...?
  407a20:	3f800000 3f7ffb11 3f7fec43 3f7fd397     ...?...?C..?...?
  407a30:	3f7fb10f 3f7f84ab 3f7f4e6d 3f7f0e58     ...?...?mN.?X..?
  407a40:	3f7ec46d 3f7e70b0 3f7e1323 3f7dabcc     m.~?.p~?#.~?..}?
  407a50:	3f7d3aac 3f7cbfc9 3f7c3b28 3f7baccd     .:}?..|?(;|?..{?
  407a60:	3f7b14be 3f7a7302 3f79c79d 3f791298     ..{?.sz?..y?..y?
  407a70:	3f7853f8 3f778bc5 3f76ba07 3f75dec6     .Sx?..w?..v?..u?
  407a80:	3f74fa0b 3f740bdd 3f731447 3f721352     ..t?..t?G.s?R.r?
  407a90:	3f710908 3f6ff573 3f6ed89e 3f6db293     ..q?s.o?..n?..m?
  407aa0:	3f6c835e 3f6b4b0c 3f6a09a7 3f68bf3c     ^.l?.Kk?..j?<.h?
  407ab0:	3f676bd8 3f660f88 3f64aa59 3f633c5a     .kg?..f?Y.d?Z<c?
  407ac0:	3f61c597 3f604621 3f5ebe05 3f5d2d53     ..a?!F`?..^?S-]?
  407ad0:	3f5b941a 3f59f26a 3f584853 3f5695e5     ..[?j.Y?SHX?..V?
  407ae0:	3f54db31 3f531849 3f514d3d 3f4f7a20     1.T?I.S?=MQ? zO?
  407af0:	3f4d9f02 3f4bbbf8 3f49d112 3f47de65     ..M?..K?..I?e.G?
  407b00:	3f45e403 3f43e201 3f41d870 3f3fc767     ..E?..C?p.A?g.??
  407b10:	3f3daef9 3f3b8f3b 3f396842 3f373a23     ..=?;.;?Bh9?#:7?
  407b20:	3f3504f3 3f32c8c9 3f3085bb 3f2e3bde     ..5?..2?..0?.;.?
  407b30:	3f2beb4a 3f299415 3f273656 3f24d225     J.+?..)?V6'?%.$?
  407b40:	3f226799 3f1ff6cb 3f1d7fd1 3f1b02c6     .g"?...?...?...?
  407b50:	3f187fc0 3f15f6d9 3f13682a 3f10d3cd     ...?...?*h.?...?
  407b60:	3f0e39da 3f0b9a6b 3f08f59b 3f064b82     .9.?k..?...?.K.?
  407b70:	3f039c3d 3f00e7e4 3efc5d27 3ef6e0cb     =..?...?'].>...>
  407b80:	3ef15aea 3eebcbbb 3ee63375 3ee0924f     .Z.>...>u3.>O..>
  407b90:	3edae880 3ed53641 3ecf7bca 3ec9b953     ...>A6.>.{.>S..>
  407ba0:	3ec3ef15 3ebe1d49 3eb8442a 3eb263ef     ...>I..>*D.>.c.>
  407bb0:	3eac7cd4 3ea68f12 3ea09ae5 3e9aa086     .|.>...>...>...>
  407bc0:	3e94a032 3e8e9a22 3e888e93 3e827dc0     2..>"..>...>.}.>
  407bd0:	3e78cfcc 3e6c9a7f 3e605c13 3e541501     ..x>..l>.\`>..T>
  407be0:	3e47c5c2 3e3b6ecf 3e2f10a2 3e22abb5     ..G>.n;>../>..">
  407bf0:	3e164083 3e09cf87 3dfab273 3de1bc2f     .@.>...>s..=/..=
  407c00:	3dc8bd36 3dafb680 3d96a904 3d7b2b75     6..=...=...=u+{=
  407c10:	3d48fb2e 3d16c32b 3cc90ab1 3c490e92     ..H=+..=...<..I<
  407c20:	00000000 bc490e92 bcc90ab1 bd16c32b     ......I.....+...
  407c30:	bd48fb2e bd7b2b75 bd96a904 bdafb680     ..H.u+{.........
  407c40:	bdc8bd36 bde1bc2f bdfab273 be09cf87     6.../...s.......
  407c50:	be164083 be22abb5 be2f10a2 be3b6ecf     .@....".../..n;.
  407c60:	be47c5c2 be541501 be605c13 be6c9a7f     ..G...T..\`...l.
  407c70:	be78cfcc be827dc0 be888e93 be8e9a22     ..x..}......"...
  407c80:	be94a032 be9aa086 bea09ae5 bea68f12     2...............
  407c90:	beac7cd4 beb263ef beb8442a bebe1d49     .|...c..*D..I...
  407ca0:	bec3ef15 bec9b953 becf7bca bed53641     ....S....{..A6..
  407cb0:	bedae880 bee0924f bee63375 beebcbbb     ....O...u3......
  407cc0:	bef15aea bef6e0cb befc5d27 bf00e7e4     .Z......']......
  407cd0:	bf039c3d bf064b82 bf08f59b bf0b9a6b     =....K......k...
  407ce0:	bf0e39da bf10d3cd bf13682a bf15f6d9     .9......*h......
  407cf0:	bf187fc0 bf1b02c6 bf1d7fd1 bf1ff6cb     ................
  407d00:	bf226799 bf24d225 bf273656 bf299415     .g".%.$.V6'...).
  407d10:	bf2beb4a bf2e3bde bf3085bb bf32c8c9     J.+..;....0...2.
  407d20:	bf3504f3 bf373a23 bf396842 bf3b8f3b     ..5.#:7.Bh9.;.;.
  407d30:	bf3daef9 bf3fc767 bf41d870 bf43e201     ..=.g.?.p.A...C.
  407d40:	bf45e403 bf47de65 bf49d112 bf4bbbf8     ..E.e.G...I...K.
  407d50:	bf4d9f02 bf4f7a20 bf514d3d bf531849     ..M. zO.=MQ.I.S.
  407d60:	bf54db31 bf5695e5 bf584853 bf59f26a     1.T...V.SHX.j.Y.
  407d70:	bf5b941a bf5d2d53 bf5ebe05 bf604621     ..[.S-]...^.!F`.
  407d80:	bf61c597 bf633c5a bf64aa59 bf660f88     ..a.Z<c.Y.d...f.
  407d90:	bf676bd8 bf68bf3c bf6a09a7 bf6b4b0c     .kg.<.h...j..Kk.
  407da0:	bf6c835e bf6db293 bf6ed89e bf6ff573     ^.l...m...n.s.o.
  407db0:	bf710908 bf721352 bf731447 bf740bdd     ..q.R.r.G.s...t.
  407dc0:	bf74fa0b bf75dec6 bf76ba07 bf778bc5     ..t...u...v...w.
  407dd0:	bf7853f8 bf791298 bf79c79d bf7a7302     .Sx...y...y..sz.
  407de0:	bf7b14be bf7baccd bf7c3b28 bf7cbfc9     ..{...{.(;|...|.
  407df0:	bf7d3aac bf7dabcc bf7e1323 bf7e70b0     .:}...}.#.~..p~.
  407e00:	bf7ec46d bf7f0e58 bf7f4e6d bf7f84ab     m.~.X...mN......
  407e10:	bf7fb10f bf7fd397 bf7fec43 bf7ffb11     ........C.......
  407e20:	bf800000 bf7ffb11 bf7fec43 bf7fd397     ........C.......
  407e30:	bf7fb10f bf7f84ab bf7f4e6d bf7f0e58     ........mN..X...
  407e40:	bf7ec46d bf7e70b0 bf7e1323 bf7dabcc     m.~..p~.#.~...}.
  407e50:	bf7d3aac bf7cbfc9 bf7c3b28 bf7baccd     .:}...|.(;|...{.
  407e60:	bf7b14be bf7a7302 bf79c79d bf791298     ..{..sz...y...y.
  407e70:	bf7853f8 bf778bc5 bf76ba07 bf75dec6     .Sx...w...v...u.
  407e80:	bf74fa0b bf740bdd bf731447 bf721352     ..t...t.G.s.R.r.
  407e90:	bf710908 bf6ff573 bf6ed89e bf6db293     ..q.s.o...n...m.
  407ea0:	bf6c835e bf6b4b0c bf6a09a7 bf68bf3c     ^.l..Kk...j.<.h.
  407eb0:	bf676bd8 bf660f88 bf64aa59 bf633c5a     .kg...f.Y.d.Z<c.
  407ec0:	bf61c597 bf604621 bf5ebe05 bf5d2d53     ..a.!F`...^.S-].
  407ed0:	bf5b941a bf59f26a bf584853 bf5695e5     ..[.j.Y.SHX...V.
  407ee0:	bf54db31 bf531849 bf514d3d bf4f7a20     1.T.I.S.=MQ. zO.
  407ef0:	bf4d9f02 bf4bbbf8 bf49d112 bf47de65     ..M...K...I.e.G.
  407f00:	bf45e403 bf43e201 bf41d870 bf3fc767     ..E...C.p.A.g.?.
  407f10:	bf3daef9 bf3b8f3b bf396842 bf373a23     ..=.;.;.Bh9.#:7.
  407f20:	bf3504f3 bf32c8c9 bf3085bb bf2e3bde     ..5...2...0..;..
  407f30:	bf2beb4a bf299415 bf273656 bf24d225     J.+...).V6'.%.$.
  407f40:	bf226799 bf1ff6cb bf1d7fd1 bf1b02c6     .g".............
  407f50:	bf187fc0 bf15f6d9 bf13682a bf10d3cd     ........*h......
  407f60:	bf0e39da bf0b9a6b bf08f59b bf064b82     .9..k........K..
  407f70:	bf039c3d bf00e7e4 befc5d27 bef6e0cb     =.......']......
  407f80:	bef15aea beebcbbb bee63375 bee0924f     .Z......u3..O...
  407f90:	bedae880 bed53641 becf7bca bec9b953     ....A6...{..S...
  407fa0:	bec3ef15 bebe1d49 beb8442a beb263ef     ....I...*D...c..
  407fb0:	beac7cd4 bea68f12 bea09ae5 be9aa086     .|..............
  407fc0:	be94a032 be8e9a22 be888e93 be827dc0     2..."........}..
  407fd0:	be78cfcc be6c9a7f be605c13 be541501     ..x...l..\`...T.
  407fe0:	be47c5c2 be3b6ecf be2f10a2 be22abb5     ..G..n;.../...".
  407ff0:	be164083 be09cf87 bdfab273 bde1bc2f     .@......s.../...
  408000:	bdc8bd36 bdafb680 bd96a904 bd7b2b75     6...........u+{.
  408010:	bd48fb2e bd16c32b bcc90ab1 bc490e92     ..H.+.........I.
  408020:	80000000 66676f6c 00000000              ....logf....

0040802c <_global_impure_ptr>:
  40802c:	20400058 33323130 37363534 42413938     X.@ 0123456789AB
  40803c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40804c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40805c:	0000296c                                l)..

00408060 <blanks.8340>:
  408060:	20202020 20202020 20202020 20202020                     

00408070 <zeroes.8341>:
  408070:	30303030 30303030 30303030 30303030     0000000000000000
  408080:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00408090 <_ctype_>:
  408090:	20202000 20202020 28282020 20282828     .         ((((( 
  4080a0:	20202020 20202020 20202020 20202020                     
  4080b0:	10108820 10101010 10101010 10101010      ...............
  4080c0:	04040410 04040404 10040404 10101010     ................
  4080d0:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4080e0:	01010101 01010101 01010101 10101010     ................
  4080f0:	42421010 42424242 02020202 02020202     ..BBBBBB........
  408100:	02020202 02020202 02020202 10101010     ................
  408110:	00000020 00000000 00000000 00000000      ...............
	...

00408194 <_init>:
  408194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408196:	bf00      	nop
  408198:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40819a:	bc08      	pop	{r3}
  40819c:	469e      	mov	lr, r3
  40819e:	4770      	bx	lr

004081a0 <__init_array_start>:
  4081a0:	00405e35 	.word	0x00405e35

004081a4 <__frame_dummy_init_array_entry>:
  4081a4:	00400165                                e.@.

004081a8 <_fini>:
  4081a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4081aa:	bf00      	nop
  4081ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4081ae:	bc08      	pop	{r3}
  4081b0:	469e      	mov	lr, r3
  4081b2:	4770      	bx	lr

004081b4 <__fini_array_start>:
  4081b4:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <inBuffer>:
2040000c:	9800 2044                                   ..D 

20400010 <inPingMode>:
20400010:	0001 0000                                   ....

20400014 <outBuffer>:
20400014:	7800 2044                                   .xD 

20400018 <outPingMode>:
20400018:	0001 0000                                   ....

2040001c <pitchtracker>:
2040001c:	0000 bf80 ffff ffff                         ........

20400024 <g_interrupt_enabled>:
20400024:	0001 0000                                   ....

20400028 <SystemCoreClock>:
20400028:	0900 003d                                   ..=.

2040002c <chorus_speed>:
2040002c:	d70a 3ca3                                   ...<

20400030 <delay_feedback>:
20400030:	cccd 3e4c                                   ..L>

20400034 <delay_speed>:
20400034:	3c8c 0000                                   .<..

20400038 <dry_volume>:
20400038:	0000 3f80                                   ...?

2040003c <harm_volume>:
2040003c:	0000 3f80                                   ...?

20400040 <key_root>:
20400040:	0040 0000                                   @...

20400044 <master_volume>:
20400044:	0000 3f80                                   ...?

20400048 <pitch_bend>:
20400048:	0040 0000                                   @...

2040004c <__fdlib_version>:
2040004c:	0001 0000                                   ....

20400050 <_impure_ptr>:
20400050:	0058 2040 0000 0000                         X.@ ....

20400058 <impure_data>:
20400058:	0000 0000 0344 2040 03ac 2040 0414 2040     ....D.@ ..@ ..@ 
	...
20400100:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400110:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400480 <__malloc_av_>:
	...
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 

20400888 <__malloc_sbrk_base>:
20400888:	ffff ffff                                   ....

2040088c <__malloc_trim_threshold>:
2040088c:	0000 0002                                   ....

20400890 <__atexit_recursive_mutex>:
20400890:	a890 2044                                   ..D 

20400894 <__global_locale>:
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400954:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400974:	7021 0040 68bd 0040 0000 0000 8090 0040     !p@..h@.......@.
20400984:	808c 0040 8040 0040 8040 0040 8040 0040     ..@.@.@.@.@.@.@.
20400994:	8040 0040 8040 0040 8040 0040 8040 0040     @.@.@.@.@.@.@.@.
204009a4:	8040 0040 8040 0040 ffff ffff ffff ffff     @.@.@.@.........
204009b4:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009dc:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
