//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 oh1015@EEWS104A-004 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Fri Mar 11 14:47:24 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\oh1015\AppData\Local\Temp\log6380c9ae24.0"
# Loading options from registry.
# Warning: set_working_dir: Directory 'C:/Windows' not writable, using C:/Users/oh1015/AppData/Local/Temp
project load //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1
# Moving session transcript to file "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\quartus_proj\DE0_CAMERA_MOUSE\catapult_ip\greyscale\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(94): $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(94): expected a ";" (CRD-65)
# Error: $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(157): $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(157): identifier "p" is undefined (CRD-20)
# Error: $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(175): $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(175): expected a declaration (CRD-169)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(177): $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(177): parsing restarts here after previous syntax error (CRD-12)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(157): $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(157): identifier "p" is undefined (CRD-20)
# Error: $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(175): $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(175): expected a declaration (CRD-169)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(177): $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(177): parsing restarts here after previous syntax error (CRD-12)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(156): $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(156): identifier "p" is undefined (CRD-20)
# Error: $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(173): $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(173): expected a declaration (CRD-169)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(175): $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(175): parsing restarts here after previous syntax error (CRD-12)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.10 seconds, memory usage 167100kB, peak memory usage 295492kB (SOL-9)
# Input file has changed
go new
solution file set {$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 2.98 seconds, memory usage 188024kB, peak memory usage 296784kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 756, Real ops = 162, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 756, Real ops = 162, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 756, Real ops = 162, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 756, Real ops = 162, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 756, Real ops = 162, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 756, Real ops = 162, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 731, Real ops = 159, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 708, Real ops = 159, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 708, Real ops = 159, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 708, Real ops = 159, Vars = 154) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 708, Real ops = 159, Vars = 154) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 701, Real ops = 159, Vars = 216) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 558, Real ops = 111, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 558, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 558, Real ops = 111, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 558, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 558, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 558, Real ops = 111, Vars = 25) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for:for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Loop '/mean_vga/core/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(76): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(69): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 543, Real ops = 105, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 526, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 526, Real ops = 104, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 519, Real ops = 104, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 519, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 519, Real ops = 104, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 519, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 519, Real ops = 104, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v5': elapsed time 2.45 seconds, memory usage 178444kB, peak memory usage 296784kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v5' (SOL-8)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Loop '/mean_vga/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Loop '/mean_vga/core/ACC1' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Loop 'SHIFT' is merged and folded into Loop 'for' (LOOP-9)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 525, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 523, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 521, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 521, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 521, Real ops = 106, Vars = 23) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 523, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 523, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 522, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 701, Real ops = 147, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 727, Real ops = 199, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 502, Real ops = 125, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 508, Real ops = 197, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 508, Real ops = 197, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 508, Real ops = 197, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 508, Real ops = 197, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 781, Real ops = 204, Vars = 184) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 532, Real ops = 200, Vars = 43) (SOL-10)
# Design 'mean_vga' contains '277' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v5': elapsed time 5.62 seconds, memory usage 179232kB, peak memory usage 296784kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(85): Prescheduled LOOP 'ACC1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): Prescheduled LOOP 'for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled SEQUENTIAL 'core' (total length 18 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 4462.13, 0.00, 4462.13 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4405.19, 0.00, 4405.19 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4401.79, 0.00, 4401.79 (CRAAS-10)
# Info: Optimized LOOP 'for': Latency = 17, Area (Datapath, Register, Total) = 4401.79, 0.00, 4401.79 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4071.79, 0.00, 4071.79 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 22, Area (Datapath, Register, Total) = 3741.79, 0.00, 3741.79 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 27, Area (Datapath, Register, Total) = 3411.79, 0.00, 3411.79 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 32, Area (Datapath, Register, Total) = 3081.79, 0.00, 3081.79 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 37, Area (Datapath, Register, Total) = 2751.79, 0.00, 2751.79 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 37, Area (Datapath, Register, Total) = 2751.79, 0.00, 2751.79 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v5': elapsed time 1.95 seconds, memory usage 182096kB, peak memory usage 296784kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 931, Real ops = 278, Vars = 179) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 921, Real ops = 277, Vars = 171) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 901, Real ops = 277, Vars = 167) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 777, Real ops = 267, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 777, Real ops = 267, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 777, Real ops = 267, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 791, Real ops = 267, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 782, Real ops = 267, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 778, Real ops = 267, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 776, Real ops = 267, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 776, Real ops = 267, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 790, Real ops = 267, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 781, Real ops = 267, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 776, Real ops = 267, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 790, Real ops = 267, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 781, Real ops = 267, Vars = 62) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v5': elapsed time 3.42 seconds, memory usage 196620kB, peak memory usage 296784kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v5' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1261, Real ops = 346, Vars = 971) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1252, Real ops = 346, Vars = 964) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 14, Real ops = 5, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 952, Real ops = 276, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 943, Real ops = 276, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 276, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 627, Real ops = 276, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 604, Real ops = 251, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 595, Real ops = 251, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 603, Real ops = 250, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 594, Real ops = 250, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 603, Real ops = 250, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 594, Real ops = 250, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 594, Real ops = 250, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 603, Real ops = 250, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 603, Real ops = 250, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 594, Real ops = 250, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 603, Real ops = 250, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 594, Real ops = 250, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v5': elapsed time 2.20 seconds, memory usage 196620kB, peak memory usage 296784kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v5' (SOL-8)
# Warning: Reassigned operation ACC1:acc#28:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,6) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Warning: Reassigned operation for:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,6) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Shared Operations ACC1:acc#91,SHIFT:acc#1 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) (ASG-3)
# Shared Operations ACC1:acc#115,SHIFT:if:else:else:else:acc on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)#1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) (ASG-3)
# Shared Operations for:acc#1,ACC1:acc#20 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) (ASG-3)
# Shared Operations ACC1:mul,ACC1:mul#2,ACC1:mul#30,ACC1:mul#32,ACC1:mul#31,ACC1:mul#33 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(6,1,12,1,16):mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(6,1,12,1,16) (ASG-3)
# Shared Operations ACC1:acc#105,ACC1:acc#106 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) (ASG-3)
# Shared Operations ACC1:acc,for:acc on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1061, Real ops = 356, Vars = 1038) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1052, Real ops = 356, Vars = 1031) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 16, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 666, Real ops = 255, Vars = 107) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 657, Real ops = 255, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 637, Real ops = 252, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 628, Real ops = 252, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 648, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 648, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 648, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 648, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1084, Real ops = 382, Vars = 1063) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1075, Real ops = 382, Vars = 1056) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 8, Real ops = 2, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1084, Real ops = 382, Vars = 1063) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1075, Real ops = 382, Vars = 1056) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1084, Real ops = 382, Vars = 1063) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1075, Real ops = 382, Vars = 1056) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 650, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 641, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 648, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 633, Real ops = 258, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 616, Real ops = 256, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 614, Real ops = 255, Vars = 89) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 623, Real ops = 255, Vars = 96) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 614, Real ops = 255, Vars = 89) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1/mean_vga.v5/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v5': elapsed time 14.63 seconds, memory usage 200140kB, peak memory usage 296784kB (SOL-9)
project save
# Saving project file '//icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1.ccs'. (PRJ-5)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 3.31 seconds, memory usage 214008kB, peak memory usage 324916kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 736, Real ops = 154, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 736, Real ops = 154, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 736, Real ops = 154, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 736, Real ops = 154, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 736, Real ops = 154, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 736, Real ops = 154, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 711, Real ops = 151, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 688, Real ops = 151, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 688, Real ops = 151, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 688, Real ops = 151, Vars = 154) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 688, Real ops = 151, Vars = 154) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 681, Real ops = 151, Vars = 212) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 540, Real ops = 103, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 540, Real ops = 103, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 540, Real ops = 103, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 540, Real ops = 103, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 540, Real ops = 103, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 540, Real ops = 103, Vars = 25) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(64): Loop '/mean_vga/core/for:for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(77): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(70): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 520, Real ops = 97, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 508, Real ops = 96, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 508, Real ops = 96, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 501, Real ops = 96, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 501, Real ops = 96, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 501, Real ops = 96, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 501, Real ops = 96, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 501, Real ops = 96, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v6': elapsed time 3.01 seconds, memory usage 205468kB, peak memory usage 324916kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v6' (SOL-8)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(64): Loop '/mean_vga/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Loop '/mean_vga/core/ACC1' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Loop 'SHIFT' is merged and folded into Loop 'for' (LOOP-9)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 507, Real ops = 98, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 505, Real ops = 98, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 503, Real ops = 98, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 503, Real ops = 98, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 503, Real ops = 98, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 503, Real ops = 98, Vars = 28) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 505, Real ops = 98, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 505, Real ops = 98, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 504, Real ops = 98, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 504, Real ops = 98, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 679, Real ops = 139, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 705, Real ops = 191, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 495, Real ops = 119, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 495, Real ops = 119, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 495, Real ops = 119, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 495, Real ops = 119, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 495, Real ops = 119, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 750, Real ops = 126, Vars = 172) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 519, Real ops = 122, Vars = 41) (SOL-10)
# Design 'mean_vga' contains '207' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v6': elapsed time 6.60 seconds, memory usage 205936kB, peak memory usage 324916kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Prescheduled LOOP 'ACC1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Prescheduled LOOP 'for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled SEQUENTIAL 'core' (total length 18 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 2592.03, 0.00, 2592.03 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 2548.47, 0.00, 2548.47 (CRAAS-10)
# Info: Optimized LOOP 'for': Latency = 17, Area (Datapath, Register, Total) = 2548.47, 0.00, 2548.47 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 2548.47, 0.00, 2548.47 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v6': elapsed time 1.81 seconds, memory usage 207960kB, peak memory usage 324916kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 924, Real ops = 208, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 914, Real ops = 207, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 894, Real ops = 207, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 749, Real ops = 197, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 749, Real ops = 197, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 749, Real ops = 197, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 763, Real ops = 197, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 754, Real ops = 197, Vars = 50) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 752, Real ops = 197, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 750, Real ops = 197, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 764, Real ops = 197, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 755, Real ops = 197, Vars = 51) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 750, Real ops = 197, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 764, Real ops = 197, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 755, Real ops = 197, Vars = 51) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v6': elapsed time 2.90 seconds, memory usage 219628kB, peak memory usage 324916kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v6' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1161, Real ops = 260, Vars = 792) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1152, Real ops = 260, Vars = 785) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 14, Real ops = 5, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1416, Real ops = 262, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1407, Real ops = 262, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 835, Real ops = 258, Vars = 85) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 826, Real ops = 258, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 835, Real ops = 258, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 826, Real ops = 258, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 826, Real ops = 258, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 835, Real ops = 258, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 835, Real ops = 258, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 826, Real ops = 258, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 835, Real ops = 258, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 826, Real ops = 258, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v6': elapsed time 1.50 seconds, memory usage 219944kB, peak memory usage 324916kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v6' (SOL-8)
# Warning: Reassigned operation ACC1:acc#26:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#22:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#24:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#25:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#23:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Shared Operations ACC1:acc#67,SHIFT:acc#1 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) (ASG-3)
# Shared Operations for:acc#1,ACC1:acc#16 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4)#1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) (ASG-3)
# Shared Operations ACC1:acc#69,for:acc on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-3)
# Shared Operations SHIFT:if:else:else:else:acc,acc#14 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3) (ASG-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 953, Real ops = 257, Vars = 934) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 944, Real ops = 257, Vars = 927) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 17, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 842, Real ops = 255, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 833, Real ops = 255, Vars = 80) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 832, Real ops = 253, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 823, Real ops = 253, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 832, Real ops = 253, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 823, Real ops = 253, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 823, Real ops = 253, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 823, Real ops = 253, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 832, Real ops = 253, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 832, Real ops = 253, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 823, Real ops = 253, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 832, Real ops = 253, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 823, Real ops = 253, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 967, Real ops = 282, Vars = 950) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 958, Real ops = 282, Vars = 943) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 8, Real ops = 2, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 967, Real ops = 282, Vars = 950) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 958, Real ops = 282, Vars = 943) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 967, Real ops = 282, Vars = 950) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 958, Real ops = 282, Vars = 943) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 832, Real ops = 253, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 823, Real ops = 253, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 832, Real ops = 253, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 823, Real ops = 253, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 820, Real ops = 257, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 815, Real ops = 257, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 815, Real ops = 257, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 824, Real ops = 257, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 815, Real ops = 257, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1/mean_vga.v6/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v6': elapsed time 15.54 seconds, memory usage 220704kB, peak memory usage 324916kB (SOL-9)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 3.15 seconds, memory usage 224368kB, peak memory usage 347140kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 756, Real ops = 162, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 756, Real ops = 162, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 756, Real ops = 162, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 756, Real ops = 162, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 756, Real ops = 162, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 756, Real ops = 162, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 731, Real ops = 159, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 708, Real ops = 159, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 708, Real ops = 159, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 708, Real ops = 159, Vars = 154) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 708, Real ops = 159, Vars = 154) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 701, Real ops = 159, Vars = 216) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 111, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 111, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 111, Vars = 25) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(64): Loop '/mean_vga/core/for:for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(77): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(70): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 545, Real ops = 105, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 528, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 528, Real ops = 104, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 521, Real ops = 104, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 521, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 521, Real ops = 104, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 521, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 521, Real ops = 104, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v7': elapsed time 3.43 seconds, memory usage 224964kB, peak memory usage 347140kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v7' (SOL-8)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(64): Loop '/mean_vga/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Loop '/mean_vga/core/ACC1' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Loop 'SHIFT' is merged and folded into Loop 'for' (LOOP-9)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 527, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 525, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 523, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 523, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 523, Real ops = 106, Vars = 23) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 525, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 525, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 524, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 703, Real ops = 147, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 729, Real ops = 199, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 504, Real ops = 125, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 133, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 524, Real ops = 133, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 133, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 524, Real ops = 133, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 797, Real ops = 140, Vars = 184) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 548, Real ops = 136, Vars = 43) (SOL-10)
# Design 'mean_vga' contains '222' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v7': elapsed time 7.90 seconds, memory usage 225648kB, peak memory usage 347140kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v7' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Prescheduled LOOP 'ACC1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Prescheduled LOOP 'for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled SEQUENTIAL 'core' (total length 18 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 2968.72, 0.00, 2968.72 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 2925.97, 0.00, 2925.97 (CRAAS-10)
# Info: Optimized LOOP 'for': Latency = 17, Area (Datapath, Register, Total) = 2925.97, 0.00, 2925.97 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 2925.97, 0.00, 2925.97 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v7': elapsed time 1.95 seconds, memory usage 225648kB, peak memory usage 347140kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v7' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 955, Real ops = 223, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 945, Real ops = 222, Vars = 151) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 925, Real ops = 222, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 778, Real ops = 212, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 778, Real ops = 212, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 778, Real ops = 212, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 792, Real ops = 212, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 783, Real ops = 212, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 781, Real ops = 212, Vars = 50) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 779, Real ops = 212, Vars = 49) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 793, Real ops = 212, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 784, Real ops = 212, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 779, Real ops = 212, Vars = 49) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 793, Real ops = 212, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 784, Real ops = 212, Vars = 54) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v7': elapsed time 2.98 seconds, memory usage 231572kB, peak memory usage 347140kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v7' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1195, Real ops = 276, Vars = 820) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1186, Real ops = 276, Vars = 813) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 14, Real ops = 5, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1477, Real ops = 278, Vars = 85) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1468, Real ops = 278, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 865, Real ops = 274, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 856, Real ops = 274, Vars = 81) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 865, Real ops = 274, Vars = 85) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 856, Real ops = 274, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 856, Real ops = 274, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 865, Real ops = 274, Vars = 85) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 865, Real ops = 274, Vars = 85) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 856, Real ops = 274, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 865, Real ops = 274, Vars = 85) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 856, Real ops = 274, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v7': elapsed time 1.50 seconds, memory usage 233020kB, peak memory usage 347140kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v7' (SOL-8)
# Warning: Reassigned operation ACC1:acc#28:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#26:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#27:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#29:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#30:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#125:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,17,0,17) (ASG-1)
# Warning: Reassigned operation ACC1:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Shared Operations ACC1:acc#75,SHIFT:acc#1 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) (ASG-3)
# Shared Operations for:acc#1,ACC1:acc#20 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4)#1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) (ASG-3)
# Shared Operations ACC1:acc#77,for:acc on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-3)
# Shared Operations SHIFT:if:else:else:else:acc,ACC1:acc#11 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3) (ASG-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 984, Real ops = 272, Vars = 966) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 975, Real ops = 272, Vars = 959) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 17, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 271, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 271, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 864, Real ops = 269, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 269, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 864, Real ops = 269, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 269, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 269, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 864, Real ops = 269, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 864, Real ops = 269, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 269, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 864, Real ops = 269, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 269, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 997, Real ops = 297, Vars = 980) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 988, Real ops = 297, Vars = 973) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 8, Real ops = 2, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 997, Real ops = 297, Vars = 980) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 988, Real ops = 297, Vars = 973) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 997, Real ops = 297, Vars = 980) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 988, Real ops = 297, Vars = 973) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 864, Real ops = 269, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 269, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 864, Real ops = 269, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 269, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 852, Real ops = 273, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 847, Real ops = 273, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 847, Real ops = 273, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 856, Real ops = 273, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 847, Real ops = 273, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1/solution.v3/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v7': elapsed time 15.93 seconds, memory usage 235244kB, peak memory usage 347140kB (SOL-9)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c} -updated
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(62): variable "sobel_kernal" was set but never used (CRD-550)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 3.21 seconds, memory usage 252924kB, peak memory usage 361532kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v4' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 733, Real ops = 153, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 733, Real ops = 153, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 733, Real ops = 153, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 733, Real ops = 153, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 733, Real ops = 153, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 733, Real ops = 153, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 690, Real ops = 142, Vars = 150) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 667, Real ops = 142, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 667, Real ops = 142, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 667, Real ops = 142, Vars = 151) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 667, Real ops = 142, Vars = 151) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 660, Real ops = 142, Vars = 208) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 519, Real ops = 95, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 519, Real ops = 95, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 519, Real ops = 95, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 519, Real ops = 95, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 519, Real ops = 95, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 519, Real ops = 95, Vars = 22) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(77): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(70): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 488, Real ops = 89, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 481, Real ops = 88, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 481, Real ops = 88, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 479, Real ops = 88, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 479, Real ops = 88, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 479, Real ops = 88, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 479, Real ops = 88, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 479, Real ops = 88, Vars = 22) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v8': elapsed time 3.79 seconds, memory usage 237336kB, peak memory usage 361532kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v8' (SOL-8)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Loop '/mean_vga/core/ACC1' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 482, Real ops = 89, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 482, Real ops = 89, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 481, Real ops = 89, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 481, Real ops = 89, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 521, Real ops = 96, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 515, Real ops = 99, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 487, Real ops = 114, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 487, Real ops = 114, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 732, Real ops = 121, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 510, Real ops = 117, Vars = 39) (SOL-10)
# Design 'mean_vga' contains '202' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v8': elapsed time 8.49 seconds, memory usage 238228kB, peak memory usage 361532kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Prescheduled LOOP 'ACC1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Prescheduled LOOP 'SHIFT' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled SEQUENTIAL 'core' (total length 18 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 2589.74, 0.00, 2589.74 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 2546.99, 0.00, 2546.99 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 2546.99, 0.00, 2546.99 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v8': elapsed time 2.01 seconds, memory usage 239856kB, peak memory usage 361532kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 910, Real ops = 203, Vars = 150) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 900, Real ops = 202, Vars = 142) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 880, Real ops = 202, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 736, Real ops = 192, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 736, Real ops = 192, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 736, Real ops = 192, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 750, Real ops = 192, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 741, Real ops = 192, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 739, Real ops = 192, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 737, Real ops = 192, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 192, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 742, Real ops = 192, Vars = 49) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 737, Real ops = 192, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 192, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 742, Real ops = 192, Vars = 49) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v8': elapsed time 3.06 seconds, memory usage 245392kB, peak memory usage 361532kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v8' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1134, Real ops = 246, Vars = 771) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1125, Real ops = 246, Vars = 764) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 3, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1393, Real ops = 249, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1384, Real ops = 249, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 817, Real ops = 247, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 808, Real ops = 247, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 817, Real ops = 247, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 808, Real ops = 247, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 808, Real ops = 247, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 817, Real ops = 247, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 817, Real ops = 247, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 808, Real ops = 247, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 817, Real ops = 247, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 808, Real ops = 247, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v8': elapsed time 1.54 seconds, memory usage 246404kB, peak memory usage 361532kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v8' (SOL-8)
# Warning: Reassigned operation ACC1:acc#23:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#26:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#24:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#25:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc#22:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Shared Operations SHIFT:acc#1,ACC1:acc#16 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) (ASG-3)
# Shared Operations SHIFT:if:else:else:else:acc,acc#14 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3) (ASG-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 928, Real ops = 249, Vars = 913) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 919, Real ops = 249, Vars = 906) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 827, Real ops = 247, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 818, Real ops = 247, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 803, Real ops = 237, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 794, Real ops = 237, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 794, Real ops = 237, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 794, Real ops = 237, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 803, Real ops = 237, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 803, Real ops = 237, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 794, Real ops = 237, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 803, Real ops = 237, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 794, Real ops = 237, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 927, Real ops = 267, Vars = 914) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 918, Real ops = 267, Vars = 907) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 8, Real ops = 2, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 927, Real ops = 267, Vars = 914) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 918, Real ops = 267, Vars = 907) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 927, Real ops = 267, Vars = 914) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 918, Real ops = 267, Vars = 907) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 805, Real ops = 237, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 796, Real ops = 237, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 803, Real ops = 237, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 794, Real ops = 237, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 793, Real ops = 239, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 789, Real ops = 239, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 798, Real ops = 239, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 789, Real ops = 239, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 10, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1/mean_vga.v8/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v8': elapsed time 16.07 seconds, memory usage 248680kB, peak memory usage 361532kB (SOL-9)
# File '$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c} -updated
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.c} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp} {\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\blur.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): $PROJECT_HOME/../../../../catapult_proj/vga_blur/tb_blur.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\tb_blur.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# Warning: $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): $PROJECT_HOME/../../../../catapult_proj/vga_blur/bmp_io.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\COGiX\provided_files\student_files_2015\prj2\catapult_proj\vga_blur\bmp_io.cpp"
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(46): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 2.99 seconds, memory usage 253728kB, peak memory usage 376912kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v4' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 796, Real ops = 182, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 796, Real ops = 182, Vars = 181) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 796, Real ops = 182, Vars = 181) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 796, Real ops = 182, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 796, Real ops = 182, Vars = 183) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 796, Real ops = 182, Vars = 181) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 179, Vars = 158) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 742, Real ops = 179, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 742, Real ops = 179, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 742, Real ops = 179, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 742, Real ops = 179, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 733, Real ops = 179, Vars = 213) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 555, Real ops = 111, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 555, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 555, Real ops = 111, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 555, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 555, Real ops = 111, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 555, Real ops = 111, Vars = 25) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(64): Loop '/mean_vga/core/for:for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(77): Loop '/mean_vga/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Loop '/mean_vga/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(70): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 540, Real ops = 105, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 523, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 523, Real ops = 104, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 516, Real ops = 104, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 516, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 516, Real ops = 104, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 516, Real ops = 104, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 516, Real ops = 104, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v9': elapsed time 3.96 seconds, memory usage 263508kB, peak memory usage 376912kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v9' (SOL-8)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(64): Loop '/mean_vga/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Loop '/mean_vga/core/ACC1' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Loop 'SHIFT' is merged and folded into Loop 'for' (LOOP-9)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 520, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 518, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 518, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 518, Real ops = 106, Vars = 23) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 520, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 520, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 519, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 519, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 698, Real ops = 147, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 724, Real ops = 199, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 499, Real ops = 125, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 505, Real ops = 197, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 505, Real ops = 197, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 505, Real ops = 197, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 505, Real ops = 197, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 778, Real ops = 204, Vars = 184) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 529, Real ops = 200, Vars = 43) (SOL-10)
# Design 'mean_vga' contains '277' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v9': elapsed time 10.65 seconds, memory usage 264336kB, peak memory usage 376912kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v9' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Prescheduled LOOP 'ACC1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Prescheduled LOOP 'for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled SEQUENTIAL 'core' (total length 18 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 4486.46, 0.00, 4486.46 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4429.53, 0.00, 4429.53 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4426.13, 0.00, 4426.13 (CRAAS-10)
# Info: Optimized LOOP 'for': Latency = 17, Area (Datapath, Register, Total) = 4426.13, 0.00, 4426.13 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4096.13, 0.00, 4096.13 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 22, Area (Datapath, Register, Total) = 3766.13, 0.00, 3766.13 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 27, Area (Datapath, Register, Total) = 3436.13, 0.00, 3436.13 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 32, Area (Datapath, Register, Total) = 3106.13, 0.00, 3106.13 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 37, Area (Datapath, Register, Total) = 2776.13, 0.00, 2776.13 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 37, Area (Datapath, Register, Total) = 2776.13, 0.00, 2776.13 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v9': elapsed time 3.01 seconds, memory usage 264360kB, peak memory usage 376912kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v9' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 928, Real ops = 278, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 918, Real ops = 277, Vars = 168) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 898, Real ops = 277, Vars = 164) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 776, Real ops = 267, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 774, Real ops = 267, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 774, Real ops = 267, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 788, Real ops = 267, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 779, Real ops = 267, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 775, Real ops = 267, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 773, Real ops = 267, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 773, Real ops = 267, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 787, Real ops = 267, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 778, Real ops = 267, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 773, Real ops = 267, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 787, Real ops = 267, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 778, Real ops = 267, Vars = 62) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v9': elapsed time 4.96 seconds, memory usage 279872kB, peak memory usage 376912kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v9' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1259, Real ops = 346, Vars = 965) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1250, Real ops = 346, Vars = 958) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 14, Real ops = 5, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 945, Real ops = 273, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 936, Real ops = 273, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 276, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 627, Real ops = 276, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 604, Real ops = 251, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 595, Real ops = 251, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 603, Real ops = 250, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 594, Real ops = 250, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 603, Real ops = 250, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 594, Real ops = 250, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 594, Real ops = 250, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 603, Real ops = 250, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 603, Real ops = 250, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 594, Real ops = 250, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 603, Real ops = 250, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 594, Real ops = 250, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v9': elapsed time 3.38 seconds, memory usage 279880kB, peak memory usage 376912kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v9' (SOL-8)
# Warning: Reassigned operation ACC1:acc#28:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,6) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Warning: Reassigned operation for:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,6) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Warning: Reassigned operation ACC1:acc#111:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(18,0,15,1,18) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,15,1,17) (ASG-1)
# Shared Operations ACC1:acc#91,SHIFT:acc#1 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) (ASG-3)
# Shared Operations ACC1:acc#115,SHIFT:if:else:else:else:acc on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)#1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) (ASG-3)
# Shared Operations for:acc#1,ACC1:acc#20 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) (ASG-3)
# Shared Operations ACC1:mul,ACC1:mul#2,ACC1:mul#30,ACC1:mul#32,ACC1:mul#31,ACC1:mul#33 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(6,1,12,1,17):mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(6,1,12,1,17) (ASG-3)
# Shared Operations ACC1:acc#105,ACC1:acc#106 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) (ASG-3)
# Shared Operations ACC1:acc,for:acc on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1059, Real ops = 356, Vars = 1036) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1050, Real ops = 356, Vars = 1029) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 16, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 666, Real ops = 255, Vars = 107) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 657, Real ops = 255, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 637, Real ops = 252, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 628, Real ops = 252, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 648, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 648, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 648, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 648, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1082, Real ops = 382, Vars = 1061) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1073, Real ops = 382, Vars = 1054) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 8, Real ops = 2, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1082, Real ops = 382, Vars = 1061) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1073, Real ops = 382, Vars = 1054) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1082, Real ops = 382, Vars = 1061) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1073, Real ops = 382, Vars = 1054) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 650, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 641, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 648, Real ops = 252, Vars = 94) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 639, Real ops = 252, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 633, Real ops = 258, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 616, Real ops = 256, Vars = 88) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 614, Real ops = 255, Vars = 89) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 623, Real ops = 255, Vars = 96) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 614, Real ops = 255, Vars = 89) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1/mean_vga.v9/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v9': elapsed time 19.91 seconds, memory usage 280184kB, peak memory usage 376912kB (SOL-9)
go compile
directive set /mean_vga/core -DESIGN_GOAL Latency
# Info: Branching solution 'mean_vga.v10' at state 'compile' (PRJ-2)
# /mean_vga/core/DESIGN_GOAL latency
project save
# Saving project file '//icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1.ccs'. (PRJ-5)
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v10' (SOL-8)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(64): Loop '/mean_vga/core/for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Loop '/mean_vga/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/shift_class.h(34): Loop '/mean_vga/core/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Loop '/mean_vga/core/ACC1' is left rolled. (LOOP-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Loop 'SHIFT' is merged and folded into Loop 'for' (LOOP-9)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 520, Real ops = 106, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 518, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 518, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 518, Real ops = 106, Vars = 23) (SOL-10)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 150). (MEM-2)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 520, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 520, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 519, Real ops = 106, Vars = 23) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 519, Real ops = 106, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 698, Real ops = 147, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 724, Real ops = 199, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 499, Real ops = 125, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 505, Real ops = 197, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 505, Real ops = 197, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 505, Real ops = 197, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 505, Real ops = 197, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 778, Real ops = 204, Vars = 184) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 529, Real ops = 200, Vars = 43) (SOL-10)
# Design 'mean_vga' contains '277' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v10': elapsed time 12.12 seconds, memory usage 281984kB, peak memory usage 376912kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(86): Prescheduled LOOP 'ACC1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(63): Prescheduled LOOP 'for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../../../../catapult_proj/vga_blur/blur.c(47): Prescheduled SEQUENTIAL 'core' (total length 18 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 4486.46, 0.00, 4486.46 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4429.53, 0.00, 4429.53 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4426.13, 0.00, 4426.13 (CRAAS-10)
# Info: Optimized LOOP 'for': Latency = 17, Area (Datapath, Register, Total) = 4426.13, 0.00, 4426.13 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 4096.13, 0.00, 4096.13 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 3766.13, 0.00, 3766.13 (CRAAS-10)
# Info: Optimized LOOP 'ACC1': Latency = 17, Area (Datapath, Register, Total) = 3436.13, 0.00, 3436.13 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 17, Area (Datapath, Register, Total) = 3436.13, 0.00, 3436.13 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v10': elapsed time 3.32 seconds, memory usage 285792kB, peak memory usage 376912kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 928, Real ops = 278, Vars = 175) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 918, Real ops = 277, Vars = 167) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 898, Real ops = 277, Vars = 163) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 772, Real ops = 267, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 772, Real ops = 267, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 772, Real ops = 267, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 786, Real ops = 267, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 777, Real ops = 267, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 775, Real ops = 267, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 773, Real ops = 267, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 787, Real ops = 267, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 778, Real ops = 267, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 773, Real ops = 267, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 787, Real ops = 267, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 778, Real ops = 267, Vars = 59) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v10': elapsed time 7.01 seconds, memory usage 297108kB, peak memory usage 376912kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v10' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1206, Real ops = 308, Vars = 881) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1197, Real ops = 308, Vars = 874) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 14, Real ops = 5, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1393, Real ops = 343, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1384, Real ops = 343, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 924, Real ops = 380, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 915, Real ops = 380, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 875, Real ops = 343, Vars = 98) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 866, Real ops = 343, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 342, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 342, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 342, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 342, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 342, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 342, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 342, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 342, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 342, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 342, Vars = 90) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 12, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v10': elapsed time 5.93 seconds, memory usage 298632kB, peak memory usage 376912kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v10' (SOL-8)
# Warning: Reassigned operation ACC1:acc#28:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,6) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Warning: Reassigned operation for:acc:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,6) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-1)
# Warning: Reassigned operation ACC1:acc#111:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(18,0,15,1,18) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,15,1,17) (ASG-1)
# Shared Operations ACC1:acc#115,SHIFT:acc#1 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) (ASG-3)
# Shared Operations for:acc#1,ACC1:acc#20 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)#1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) (ASG-3)
# Shared Operations SHIFT:if:else:else:else:acc,ACC1:acc#11 on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3) (ASG-3)
# Shared Operations ACC1:mul#8,ACC1:mul#2 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(6,1,12,1,17):mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(6,1,12,1,17) (ASG-3)
# Shared Operations ACC1:acc,for:acc on resource mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3):mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3) (ASG-3)
# Shared Operations ACC1:mul#5,ACC1:mul#6 on resource ACC1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,0,10,1,12):mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,0,10,1,12) (ASG-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1005, Real ops = 339, Vars = 982) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 996, Real ops = 339, Vars = 975) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 16, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 889, Real ops = 333, Vars = 104) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 880, Real ops = 333, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1010, Real ops = 359, Vars = 989) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1001, Real ops = 359, Vars = 982) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 8, Real ops = 2, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1010, Real ops = 359, Vars = 989) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1001, Real ops = 359, Vars = 982) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1010, Real ops = 359, Vars = 989) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1001, Real ops = 359, Vars = 982) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 874, Real ops = 326, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 865, Real ops = 326, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 860, Real ops = 332, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 332, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 332, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 332, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 864, Real ops = 332, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 855, Real ops = 332, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm': (Total ops = 13, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/mean_vga:core:fsm/mean_vga:core:fsm': (Total ops = 1, Real ops = 1, Vars = 1) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas3.cc.ic.ac.uk/oh1015/COGiX/provided_files/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/greyscale/Catapult_1/mean_vga.v10/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v10': elapsed time 24.98 seconds, memory usage 300780kB, peak memory usage 376912kB (SOL-9)
