 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : s9234
Version: U-2022.12
Date   : Thu Nov  9 11:34:42 2023
****************************************


  Startpoint: g22 (input port clocked by CK)
  Endpoint: g6364 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g22 (in)                                 0.00       5.50 f
  U41/Y (NOR2BX4)                          0.08       5.58 r
  U27/Y (OAI211X4)                         0.32       5.90 f
  U28/Y (NOR2X8)                           0.17       6.07 r
  U7/Y (NAND2X6)                           0.13       6.20 f
  g6364 (out)                              0.00       6.20 f
  data arrival time                                   6.20

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.80


  Startpoint: g22 (input port clocked by CK)
  Endpoint: g6366 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g22 (in)                                 0.00       5.50 f
  U41/Y (NOR2BX4)                          0.08       5.58 r
  U27/Y (OAI211X4)                         0.32       5.90 f
  U28/Y (NOR2X8)                           0.17       6.07 r
  U8/Y (NAND2X6)                           0.13       6.20 f
  g6366 (out)                              0.00       6.20 f
  data arrival time                                   6.20

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.80


  Startpoint: g22 (input port clocked by CK)
  Endpoint: g6368 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g22 (in)                                 0.00       5.50 f
  U41/Y (NOR2BX4)                          0.08       5.58 r
  U27/Y (OAI211X4)                         0.32       5.90 f
  U28/Y (NOR2X8)                           0.17       6.07 r
  U6/Y (NAND2X6)                           0.13       6.20 f
  g6368 (out)                              0.00       6.20 f
  data arrival time                                   6.20

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.80


  Startpoint: g41 (input port clocked by CK)
  Endpoint: g6282 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g41 (in)                                 0.00       5.50 f
  U27/Y (OAI211X4)                         0.44       5.94 r
  U19/Y (BUFX16)                           0.13       6.07 r
  U29/Y (BUFX8)                            0.13       6.20 r
  g6282 (out)                              0.00       6.20 r
  data arrival time                                   6.20

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.80


  Startpoint: g22 (input port clocked by CK)
  Endpoint: g6360 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g22 (in)                                 0.00       5.50 f
  U41/Y (NOR2BX4)                          0.08       5.58 r
  U27/Y (OAI211X4)                         0.32       5.90 f
  U19/Y (BUFX16)                           0.13       6.03 f
  U17/Y (NOR2X8)                           0.10       6.13 r
  U5/Y (INVX12)                            0.07       6.19 f
  g6360 (out)                              0.00       6.19 f
  data arrival time                                   6.19

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.79


  Startpoint: g41 (input port clocked by CK)
  Endpoint: g6284 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g41 (in)                                 0.00       5.50 f
  U21/Y (OAI211X2)                         0.25       5.75 r
  U11/Y (CLKINVX8)                         0.13       5.88 f
  U9/Y (NAND2X8)                           0.11       5.99 r
  U10/Y (CLKINVX12)                        0.08       6.06 f
  U14/Y (NAND2X6)                          0.12       6.18 r
  g6284 (out)                              0.00       6.18 r
  data arrival time                                   6.18

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -6.18
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.78


  Startpoint: g41 (input port clocked by CK)
  Endpoint: g6372 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g41 (in)                                 0.00       5.50 f
  U21/Y (OAI211X2)                         0.25       5.75 r
  U11/Y (CLKINVX8)                         0.13       5.88 f
  U9/Y (NAND2X8)                           0.11       5.99 r
  U10/Y (CLKINVX12)                        0.08       6.06 f
  U13/Y (NAND2X6)                          0.12       6.18 r
  g6372 (out)                              0.00       6.18 r
  data arrival time                                   6.18

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -6.18
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.78


  Startpoint: g41 (input port clocked by CK)
  Endpoint: g6374 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g41 (in)                                 0.00       5.50 f
  U21/Y (OAI211X2)                         0.25       5.75 r
  U11/Y (CLKINVX8)                         0.13       5.88 f
  U9/Y (NAND2X8)                           0.11       5.99 r
  U10/Y (CLKINVX12)                        0.08       6.06 f
  U15/Y (NAND2X6)                          0.12       6.18 r
  g6374 (out)                              0.00       6.18 r
  data arrival time                                   6.18

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -6.18
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.78


  Startpoint: g22 (input port clocked by CK)
  Endpoint: g6362 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g22 (in)                                 0.00       5.50 f
  U26/Y (NOR2BX4)                          0.13       5.63 r
  U20/Y (OAI211X2)                         0.21       5.85 f
  U32/Y (NOR2X8)                           0.16       6.01 r
  U31/Y (NAND2X4)                          0.15       6.16 f
  g6362 (out)                              0.00       6.16 f
  data arrival time                                   6.16

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -6.16
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.76


  Startpoint: g22 (input port clocked by CK)
  Endpoint: g6370 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g22 (in)                                 0.00       5.50 f
  U26/Y (NOR2BX4)                          0.13       5.63 r
  U20/Y (OAI211X2)                         0.21       5.85 f
  U32/Y (NOR2X8)                           0.16       6.01 r
  U30/Y (NAND2BX4)                         0.15       6.16 f
  g6370 (out)                              0.00       6.16 f
  data arrival time                                   6.16

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -6.16
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.76


  Startpoint: g705 (input port clocked by CK)
  Endpoint: g3222 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g705 (in)                                0.00       5.50 r
  U534/Y (BUFX2)                           0.30       5.80 r
  g3222 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g23 (input port clocked by CK)
  Endpoint: g4098 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g23 (in)                                 0.00       5.50 r
  U547/Y (BUFX2)                           0.30       5.80 r
  g4098 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g32 (input port clocked by CK)
  Endpoint: g4099 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g32 (in)                                 0.00       5.50 r
  U538/Y (BUFX2)                           0.30       5.80 r
  g4099 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g36 (input port clocked by CK)
  Endpoint: g4100 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g36 (in)                                 0.00       5.50 r
  U541/Y (BUFX2)                           0.30       5.80 r
  g4100 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g37 (input port clocked by CK)
  Endpoint: g4101 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g37 (in)                                 0.00       5.50 r
  U543/Y (BUFX2)                           0.30       5.80 r
  g4101 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g38 (input port clocked by CK)
  Endpoint: g4102 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g38 (in)                                 0.00       5.50 r
  U539/Y (BUFX2)                           0.30       5.80 r
  g4102 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g39 (input port clocked by CK)
  Endpoint: g4103 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g39 (in)                                 0.00       5.50 r
  U537/Y (BUFX2)                           0.30       5.80 r
  g4103 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g40 (input port clocked by CK)
  Endpoint: g4105 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g40 (in)                                 0.00       5.50 r
  U532/Y (BUFX2)                           0.30       5.80 r
  g4105 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g42 (input port clocked by CK)
  Endpoint: g4106 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g42 (in)                                 0.00       5.50 r
  U536/Y (BUFX2)                           0.30       5.80 r
  g4106 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g44 (input port clocked by CK)
  Endpoint: g4107 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g44 (in)                                 0.00       5.50 r
  U546/Y (BUFX2)                           0.30       5.80 r
  g4107 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g45 (input port clocked by CK)
  Endpoint: g4108 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g45 (in)                                 0.00       5.50 r
  U535/Y (BUFX2)                           0.30       5.80 r
  g4108 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g46 (input port clocked by CK)
  Endpoint: g4109 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g46 (in)                                 0.00       5.50 r
  U540/Y (BUFX2)                           0.30       5.80 r
  g4109 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g47 (input port clocked by CK)
  Endpoint: g4112 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g47 (in)                                 0.00       5.50 r
  U542/Y (BUFX2)                           0.30       5.80 r
  g4112 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g564 (input port clocked by CK)
  Endpoint: g4422 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g564 (in)                                0.00       5.50 r
  U533/Y (BUFX2)                           0.30       5.80 r
  g4422 (out)                              0.00       5.80 r
  data arrival time                                   5.80

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: g89 (input port clocked by CK)
  Endpoint: g2584 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g89 (in)                                 0.00       5.50 r
  U25/Y (INVX20)                           0.02       5.52 f
  U24/Y (NOR2X8)                           0.11       5.63 r
  g2584 (out)                              0.00       5.63 r
  data arrival time                                   5.63

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.23


  Startpoint: g567 (input port clocked by CK)
  Endpoint: g4121 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g567 (in)                                0.00       5.50 f
  U40/Y (NAND2X6)                          0.11       5.61 r
  g4121 (out)                              0.00       5.61 r
  data arrival time                                   5.61

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.21


  Startpoint: g41 (input port clocked by CK)
  Endpoint: g4110 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g41 (in)                                 0.00       5.50 f
  U42/Y (BUFX20)                           0.11       5.61 f
  g4110 (out)                              0.00       5.61 f
  data arrival time                                   5.61

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.21


  Startpoint: g22 (input port clocked by CK)
  Endpoint: g4104 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  g22 (in)                                 0.00       5.50 r
  g4104 (out)                              0.00       5.50 r
  data arrival time                                   5.50

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -5.50
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


1
