#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Nov  8 18:33:00 2025
# Process ID         : 39418
# Current directory  : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/vivado_proj
# Command line       : vivado -source run_synth_and_open.tcl
# Log file           : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/vivado_proj/vivado.log
# Journal file       : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/vivado_proj/vivado.jou
# Running On         : DESKTOP-KUORUP8
# Platform           : Ubuntu
# Operating System   : Ubuntu 20.04.6 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 2496.001 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 8245 MB
# Swap memory        : 2147 MB
# Total Virtual      : 10392 MB
# Available Virtual  : 8459 MB
#-----------------------------------------------------------
start_gui
source run_synth_and_open.tcl
# open_project vivado_proj.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/vivado_proj/vivado_proj.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sg/tools/Xilinx/Vivado/2024.2/data/ip'.
# launch_runs synth_1 -jobs 7
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Nov  8 18:33:10 2025] Launched synth_1...
Run output will be captured here: /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/vivado_proj/vivado_proj.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Nov  8 18:33:10 2025] Waiting for synth_1 to finish...
[Sat Nov  8 18:33:15 2025] Waiting for synth_1 to finish...
[Sat Nov  8 18:33:20 2025] Waiting for synth_1 to finish...
[Sat Nov  8 18:33:25 2025] Waiting for synth_1 to finish...
[Sat Nov  8 18:33:35 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log buffer_s.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source buffer_s.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Nov  8 18:33:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source buffer_s.tcl -notrace
Command: synth_design -top buffer_s -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39697
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1672.227 ; gain = 212.859 ; free physical = 3191 ; free virtual = 6454
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'buffer_s' [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/buffer_s.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_s' (0#1) [/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/buffer_s.v:1]
WARNING: [Synth 8-3330] design buffer_s has an empty top module
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1743.195 ; gain = 283.828 ; free physical = 3113 ; free virtual = 6379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1761.008 ; gain = 301.641 ; free physical = 3103 ; free virtual = 6370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1769.012 ; gain = 309.645 ; free physical = 3099 ; free virtual = 6366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1777.918 ; gain = 318.551 ; free physical = 3091 ; free virtual = 6360
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design buffer_s has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1875.793 ; gain = 416.426 ; free physical = 2931 ; free virtual = 6232
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.605 ; gain = 440.238 ; free physical = 2913 ; free virtual = 6214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.605 ; gain = 440.238 ; free physical = 2909 ; free virtual = 6210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2052.418 ; gain = 593.051 ; free physical = 2770 ; free virtual = 6071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2052.418 ; gain = 593.051 ; free physical = 2770 ; free virtual = 6071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2052.418 ; gain = 593.051 ; free physical = 2770 ; free virtual = 6071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2052.418 ; gain = 593.051 ; free physical = 2770 ; free virtual = 6071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2052.418 ; gain = 593.051 ; free physical = 2770 ; free virtual = 6071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2052.418 ; gain = 593.051 ; free physical = 2770 ; free virtual = 6071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     1|
|2     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2052.418 ; gain = 593.051 ; free physical = 2770 ; free virtual = 6071
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2052.418 ; gain = 593.051 ; free physical = 2770 ; free virtual = 6071
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2052.426 ; gain = 593.051 ; free physical = 2770 ; free virtual = 6071
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.262 ; gain = 0.000 ; free physical = 2900 ; free virtual = 6201
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.793 ; gain = 0.000 ; free physical = 2807 ; free virtual = 6122
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e477c72d
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2160.793 ; gain = 701.430 ; free physical = 2806 ; free virtual = 6121
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1459.491; main = 1459.491; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2160.793; main = 2160.793; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2184.805 ; gain = 0.000 ; free physical = 2806 ; free virtual = 6121
INFO: [Common 17-1381] The checkpoint '/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/vivado_proj/vivado_proj.runs/synth_1/buffer_s.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file buffer_s_utilization_synth.rpt -pb buffer_s_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 18:33:25 2025...
[Sat Nov  8 18:33:35 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 7639.562 ; gain = 90.070 ; free physical = 4032 ; free virtual = 7344
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7775.320 ; gain = 0.000 ; free physical = 3848 ; free virtual = 7160
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7848.070 ; gain = 0.000 ; free physical = 3777 ; free virtual = 7089
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 8207.746 ; gain = 568.184 ; free physical = 3413 ; free virtual = 6730
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 18:34:25 2025...
