5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate9.2.vcd -o generate9.2.cdd -v generate9.2.v
3 0 $root $root NA 0 0 1
3 0 main main generate9.2.v 1 38 1
2 1 25 50008 1 0 20004 0 0 1 4 0
2 2 25 10001 0 1 400 0 0 y
2 3 25 10008 1 37 1006 1 2
2 4 26 f0012 1 0 20004 0 0 1 4 0
2 5 26 f0012 1 47 4 4 0 foo_func.a
2 6 26 50014 1 3a 4 0 5 foo_func
2 7 26 10001 0 1 400 0 0 y
2 8 26 10014 1 37 6 6 7
1 A 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 y 5 830004 1 0 0 0 1 1 2
4 8 0 0
4 3 8 8
3 2 main.foo_func main.foo_func generate9.2.v 9 14 1
2 9 12 130013 1 1 804 0 0 a
2 10 12 8000f 0 1 c00 0 0 foo_func
2 11 12 80013 1 37 11806 9 10
1 foo_func 9 85000d 1 0 0 0 1 1 2
1 a 10 80000c 1 0 0 0 1 1 2
4 11 0 0
