

================================================================
== Vitis HLS Report for 'B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_373_1'
================================================================
* Date:           Sat Oct 15 12:55:14 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131075|   131075|  0.655 ms|  0.655 ms|  131075|  131075|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_373_1  |   131073|   131073|         3|          1|          1|  131072|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      536|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      536|       99|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_4_fu_86_p2                    |         +|   0|  0|  25|          18|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln373_fu_80_p2               |      icmp|   0|  0|  14|          18|          19|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          39|          24|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_3                 |   9|          2|   18|         36|
    |fifo_B_B_IO_L3_in_serialize1260_blk_n  |   9|          2|    1|          2|
    |gmem_B_blk_n_R                         |   9|          2|    1|          2|
    |i_V_fu_46                              |   9|          2|   18|         36|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  54|         12|   40|         80|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |fifo_data_reg_119                 |  512|   0|  512|          0|
    |i_V_fu_46                         |   18|   0|   18|          0|
    |icmp_ln373_reg_115                |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  536|   0|  536|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_373_1|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_373_1|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_373_1|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_373_1|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_373_1|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_373_1|  return value|
|m_axi_gmem_B_AWVALID                    |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWREADY                    |   in|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWADDR                     |  out|   64|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWID                       |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWLEN                      |  out|   32|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWSIZE                     |  out|    3|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWBURST                    |  out|    2|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWLOCK                     |  out|    2|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWCACHE                    |  out|    4|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWPROT                     |  out|    3|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWQOS                      |  out|    4|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWREGION                   |  out|    4|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_AWUSER                     |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_WVALID                     |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_WREADY                     |   in|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_WDATA                      |  out|  512|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_WSTRB                      |  out|   64|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_WLAST                      |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_WID                        |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_WUSER                      |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARVALID                    |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARREADY                    |   in|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARADDR                     |  out|   64|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARID                       |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARLEN                      |  out|   32|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARSIZE                     |  out|    3|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARBURST                    |  out|    2|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARLOCK                     |  out|    2|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARCACHE                    |  out|    4|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARPROT                     |  out|    3|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARQOS                      |  out|    4|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARREGION                   |  out|    4|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_ARUSER                     |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_RVALID                     |   in|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_RREADY                     |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_RDATA                      |   in|  512|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_RLAST                      |   in|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_RID                        |   in|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_RUSER                      |   in|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_RRESP                      |   in|    2|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_BVALID                     |   in|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_BREADY                     |  out|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_BRESP                      |   in|    2|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_BID                        |   in|    1|       m_axi|                                          gmem_B|       pointer|
|m_axi_gmem_B_BUSER                      |   in|    1|       m_axi|                                          gmem_B|       pointer|
|fifo_B_B_IO_L3_in_serialize1260_din     |  out|  512|     ap_fifo|                 fifo_B_B_IO_L3_in_serialize1260|       pointer|
|fifo_B_B_IO_L3_in_serialize1260_full_n  |   in|    1|     ap_fifo|                 fifo_B_B_IO_L3_in_serialize1260|       pointer|
|fifo_B_B_IO_L3_in_serialize1260_write   |  out|    1|     ap_fifo|                 fifo_B_B_IO_L3_in_serialize1260|       pointer|
|sext_ln373                              |   in|   58|     ap_none|                                      sext_ln373|        scalar|
+----------------------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 6 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln373_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln373"   --->   Operation 7 'read' 'sext_ln373_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln373_cast = sext i58 %sext_ln373_read"   --->   Operation 8 'sext' 'sext_ln373_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_B, void @empty_19, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_50, void @empty_22, void @empty_47, i32 16, i32 16, i32 16, i32 16, void @empty_47, void @empty_47"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L3_in_serialize1260, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i18 0, i18 %i_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_V_3 = load i18 %i_V"   --->   Operation 13 'load' 'i_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%icmp_ln373 = icmp_eq  i18 %i_V_3, i18 131072" [src/kernel_kernel.cpp:373]   --->   Operation 14 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%i_V_4 = add i18 %i_V_3, i18 1"   --->   Operation 15 'add' 'i_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln373 = br i1 %icmp_ln373, void %.split, void %.exitStub" [src/kernel_kernel.cpp:373]   --->   Operation 16 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln870 = store i18 %i_V_4, i18 %i_V"   --->   Operation 17 'store' 'store_ln870' <Predicate = (!icmp_ln373)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem_B_addr = getelementptr i512 %gmem_B, i64 %sext_ln373_cast" [src/kernel_kernel.cpp:373]   --->   Operation 18 'getelementptr' 'gmem_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 131072, i64 131072, i64 131072"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.65ns)   --->   "%fifo_data = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem_B_addr" [src/kernel_kernel.cpp:376]   --->   Operation 20 'read' 'fifo_data' <Predicate = (!icmp_ln373)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln373)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln373 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_47" [src/kernel_kernel.cpp:373]   --->   Operation 21 'specpipeline' 'specpipeline_ln373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln373 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/kernel_kernel.cpp:373]   --->   Operation 22 'specloopname' 'specloopname_ln373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.41ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L3_in_serialize1260, i512 %fifo_data" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'write' 'write_ln174' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln373]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_B_B_IO_L3_in_serialize1260]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                (alloca           ) [ 0100]
sext_ln373_read    (read             ) [ 0000]
sext_ln373_cast    (sext             ) [ 0110]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_V_3              (load             ) [ 0000]
icmp_ln373         (icmp             ) [ 0110]
i_V_4              (add              ) [ 0000]
br_ln373           (br               ) [ 0000]
store_ln870        (store            ) [ 0000]
gmem_B_addr        (getelementptr    ) [ 0000]
empty              (speclooptripcount) [ 0000]
fifo_data          (read             ) [ 0101]
specpipeline_ln373 (specpipeline     ) [ 0000]
specloopname_ln373 (specloopname     ) [ 0000]
write_ln174        (write            ) [ 0000]
br_ln0             (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_B"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln373">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln373"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_B_IO_L3_in_serialize1260">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L3_in_serialize1260"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sext_ln373_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="58" slack="0"/>
<pin id="52" dir="0" index="1" bw="58" slack="0"/>
<pin id="53" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln373_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="fifo_data_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="512" slack="0"/>
<pin id="58" dir="0" index="1" bw="512" slack="0"/>
<pin id="59" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_data/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="write_ln174_write_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="512" slack="0"/>
<pin id="64" dir="0" index="2" bw="512" slack="1"/>
<pin id="65" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln373_cast_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="58" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln373_cast/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln0_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="18" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_V_3_load_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="18" slack="0"/>
<pin id="79" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln373_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="18" slack="0"/>
<pin id="82" dir="0" index="1" bw="18" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_V_4_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="18" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_4/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln870_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="18" slack="0"/>
<pin id="94" dir="0" index="1" bw="18" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="gmem_B_addr_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="1"/>
<pin id="100" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_B_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_V_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="18" slack="0"/>
<pin id="105" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="110" class="1005" name="sext_ln373_cast_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="1"/>
<pin id="112" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln373_cast "/>
</bind>
</comp>

<comp id="115" class="1005" name="icmp_ln373_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln373 "/>
</bind>
</comp>

<comp id="119" class="1005" name="fifo_data_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="512" slack="1"/>
<pin id="121" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="fifo_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="36" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="44" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="71"><net_src comp="50" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="77" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="77" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="97" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="106"><net_src comp="46" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="108"><net_src comp="103" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="109"><net_src comp="103" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="113"><net_src comp="68" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="118"><net_src comp="80" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="56" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="61" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_B | {}
	Port: fifo_B_B_IO_L3_in_serialize1260 | {3 }
 - Input state : 
	Port: B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_373_1 : gmem_B | {2 }
	Port: B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_373_1 : sext_ln373 | {1 }
	Port: B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_373_1 : fifo_B_B_IO_L3_in_serialize1260 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_3 : 1
		icmp_ln373 : 2
		i_V_4 : 2
		br_ln373 : 3
		store_ln870 : 3
	State 2
		fifo_data : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         i_V_4_fu_86        |    0    |    25   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln373_fu_80      |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln373_read_read_fu_50 |    0    |    0    |
|          |    fifo_data_read_fu_56    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln174_write_fu_61  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln373_cast_fu_68   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    38   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   fifo_data_reg_119   |   512  |
|      i_V_reg_103      |   18   |
|   icmp_ln373_reg_115  |    1   |
|sext_ln373_cast_reg_110|   64   |
+-----------------------+--------+
|         Total         |   595  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   38   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   595  |    -   |
+-----------+--------+--------+
|   Total   |   595  |   38   |
+-----------+--------+--------+
