// ---------------------------------------------------------------------------
//  Jelly  -- the system on fpga system
//
//                                 Copyright (C) 2008-2017 by Ryuji Fuchikami
//                                 http://ryuz.my.coocan.jp/
//                                 https://github.com/ryuz/jelly.git
// ---------------------------------------------------------------------------



`timescale 1ns / 1ps
`default_nettype none



// ƒJƒEƒ“ƒ^ÏZ’l‚ğ”ñ“¯Šúæ‚É“`”d
module jelly_counter_async
		#(
			parameter	ASYNC         = 1,
			parameter	COUNTER_WIDTH = 8
		)
		(
			input	wire						s_reset,
			input	wire						s_clk,
			input	wire	[COUNTER_WIDTH-1:0]	s_add,
			input	wire						s_valid,
			
			input	wire						m_reset,
			input	wire						m_clk,
			output	wire	[COUNTER_WIDTH-1:0]	m_counter,
			output	wire						m_valid
		);
	
	
	generate
	if ( ASYNC ) begin : blk_async
		
		// data async
		wire	[COUNTER_WIDTH-1:0]		sig_s_counter;
		wire							sig_s_ready;
	//	wire	[COUNTER_WIDTH-1:0]		sig_m_counter;
	//	wire							sig_m_valid;
		
		jelly_data_async
				#(
					.DATA_WIDTH		(COUNTER_WIDTH)
				)
			i_data_async
				(
					.s_reset		(s_reset),
					.s_clk			(s_clk),
					.s_data			(reg_s_counter),
					.s_valid		(1'b1),
					.s_ready		(sig_s_ready),
					
					.m_reset		(m_reset),
					.m_clk			(m_clk),
					.m_data			(m_counter),
					.m_valid		(m_valid),
					.m_ready		(1'b1)
				);
		
		
		// slave
		reg		[COUNTER_WIDTH-1:0]		reg_s_counter, next_s_counter;
		
		always @* begin
			next_s_counter = reg_s_counter;
			
			if ( sig_s_ready ) begin
				next_s_counter = {COUNTER_WIDTH{1'b0}};
			end
			
			if ( s_valid ) begin
				next_s_counter = next_s_counter + s_add;
			end
		end
		
		assign sig_s_counter = reg_s_counter;
		
		
		always @(posedge s_clk) begin
			if ( s_reset ) begin
				reg_s_counter <= {COUNTER_WIDTH{1'b0}};
			end
			else begin
				reg_s_counter <= next_s_counter;
			end
		end
		
		/*
		// master
		reg		[COUNTER_WIDTH-1:0]		reg_m_counter;
		
		always @(posedge m_clk) begin
			if ( m_reset ) begin
				reg_m_counter <= {COUNTER_WIDTH{1'b0}};
			end
			else begin
				reg_m_counter <= {COUNTER_WIDTH{1'b0}};
				if ( sig_m_valid ) begin
					reg_m_counter <= sig_m_counter;
				end
			end
		end
		
		assign m_counter = reg_m_counter;
		assign m_valid   = 1'b1
		*/
		
	end
	else begin : blk_bypass
		assign m_counter = s_counter;
		assign m_valid   = s_valid;
	end
	endgenerate
	
endmodule


`default_nettype wire


// end of file
