xpm_memory.sv,systemverilog,xpm,../../../../../../../xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_9,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
singlePortBlock18.v,verilog,xil_defaultlib,../../../../fpga_design.gen/sources_1/ip/singlePortBlock18/sim/singlePortBlock18.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
