/******************************************************************************
 Name:			MouseSynth:	Lookup Table Synthesizer for the ATxmega128A1U
 Author:		Daniel Dole-Muinos
 Description:	Keyboard synthesizer controlled via UART and keyboard, 
				samples fed in via DMA utilizing a lookup table,
				toggle-able waveform
******************************************************************************/

#include <avr/io.h>
#include <avr/interrupt.h>
#include "libs/usart.h"

#define CPU_FREQ			32000000
#define PRESCAL				1
#define NUM_SAMPLES			256

uint16_t sine[256] =
{
	0x800,0x832,0x864,0x896,0x8c8,0x8fa,0x92c,0x95e,0x98f,0x9c0,0x9f1,0xa22,0xa52,0xa82,0xab1,0xae0,
	0xb0f,0xb3d,0xb6b,0xb98,0xbc5,0xbf1,0xc1c,0xc47,0xc71,0xc9a,0xcc3,0xceb,0xd12,0xd39,0xd5f,0xd83,
	0xda7,0xdca,0xded,0xe0e,0xe2e,0xe4e,0xe6c,0xe8a,0xea6,0xec1,0xedc,0xef5,0xf0d,0xf24,0xf3a,0xf4f,
	0xf63,0xf76,0xf87,0xf98,0xfa7,0xfb5,0xfc2,0xfcd,0xfd8,0xfe1,0xfe9,0xff0,0xff5,0xff9,0xffd,0xffe,
	0xfff,0xffe,0xffd,0xff9,0xff5,0xff0,0xfe9,0xfe1,0xfd8,0xfcd,0xfc2,0xfb5,0xfa7,0xf98,0xf87,0xf76,
	0xf63,0xf4f,0xf3a,0xf24,0xf0d,0xef5,0xedc,0xec1,0xea6,0xe8a,0xe6c,0xe4e,0xe2e,0xe0e,0xded,0xdca,
	0xda7,0xd83,0xd5f,0xd39,0xd12,0xceb,0xcc3,0xc9a,0xc71,0xc47,0xc1c,0xbf1,0xbc5,0xb98,0xb6b,0xb3d,
	0xb0f,0xae0,0xab1,0xa82,0xa52,0xa22,0x9f1,0x9c0,0x98f,0x95e,0x92c,0x8fa,0x8c8,0x896,0x864,0x832,
	0x800,0x7cd,0x79b,0x769,0x737,0x705,0x6d3,0x6a1,0x670,0x63f,0x60e,0x5dd,0x5ad,0x57d,0x54e,0x51f,
	0x4f0,0x4c2,0x494,0x467,0x43a,0x40e,0x3e3,0x3b8,0x38e,0x365,0x33c,0x314,0x2ed,0x2c6,0x2a0,0x27c,
	0x258,0x235,0x212,0x1f1,0x1d1,0x1b1,0x193,0x175,0x159,0x13e,0x123,0x10a,0xf2,0xdb,0xc5,0xb0,
	0x9c,0x89,0x78,0x67,0x58,0x4a,0x3d,0x32,0x27,0x1e,0x16,0xf,0xa,0x6,0x2,0x1,
	0x0,0x1,0x2,0x6,0xa,0xf,0x16,0x1e,0x27,0x32,0x3d,0x4a,0x58,0x67,0x78,0x89,
	0x9c,0xb0,0xc5,0xdb,0xf2,0x10a,0x123,0x13e,0x159,0x175,0x193,0x1b1,0x1d1,0x1f1,0x212,0x235,
	0x258,0x27c,0x2a0,0x2c6,0x2ed,0x314,0x33c,0x365,0x38e,0x3b8,0x3e3,0x40e,0x43a,0x467,0x494,0x4c2,
	0x4f0,0x51f,0x54e,0x57d,0x5ad,0x5dd,0x60e,0x63f,0x670,0x6a1,0x6d3,0x705,0x737,0x769,0x79b,0x7cd
};

uint16_t triangle[256] =
{
	0x20,0x40,0x60,0x80,0xa0,0xc0,0xe0,0x100,0x120,0x140,0x160,0x180,0x1a0,0x1c0,0x1e0,0x200,
	0x220,0x240,0x260,0x280,0x2a0,0x2c0,0x2e0,0x300,0x320,0x340,0x360,0x380,0x3a0,0x3c0,0x3e0,0x400,
	0x420,0x440,0x460,0x480,0x4a0,0x4c0,0x4e0,0x500,0x520,0x540,0x560,0x580,0x5a0,0x5c0,0x5e0,0x600,
	0x620,0x640,0x660,0x680,0x6a0,0x6c0,0x6e0,0x700,0x720,0x740,0x760,0x780,0x7a0,0x7c0,0x7e0,0x800,
	0x81f,0x83f,0x85f,0x87f,0x89f,0x8bf,0x8df,0x8ff,0x91f,0x93f,0x95f,0x97f,0x99f,0x9bf,0x9df,0x9ff,
	0xa1f,0xa3f,0xa5f,0xa7f,0xa9f,0xabf,0xadf,0xaff,0xb1f,0xb3f,0xb5f,0xb7f,0xb9f,0xbbf,0xbdf,0xbff,
	0xc1f,0xc3f,0xc5f,0xc7f,0xc9f,0xcbf,0xcdf,0xcff,0xd1f,0xd3f,0xd5f,0xd7f,0xd9f,0xdbf,0xddf,0xdff,
	0xe1f,0xe3f,0xe5f,0xe7f,0xe9f,0xebf,0xedf,0xeff,0xf1f,0xf3f,0xf5f,0xf7f,0xf9f,0xfbf,0xfdf,0xfff,
	0xfdf,0xfbf,0xf9f,0xf7f,0xf5f,0xf3f,0xf1f,0xeff,0xedf,0xebf,0xe9f,0xe7f,0xe5f,0xe3f,0xe1f,0xdff,
	0xddf,0xdbf,0xd9f,0xd7f,0xd5f,0xd3f,0xd1f,0xcff,0xcdf,0xcbf,0xc9f,0xc7f,0xc5f,0xc3f,0xc1f,0xbff,
	0xbdf,0xbbf,0xb9f,0xb7f,0xb5f,0xb3f,0xb1f,0xaff,0xadf,0xabf,0xa9f,0xa7f,0xa5f,0xa3f,0xa1f,0x9ff,
	0x9df,0x9bf,0x99f,0x97f,0x95f,0x93f,0x91f,0x8ff,0x8df,0x8bf,0x89f,0x87f,0x85f,0x83f,0x81f,0x800,
	0x7e0,0x7c0,0x7a0,0x780,0x760,0x740,0x720,0x700,0x6e0,0x6c0,0x6a0,0x680,0x660,0x640,0x620,0x600,
	0x5e0,0x5c0,0x5a0,0x580,0x560,0x540,0x520,0x500,0x4e0,0x4c0,0x4a0,0x480,0x460,0x440,0x420,0x400,
	0x3e0,0x3c0,0x3a0,0x380,0x360,0x340,0x320,0x300,0x2e0,0x2c0,0x2a0,0x280,0x260,0x240,0x220,0x200,
	0x1e0,0x1c0,0x1a0,0x180,0x160,0x140,0x120,0x100,0xe0,0xc0,0xa0,0x80,0x60,0x40,0x20,0x0
};

extern void clock_init(void);
void dac_init(void);
void tcc0_init(void);
void tcc1_init(void);
void inter_init(void);
void dma_init(void);

volatile uint8_t temp = 0xFF;
volatile uint8_t input_flag = 0;
volatile waveform_freq = 1760;
volatile waveform_type = 0;   /*0 is SINE WAVE, 1 is TRIANGLE WAVE*/

int main(void)
{
	/*initialize clock to 32MHz*/
	clock_init();
	/*initialize DAC module*/
	dac_init();
	/*initialize TCC0*/
	tcc0_init();
	/*initialize TCC1*/
	tcc1_init();
	/*initialize DMA module*/
	dma_init();
	/*initialize USARTD0*/
	usartd0_init();
	/*initialize interrupts*/
	inter_init();
	
	/*prevent speaker from shutting down*/
	PORTC.OUTSET = PIN7_bm;
	PORTC.DIRSET = PIN7_bm;
	
	/*turn on TCC0*/
	TCC0.CTRLA = TC_CLKSEL_DIV1_gc;
	
    while (1) {
		/*check input flag*/
		if(input_flag) {
			/*reset input flag*/
			input_flag = 0;
			/*change tcc0 period based on received character*/
				switch(temp) {
					case 'W' :
					waveform_freq = 1047;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case '3' :
					waveform_freq = 1109;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case 'E' :
					waveform_freq = 1175;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case '4' :
					waveform_freq = 1245;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case 'R' :
					waveform_freq = 1319;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case 'T' :
					waveform_freq = 1397;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case '6' :
					waveform_freq = 1480;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case 'Y' :
					waveform_freq = 1568;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case '7' :
					waveform_freq = 1661;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case 'U' :
					waveform_freq = 1760;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case '8' :
					waveform_freq = 1865;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case 'I' :
					waveform_freq = 1976;
					DACA.CTRLA |= DAC_CH1EN_bm;
					TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
					break;
					case 'S' :
					while(DMA.STATUS & (DMA_CH0BUSY_bm | DMA_CH1BUSY_bm));
					if(!waveform_type) {
						/*disable ch0*/
						DMA.CH0.CTRLA &= ~DMA_CH_ENABLE_bm;
						/*enable ch1*/
						DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;
						waveform_type = 1;
					}
					else {
						/*disable ch1*/
						DMA.CH1.CTRLA &= ~DMA_CH_ENABLE_bm;
						/*enable ch0*/
						DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;
						waveform_type = 0;
					}
					break;
				}
				TCC0.PER = (uint32_t)(((uint32_t)CPU_FREQ / (uint32_t)PRESCAL) / (((uint32_t)waveform_freq) * (uint32_t)NUM_SAMPLES));
		}
	}
}

void dac_init(void) {
	/*set to use only channel 0*/
	DACA.CTRLB = DAC_CHSEL_SINGLE1_gc;
	/*set to use AREFB (2.5V) as reference voltage*/
	DACA.CTRLC = DAC_REFSEL_AREFB_gc;
	/*enable channel 1 and DACA module*/
	DACA.CTRLA = DAC_ENABLE_bm;
	//DACA.CTRLA = DAC_CH1EN_bm | DAC_ENABLE_bm;
}

void tcc0_init(void) {
	/*reset counter to 0*/
	TCC0.CNT = 0;
	/*set period of TCC0*/
	TCC0.PER = (uint32_t)(((uint32_t)CPU_FREQ / (uint32_t)PRESCAL) / (((uint32_t)waveform_freq) * (uint32_t)NUM_SAMPLES));
	/*set TCC0 overflow to trigger event on channel 0*/
	EVSYS.CH0MUX = EVSYS_CHMUX_TCC0_OVF_gc;
}

void tcc1_init(void) {
	/*reset counter to 0*/
	TCC1.CNT = 0;
	/*set period of TCC1*/
	TCC1.PER = (40000);
	/*set TCC1 overflow to trigger low-level interrupt*/
	TCC1.INTCTRLA = TC_OVFINTLVL_LO_gc;
}

void dma_init(void) {
	/*reset DMA peripheral*/
	DMA.CTRL |= DMA_RESET_bm;
	
	/*CHANNEL 0*/
	/*set repeat count*/
	DMA.CH0.REPCNT = 0x00;
	/*set channel settings*/
	DMA.CH0.CTRLA = DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm | DMA_CH_BURSTLEN_2BYTE_gc;
	/*set address control settings*/
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc
						| DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc;
	/*set trigger source*/
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH0_gc;
	/*set block size*/
	DMA.CH0.TRFCNT = (uint16_t)(sizeof(sine));
	/*set source base address*/
	DMA.CH0.SRCADDR0 = (uint8_t)((uintptr_t)sine);
	DMA.CH0.SRCADDR1 = (uint8_t)(((uintptr_t)sine) >> 8);
	DMA.CH0.SRCADDR2 = (uint8_t)(((uint32_t)((uintptr_t)sine)) >> 16);
	/*set destination base address*/
	DMA.CH0.DESTADDR0 = (uint8_t)((uintptr_t)&DACA.CH1DATA);
	DMA.CH0.DESTADDR1 = (uint8_t)(((uintptr_t)&DACA.CH1DATA) >> 8);
	DMA.CH0.DESTADDR2 = (uint8_t)(((uint32_t)((uintptr_t)&DACA.CH1DATA)) >> 16);
	
	/*CHANNEL 1*/
	/*set repeat count*/
	DMA.CH1.REPCNT = 0x00;
	/*set channel settings*/
	DMA.CH1.CTRLA = DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm | DMA_CH_BURSTLEN_2BYTE_gc;
	/*set address control settings*/
	DMA.CH1.ADDRCTRL = DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc
						| DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc;
	/*set trigger source*/
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH0_gc;
	/*set block size*/
	DMA.CH1.TRFCNT = (uint16_t)(sizeof(triangle));
	/*set source base address*/
	DMA.CH1.SRCADDR0 = (uint8_t)((uintptr_t)triangle);
	DMA.CH1.SRCADDR1 = (uint8_t)(((uintptr_t)triangle) >> 8);
	DMA.CH1.SRCADDR2 = (uint8_t)(((uint32_t)((uintptr_t)triangle)) >> 16);
	/*set destination base address*/
	DMA.CH1.DESTADDR0 = (uint8_t)((uintptr_t)&DACA.CH1DATA);
	DMA.CH1.DESTADDR1 = (uint8_t)(((uintptr_t)&DACA.CH1DATA) >> 8);
	DMA.CH1.DESTADDR2 = (uint8_t)(((uint32_t)((uintptr_t)&DACA.CH1DATA)) >> 16);
	
	/*enable ch0*/
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;
	
	/*enable DMA peripheral*/
	DMA.CTRL |= DMA_ENABLE_bm;
}

void inter_init(void) {
	/*globally enable medium level interrupts*/
	PMIC.CTRL = PMIC_LOLVLEN_bm | PMIC_MEDLVLEN_bm;
	/*globally enable interrupts*/
	sei();
}

ISR(USARTD0_RXC_vect) {
	/*place incoming data in temp variable*/
	temp = USARTD0.DATA;
	/*set input flag*/
	input_flag = 1;
	/*reset delay counter*/
	TCC1.CNT = 0;
}

ISR(TCC1_OVF_vect) {
	/*turn off delay counter*/
	TCC1.CTRLA = TC_CLKSEL_OFF_gc;
	/*disable dac channel 1*/
	DACA.CTRLA &= ~DAC_CH1EN_bm;
}