ila_0.vhd,vhdl,xil_defaultlib,../../../../tp_softcore.srcs/sources_1/ip/ila_0_3/sim/ila_0.vhd,incdir="../../../../tp_softcore.srcs/sources_1/ip/ila_0_3/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
