
McDermott_Frank_RTOS_Lab7_Mutex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c678  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017c4  0800c828  0800c828  0001c828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dfec  0800dfec  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dfec  0800dfec  0001dfec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dff4  0800dff4  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dff4  0800dff4  0001dff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dff8  0800dff8  0001dff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800dffc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          0002b1d0  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2002b24c  2002b24c  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   00025914  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005288  00000000  00000000  00045a03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000021f0  00000000  00000000  0004ac90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001a17  00000000  00000000  0004ce80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00007bcc  00000000  00000000  0004e897  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000271a5  00000000  00000000  00056463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fbda8  00000000  00000000  0007d608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000098fc  00000000  00000000  001793b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000ee  00000000  00000000  00182cac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c810 	.word	0x0800c810

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	0800c810 	.word	0x0800c810

080001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001f2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001f6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000280 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001fa:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001fe:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000202:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000204:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000206:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000208:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800020a:	d332      	bcc.n	8000272 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800020c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800020e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000210:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000212:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000214:	d314      	bcc.n	8000240 <_CheckCase2>

08000216 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000216:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000218:	19d0      	adds	r0, r2, r7
 800021a:	bf00      	nop

0800021c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000220:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000224:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000226:	d005      	beq.n	8000234 <_CSDone>
        LDRB     R3,[R1], #+1
 8000228:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800022c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000230:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000232:	d1f3      	bne.n	800021c <_LoopCopyStraight>

08000234 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000234:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000238:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800023a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800023c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800023e:	4770      	bx	lr

08000240 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000240:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000242:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000244:	d319      	bcc.n	800027a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000246:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000248:	1b12      	subs	r2, r2, r4

0800024a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800024e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000252:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000256:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000258:	d005      	beq.n	8000266 <_No2ChunkNeeded>

0800025a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800025e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000262:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyAfterWrapAround>

08000266 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000266:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800026a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800026c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800026e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000270:	4770      	bx	lr

08000272 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000272:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000274:	3801      	subs	r0, #1
        CMP      R0,R2
 8000276:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000278:	d2cd      	bcs.n	8000216 <_Case4>

0800027a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800027a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800027c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800027e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000280:	2002a594 	.word	0x2002a594
	...

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <__aeabi_uldivmod>:
 8000330:	b953      	cbnz	r3, 8000348 <__aeabi_uldivmod+0x18>
 8000332:	b94a      	cbnz	r2, 8000348 <__aeabi_uldivmod+0x18>
 8000334:	2900      	cmp	r1, #0
 8000336:	bf08      	it	eq
 8000338:	2800      	cmpeq	r0, #0
 800033a:	bf1c      	itt	ne
 800033c:	f04f 31ff 	movne.w	r1, #4294967295
 8000340:	f04f 30ff 	movne.w	r0, #4294967295
 8000344:	f000 b970 	b.w	8000628 <__aeabi_idiv0>
 8000348:	f1ad 0c08 	sub.w	ip, sp, #8
 800034c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000350:	f000 f806 	bl	8000360 <__udivmoddi4>
 8000354:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000358:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035c:	b004      	add	sp, #16
 800035e:	4770      	bx	lr

08000360 <__udivmoddi4>:
 8000360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000364:	9e08      	ldr	r6, [sp, #32]
 8000366:	460d      	mov	r5, r1
 8000368:	4604      	mov	r4, r0
 800036a:	460f      	mov	r7, r1
 800036c:	2b00      	cmp	r3, #0
 800036e:	d14a      	bne.n	8000406 <__udivmoddi4+0xa6>
 8000370:	428a      	cmp	r2, r1
 8000372:	4694      	mov	ip, r2
 8000374:	d965      	bls.n	8000442 <__udivmoddi4+0xe2>
 8000376:	fab2 f382 	clz	r3, r2
 800037a:	b143      	cbz	r3, 800038e <__udivmoddi4+0x2e>
 800037c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000380:	f1c3 0220 	rsb	r2, r3, #32
 8000384:	409f      	lsls	r7, r3
 8000386:	fa20 f202 	lsr.w	r2, r0, r2
 800038a:	4317      	orrs	r7, r2
 800038c:	409c      	lsls	r4, r3
 800038e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000392:	fa1f f58c 	uxth.w	r5, ip
 8000396:	fbb7 f1fe 	udiv	r1, r7, lr
 800039a:	0c22      	lsrs	r2, r4, #16
 800039c:	fb0e 7711 	mls	r7, lr, r1, r7
 80003a0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80003a4:	fb01 f005 	mul.w	r0, r1, r5
 80003a8:	4290      	cmp	r0, r2
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x62>
 80003ac:	eb1c 0202 	adds.w	r2, ip, r2
 80003b0:	f101 37ff 	add.w	r7, r1, #4294967295
 80003b4:	f080 811c 	bcs.w	80005f0 <__udivmoddi4+0x290>
 80003b8:	4290      	cmp	r0, r2
 80003ba:	f240 8119 	bls.w	80005f0 <__udivmoddi4+0x290>
 80003be:	3902      	subs	r1, #2
 80003c0:	4462      	add	r2, ip
 80003c2:	1a12      	subs	r2, r2, r0
 80003c4:	b2a4      	uxth	r4, r4
 80003c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d2:	fb00 f505 	mul.w	r5, r0, r5
 80003d6:	42a5      	cmp	r5, r4
 80003d8:	d90a      	bls.n	80003f0 <__udivmoddi4+0x90>
 80003da:	eb1c 0404 	adds.w	r4, ip, r4
 80003de:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e2:	f080 8107 	bcs.w	80005f4 <__udivmoddi4+0x294>
 80003e6:	42a5      	cmp	r5, r4
 80003e8:	f240 8104 	bls.w	80005f4 <__udivmoddi4+0x294>
 80003ec:	4464      	add	r4, ip
 80003ee:	3802      	subs	r0, #2
 80003f0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003f4:	1b64      	subs	r4, r4, r5
 80003f6:	2100      	movs	r1, #0
 80003f8:	b11e      	cbz	r6, 8000402 <__udivmoddi4+0xa2>
 80003fa:	40dc      	lsrs	r4, r3
 80003fc:	2300      	movs	r3, #0
 80003fe:	e9c6 4300 	strd	r4, r3, [r6]
 8000402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000406:	428b      	cmp	r3, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0xbc>
 800040a:	2e00      	cmp	r6, #0
 800040c:	f000 80ed 	beq.w	80005ea <__udivmoddi4+0x28a>
 8000410:	2100      	movs	r1, #0
 8000412:	e9c6 0500 	strd	r0, r5, [r6]
 8000416:	4608      	mov	r0, r1
 8000418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041c:	fab3 f183 	clz	r1, r3
 8000420:	2900      	cmp	r1, #0
 8000422:	d149      	bne.n	80004b8 <__udivmoddi4+0x158>
 8000424:	42ab      	cmp	r3, r5
 8000426:	d302      	bcc.n	800042e <__udivmoddi4+0xce>
 8000428:	4282      	cmp	r2, r0
 800042a:	f200 80f8 	bhi.w	800061e <__udivmoddi4+0x2be>
 800042e:	1a84      	subs	r4, r0, r2
 8000430:	eb65 0203 	sbc.w	r2, r5, r3
 8000434:	2001      	movs	r0, #1
 8000436:	4617      	mov	r7, r2
 8000438:	2e00      	cmp	r6, #0
 800043a:	d0e2      	beq.n	8000402 <__udivmoddi4+0xa2>
 800043c:	e9c6 4700 	strd	r4, r7, [r6]
 8000440:	e7df      	b.n	8000402 <__udivmoddi4+0xa2>
 8000442:	b902      	cbnz	r2, 8000446 <__udivmoddi4+0xe6>
 8000444:	deff      	udf	#255	; 0xff
 8000446:	fab2 f382 	clz	r3, r2
 800044a:	2b00      	cmp	r3, #0
 800044c:	f040 8090 	bne.w	8000570 <__udivmoddi4+0x210>
 8000450:	1a8a      	subs	r2, r1, r2
 8000452:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000456:	fa1f fe8c 	uxth.w	lr, ip
 800045a:	2101      	movs	r1, #1
 800045c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000460:	fb07 2015 	mls	r0, r7, r5, r2
 8000464:	0c22      	lsrs	r2, r4, #16
 8000466:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800046a:	fb0e f005 	mul.w	r0, lr, r5
 800046e:	4290      	cmp	r0, r2
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x124>
 8000472:	eb1c 0202 	adds.w	r2, ip, r2
 8000476:	f105 38ff 	add.w	r8, r5, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x122>
 800047c:	4290      	cmp	r0, r2
 800047e:	f200 80cb 	bhi.w	8000618 <__udivmoddi4+0x2b8>
 8000482:	4645      	mov	r5, r8
 8000484:	1a12      	subs	r2, r2, r0
 8000486:	b2a4      	uxth	r4, r4
 8000488:	fbb2 f0f7 	udiv	r0, r2, r7
 800048c:	fb07 2210 	mls	r2, r7, r0, r2
 8000490:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000494:	fb0e fe00 	mul.w	lr, lr, r0
 8000498:	45a6      	cmp	lr, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x14e>
 800049c:	eb1c 0404 	adds.w	r4, ip, r4
 80004a0:	f100 32ff 	add.w	r2, r0, #4294967295
 80004a4:	d202      	bcs.n	80004ac <__udivmoddi4+0x14c>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f200 80bb 	bhi.w	8000622 <__udivmoddi4+0x2c2>
 80004ac:	4610      	mov	r0, r2
 80004ae:	eba4 040e 	sub.w	r4, r4, lr
 80004b2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80004b6:	e79f      	b.n	80003f8 <__udivmoddi4+0x98>
 80004b8:	f1c1 0720 	rsb	r7, r1, #32
 80004bc:	408b      	lsls	r3, r1
 80004be:	fa22 fc07 	lsr.w	ip, r2, r7
 80004c2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004c6:	fa05 f401 	lsl.w	r4, r5, r1
 80004ca:	fa20 f307 	lsr.w	r3, r0, r7
 80004ce:	40fd      	lsrs	r5, r7
 80004d0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004d4:	4323      	orrs	r3, r4
 80004d6:	fbb5 f8f9 	udiv	r8, r5, r9
 80004da:	fa1f fe8c 	uxth.w	lr, ip
 80004de:	fb09 5518 	mls	r5, r9, r8, r5
 80004e2:	0c1c      	lsrs	r4, r3, #16
 80004e4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004e8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ec:	42a5      	cmp	r5, r4
 80004ee:	fa02 f201 	lsl.w	r2, r2, r1
 80004f2:	fa00 f001 	lsl.w	r0, r0, r1
 80004f6:	d90b      	bls.n	8000510 <__udivmoddi4+0x1b0>
 80004f8:	eb1c 0404 	adds.w	r4, ip, r4
 80004fc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000500:	f080 8088 	bcs.w	8000614 <__udivmoddi4+0x2b4>
 8000504:	42a5      	cmp	r5, r4
 8000506:	f240 8085 	bls.w	8000614 <__udivmoddi4+0x2b4>
 800050a:	f1a8 0802 	sub.w	r8, r8, #2
 800050e:	4464      	add	r4, ip
 8000510:	1b64      	subs	r4, r4, r5
 8000512:	b29d      	uxth	r5, r3
 8000514:	fbb4 f3f9 	udiv	r3, r4, r9
 8000518:	fb09 4413 	mls	r4, r9, r3, r4
 800051c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000520:	fb03 fe0e 	mul.w	lr, r3, lr
 8000524:	45a6      	cmp	lr, r4
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x1da>
 8000528:	eb1c 0404 	adds.w	r4, ip, r4
 800052c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000530:	d26c      	bcs.n	800060c <__udivmoddi4+0x2ac>
 8000532:	45a6      	cmp	lr, r4
 8000534:	d96a      	bls.n	800060c <__udivmoddi4+0x2ac>
 8000536:	3b02      	subs	r3, #2
 8000538:	4464      	add	r4, ip
 800053a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800053e:	fba3 9502 	umull	r9, r5, r3, r2
 8000542:	eba4 040e 	sub.w	r4, r4, lr
 8000546:	42ac      	cmp	r4, r5
 8000548:	46c8      	mov	r8, r9
 800054a:	46ae      	mov	lr, r5
 800054c:	d356      	bcc.n	80005fc <__udivmoddi4+0x29c>
 800054e:	d053      	beq.n	80005f8 <__udivmoddi4+0x298>
 8000550:	b156      	cbz	r6, 8000568 <__udivmoddi4+0x208>
 8000552:	ebb0 0208 	subs.w	r2, r0, r8
 8000556:	eb64 040e 	sbc.w	r4, r4, lr
 800055a:	fa04 f707 	lsl.w	r7, r4, r7
 800055e:	40ca      	lsrs	r2, r1
 8000560:	40cc      	lsrs	r4, r1
 8000562:	4317      	orrs	r7, r2
 8000564:	e9c6 7400 	strd	r7, r4, [r6]
 8000568:	4618      	mov	r0, r3
 800056a:	2100      	movs	r1, #0
 800056c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000570:	f1c3 0120 	rsb	r1, r3, #32
 8000574:	fa02 fc03 	lsl.w	ip, r2, r3
 8000578:	fa20 f201 	lsr.w	r2, r0, r1
 800057c:	fa25 f101 	lsr.w	r1, r5, r1
 8000580:	409d      	lsls	r5, r3
 8000582:	432a      	orrs	r2, r5
 8000584:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000588:	fa1f fe8c 	uxth.w	lr, ip
 800058c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000590:	fb07 1510 	mls	r5, r7, r0, r1
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800059a:	fb00 f50e 	mul.w	r5, r0, lr
 800059e:	428d      	cmp	r5, r1
 80005a0:	fa04 f403 	lsl.w	r4, r4, r3
 80005a4:	d908      	bls.n	80005b8 <__udivmoddi4+0x258>
 80005a6:	eb1c 0101 	adds.w	r1, ip, r1
 80005aa:	f100 38ff 	add.w	r8, r0, #4294967295
 80005ae:	d22f      	bcs.n	8000610 <__udivmoddi4+0x2b0>
 80005b0:	428d      	cmp	r5, r1
 80005b2:	d92d      	bls.n	8000610 <__udivmoddi4+0x2b0>
 80005b4:	3802      	subs	r0, #2
 80005b6:	4461      	add	r1, ip
 80005b8:	1b49      	subs	r1, r1, r5
 80005ba:	b292      	uxth	r2, r2
 80005bc:	fbb1 f5f7 	udiv	r5, r1, r7
 80005c0:	fb07 1115 	mls	r1, r7, r5, r1
 80005c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005c8:	fb05 f10e 	mul.w	r1, r5, lr
 80005cc:	4291      	cmp	r1, r2
 80005ce:	d908      	bls.n	80005e2 <__udivmoddi4+0x282>
 80005d0:	eb1c 0202 	adds.w	r2, ip, r2
 80005d4:	f105 38ff 	add.w	r8, r5, #4294967295
 80005d8:	d216      	bcs.n	8000608 <__udivmoddi4+0x2a8>
 80005da:	4291      	cmp	r1, r2
 80005dc:	d914      	bls.n	8000608 <__udivmoddi4+0x2a8>
 80005de:	3d02      	subs	r5, #2
 80005e0:	4462      	add	r2, ip
 80005e2:	1a52      	subs	r2, r2, r1
 80005e4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005e8:	e738      	b.n	800045c <__udivmoddi4+0xfc>
 80005ea:	4631      	mov	r1, r6
 80005ec:	4630      	mov	r0, r6
 80005ee:	e708      	b.n	8000402 <__udivmoddi4+0xa2>
 80005f0:	4639      	mov	r1, r7
 80005f2:	e6e6      	b.n	80003c2 <__udivmoddi4+0x62>
 80005f4:	4610      	mov	r0, r2
 80005f6:	e6fb      	b.n	80003f0 <__udivmoddi4+0x90>
 80005f8:	4548      	cmp	r0, r9
 80005fa:	d2a9      	bcs.n	8000550 <__udivmoddi4+0x1f0>
 80005fc:	ebb9 0802 	subs.w	r8, r9, r2
 8000600:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000604:	3b01      	subs	r3, #1
 8000606:	e7a3      	b.n	8000550 <__udivmoddi4+0x1f0>
 8000608:	4645      	mov	r5, r8
 800060a:	e7ea      	b.n	80005e2 <__udivmoddi4+0x282>
 800060c:	462b      	mov	r3, r5
 800060e:	e794      	b.n	800053a <__udivmoddi4+0x1da>
 8000610:	4640      	mov	r0, r8
 8000612:	e7d1      	b.n	80005b8 <__udivmoddi4+0x258>
 8000614:	46d0      	mov	r8, sl
 8000616:	e77b      	b.n	8000510 <__udivmoddi4+0x1b0>
 8000618:	3d02      	subs	r5, #2
 800061a:	4462      	add	r2, ip
 800061c:	e732      	b.n	8000484 <__udivmoddi4+0x124>
 800061e:	4608      	mov	r0, r1
 8000620:	e70a      	b.n	8000438 <__udivmoddi4+0xd8>
 8000622:	4464      	add	r4, ip
 8000624:	3802      	subs	r0, #2
 8000626:	e742      	b.n	80004ae <__udivmoddi4+0x14e>

08000628 <__aeabi_idiv0>:
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop

0800062c <Gyro_Init>:

/**
  * @brief Initialise the gyro for Lab2
  * @retval None
  */
void Gyro_Init(){
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	Gyro_Power_On();
 8000630:	f000 f80a 	bl	8000648 <Gyro_Power_On>
	osDelay(100);
 8000634:	2064      	movs	r0, #100	; 0x64
 8000636:	f005 fa6f 	bl	8005b18 <osDelay>
	Gyro_Config_Regs();
 800063a:	f000 f8b7 	bl	80007ac <Gyro_Config_Regs>
	Gyro_Reboot();
 800063e:	f000 f847 	bl	80006d0 <Gyro_Reboot>


}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
	...

08000648 <Gyro_Power_On>:
/**
  * @brief Power on the Gyro
  * @retval None
  */

void Gyro_Power_On(){
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
	//get data from register
	uint8_t cmd = (GYRO_READ | CTRL_REG1);
 800064e:	23a0      	movs	r3, #160	; 0xa0
 8000650:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_buff = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 8000656:	f000 f921 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 800065a:	bf00      	nop
 800065c:	2102      	movs	r1, #2
 800065e:	481a      	ldr	r0, [pc, #104]	; (80006c8 <Gyro_Power_On+0x80>)
 8000660:	f002 fea6 	bl	80033b0 <HAL_GPIO_ReadPin>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d1f8      	bne.n	800065c <Gyro_Power_On+0x14>
	Gyro_Transmit_Data(&cmd);
 800066a:	1dfb      	adds	r3, r7, #7
 800066c:	4618      	mov	r0, r3
 800066e:	f000 f947 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Receive_Data(&rx_buff);
 8000672:	1dbb      	adds	r3, r7, #6
 8000674:	4618      	mov	r0, r3
 8000676:	f000 f929 	bl	80008cc <Gyro_Receive_Data>
	Gyro_Slave_Disable();
 800067a:	f000 f91b 	bl	80008b4 <Gyro_Slave_Disable>
	cmd = (GYRO_WRITE | CTRL_REG1);
 800067e:	2320      	movs	r3, #32
 8000680:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buff = (rx_buff | (1 << 3));
 8000682:	79bb      	ldrb	r3, [r7, #6]
 8000684:	f043 0308 	orr.w	r3, r3, #8
 8000688:	b2db      	uxtb	r3, r3
 800068a:	717b      	strb	r3, [r7, #5]
	Gyro_Slave_Enable();
 800068c:	f000 f906 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 8000690:	bf00      	nop
 8000692:	2102      	movs	r1, #2
 8000694:	480c      	ldr	r0, [pc, #48]	; (80006c8 <Gyro_Power_On+0x80>)
 8000696:	f002 fe8b 	bl	80033b0 <HAL_GPIO_ReadPin>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d1f8      	bne.n	8000692 <Gyro_Power_On+0x4a>
	Gyro_Transmit_Data(&cmd);
 80006a0:	1dfb      	adds	r3, r7, #7
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 f92c 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&tx_buff);
 80006a8:	1d7b      	adds	r3, r7, #5
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 f928 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 80006b0:	f000 f900 	bl	80008b4 <Gyro_Slave_Disable>


	if(HAL_Status != HAL_OK)
 80006b4:	4b05      	ldr	r3, [pc, #20]	; (80006cc <Gyro_Power_On+0x84>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d000      	beq.n	80006be <Gyro_Power_On+0x76>
	{
		while(1);
 80006bc:	e7fe      	b.n	80006bc <Gyro_Power_On+0x74>
	}
}
 80006be:	bf00      	nop
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40020800 	.word	0x40020800
 80006cc:	20000098 	.word	0x20000098

080006d0 <Gyro_Reboot>:
/**
  * @brief Perform a Reboot on the Gyro
  * @retval None
  */

void Gyro_Reboot(){
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
	uint8_t cmd = (GYRO_READ | CTRL_REG5);
 80006d6:	23a4      	movs	r3, #164	; 0xa4
 80006d8:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_buff = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 80006de:	f000 f8dd 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 80006e2:	bf00      	nop
 80006e4:	2102      	movs	r1, #2
 80006e6:	4817      	ldr	r0, [pc, #92]	; (8000744 <Gyro_Reboot+0x74>)
 80006e8:	f002 fe62 	bl	80033b0 <HAL_GPIO_ReadPin>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d1f8      	bne.n	80006e4 <Gyro_Reboot+0x14>
	Gyro_Transmit_Data(&cmd);
 80006f2:	1dfb      	adds	r3, r7, #7
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 f903 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Receive_Data(&rx_buff);
 80006fa:	1dbb      	adds	r3, r7, #6
 80006fc:	4618      	mov	r0, r3
 80006fe:	f000 f8e5 	bl	80008cc <Gyro_Receive_Data>
	Gyro_Slave_Disable();
 8000702:	f000 f8d7 	bl	80008b4 <Gyro_Slave_Disable>
	cmd = (GYRO_WRITE | CTRL_REG5);
 8000706:	2324      	movs	r3, #36	; 0x24
 8000708:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buff = (rx_buff | (1 << 7));
 800070a:	79bb      	ldrb	r3, [r7, #6]
 800070c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000710:	b2db      	uxtb	r3, r3
 8000712:	717b      	strb	r3, [r7, #5]
	Gyro_Slave_Enable();
 8000714:	f000 f8c2 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 8000718:	bf00      	nop
 800071a:	2102      	movs	r1, #2
 800071c:	4809      	ldr	r0, [pc, #36]	; (8000744 <Gyro_Reboot+0x74>)
 800071e:	f002 fe47 	bl	80033b0 <HAL_GPIO_ReadPin>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d1f8      	bne.n	800071a <Gyro_Reboot+0x4a>
	Gyro_Transmit_Data(&cmd);
 8000728:	1dfb      	adds	r3, r7, #7
 800072a:	4618      	mov	r0, r3
 800072c:	f000 f8e8 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&tx_buff);
 8000730:	1d7b      	adds	r3, r7, #5
 8000732:	4618      	mov	r0, r3
 8000734:	f000 f8e4 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 8000738:	f000 f8bc 	bl	80008b4 <Gyro_Slave_Disable>

}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	40020800 	.word	0x40020800

08000748 <Gyro_Get_Velocity>:
/**
  * @brief Sample the Velocity Rate of the Gyro and return
  * @retval 16 bit integer representing the velocity of the gyro
  */

int16_t Gyro_Get_Velocity(){
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
	int16_t yval = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	80fb      	strh	r3, [r7, #6]

	uint8_t cmd = (GYRO_READ| MS_BIT | OUT_Y_L);
 8000752:	23ea      	movs	r3, #234	; 0xea
 8000754:	717b      	strb	r3, [r7, #5]
	uint8_t rxbuff_yl = 0;
 8000756:	2300      	movs	r3, #0
 8000758:	713b      	strb	r3, [r7, #4]
	uint8_t rxbuff_yh = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	70fb      	strb	r3, [r7, #3]

	Gyro_Slave_Enable();
 800075e:	f000 f89d 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 8000762:	bf00      	nop
 8000764:	2102      	movs	r1, #2
 8000766:	4810      	ldr	r0, [pc, #64]	; (80007a8 <Gyro_Get_Velocity+0x60>)
 8000768:	f002 fe22 	bl	80033b0 <HAL_GPIO_ReadPin>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d1f8      	bne.n	8000764 <Gyro_Get_Velocity+0x1c>
	Gyro_Transmit_Data(&cmd);
 8000772:	1d7b      	adds	r3, r7, #5
 8000774:	4618      	mov	r0, r3
 8000776:	f000 f8c3 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Receive_Data(&rxbuff_yl);
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	4618      	mov	r0, r3
 800077e:	f000 f8a5 	bl	80008cc <Gyro_Receive_Data>
	Gyro_Receive_Data(&rxbuff_yh);
 8000782:	1cfb      	adds	r3, r7, #3
 8000784:	4618      	mov	r0, r3
 8000786:	f000 f8a1 	bl	80008cc <Gyro_Receive_Data>
	Gyro_Slave_Disable();
 800078a:	f000 f893 	bl	80008b4 <Gyro_Slave_Disable>


	yval = (int16_t) ((rxbuff_yh << 8) | rxbuff_yl);
 800078e:	78fb      	ldrb	r3, [r7, #3]
 8000790:	021b      	lsls	r3, r3, #8
 8000792:	b21a      	sxth	r2, r3
 8000794:	793b      	ldrb	r3, [r7, #4]
 8000796:	b21b      	sxth	r3, r3
 8000798:	4313      	orrs	r3, r2
 800079a:	80fb      	strh	r3, [r7, #6]

	return yval;
 800079c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]



}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3708      	adds	r7, #8
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40020800 	.word	0x40020800

080007ac <Gyro_Config_Regs>:

/**
  * @brief Configure the registers for the gyro
  * @retval None
  */
void Gyro_Config_Regs(){
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0

	//CR1
	uint8_t addr_cmd = (GYRO_WRITE | CTRL_REG1);
 80007b2:	2320      	movs	r3, #32
 80007b4:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_cmd = 0x1A; // 0001 1010 - Gyro Data rate is 100hz, gyro enabled on y-axis only
 80007b6:	231a      	movs	r3, #26
 80007b8:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 80007ba:	f000 f86f 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 80007be:	bf00      	nop
 80007c0:	2102      	movs	r1, #2
 80007c2:	482e      	ldr	r0, [pc, #184]	; (800087c <Gyro_Config_Regs+0xd0>)
 80007c4:	f002 fdf4 	bl	80033b0 <HAL_GPIO_ReadPin>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d1f8      	bne.n	80007c0 <Gyro_Config_Regs+0x14>
	Gyro_Transmit_Data(&addr_cmd);
 80007ce:	1dfb      	adds	r3, r7, #7
 80007d0:	4618      	mov	r0, r3
 80007d2:	f000 f895 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 80007d6:	1dbb      	adds	r3, r7, #6
 80007d8:	4618      	mov	r0, r3
 80007da:	f000 f891 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 80007de:	f000 f869 	bl	80008b4 <Gyro_Slave_Disable>




	//CR4
	addr_cmd = (GYRO_WRITE | CTRL_REG4);
 80007e2:	2323      	movs	r3, #35	; 0x23
 80007e4:	71fb      	strb	r3, [r7, #7]
	reg_cmd = 0x10; //0001 0000 - Full scale rate of 500dps
 80007e6:	2310      	movs	r3, #16
 80007e8:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 80007ea:	f000 f857 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 80007ee:	bf00      	nop
 80007f0:	2102      	movs	r1, #2
 80007f2:	4822      	ldr	r0, [pc, #136]	; (800087c <Gyro_Config_Regs+0xd0>)
 80007f4:	f002 fddc 	bl	80033b0 <HAL_GPIO_ReadPin>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d1f8      	bne.n	80007f0 <Gyro_Config_Regs+0x44>
	Gyro_Transmit_Data(&addr_cmd);
 80007fe:	1dfb      	adds	r3, r7, #7
 8000800:	4618      	mov	r0, r3
 8000802:	f000 f87d 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 8000806:	1dbb      	adds	r3, r7, #6
 8000808:	4618      	mov	r0, r3
 800080a:	f000 f879 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 800080e:	f000 f851 	bl	80008b4 <Gyro_Slave_Disable>


	//CR5
	addr_cmd = (GYRO_WRITE | CTRL_REG5);
 8000812:	2324      	movs	r3, #36	; 0x24
 8000814:	71fb      	strb	r3, [r7, #7]
	reg_cmd = 0xC0; //1100 0000 - Reboot initially and enable FIFO
 8000816:	23c0      	movs	r3, #192	; 0xc0
 8000818:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 800081a:	f000 f83f 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 800081e:	bf00      	nop
 8000820:	2102      	movs	r1, #2
 8000822:	4816      	ldr	r0, [pc, #88]	; (800087c <Gyro_Config_Regs+0xd0>)
 8000824:	f002 fdc4 	bl	80033b0 <HAL_GPIO_ReadPin>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d1f8      	bne.n	8000820 <Gyro_Config_Regs+0x74>
	Gyro_Transmit_Data(&addr_cmd);
 800082e:	1dfb      	adds	r3, r7, #7
 8000830:	4618      	mov	r0, r3
 8000832:	f000 f865 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 8000836:	1dbb      	adds	r3, r7, #6
 8000838:	4618      	mov	r0, r3
 800083a:	f000 f861 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 800083e:	f000 f839 	bl	80008b4 <Gyro_Slave_Disable>


	//FIFO_CTRL
	addr_cmd = (GYRO_WRITE | FIFO_CTRL_REG);
 8000842:	232e      	movs	r3, #46	; 0x2e
 8000844:	71fb      	strb	r3, [r7, #7]
	reg_cmd = 0x00; //0100 0000 FIFO in stream mode
 8000846:	2300      	movs	r3, #0
 8000848:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 800084a:	f000 f827 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 800084e:	bf00      	nop
 8000850:	2102      	movs	r1, #2
 8000852:	480a      	ldr	r0, [pc, #40]	; (800087c <Gyro_Config_Regs+0xd0>)
 8000854:	f002 fdac 	bl	80033b0 <HAL_GPIO_ReadPin>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d1f8      	bne.n	8000850 <Gyro_Config_Regs+0xa4>
	Gyro_Transmit_Data(&addr_cmd);
 800085e:	1dfb      	adds	r3, r7, #7
 8000860:	4618      	mov	r0, r3
 8000862:	f000 f84d 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 8000866:	1dbb      	adds	r3, r7, #6
 8000868:	4618      	mov	r0, r3
 800086a:	f000 f849 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 800086e:	f000 f821 	bl	80008b4 <Gyro_Slave_Disable>




}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40020800 	.word	0x40020800

08000880 <Gyro_HAL_Check>:

/**
  * @brief Check the status of the HAL
  * @retval None
  */
void Gyro_HAL_Check(){
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
	if(HAL_Status != HAL_OK){
 8000884:	4b04      	ldr	r3, [pc, #16]	; (8000898 <Gyro_HAL_Check+0x18>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d000      	beq.n	800088e <Gyro_HAL_Check+0xe>
		while(1);
 800088c:	e7fe      	b.n	800088c <Gyro_HAL_Check+0xc>
	}
}
 800088e:	bf00      	nop
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	20000098 	.word	0x20000098

0800089c <Gyro_Slave_Enable>:

/**
  * @brief Enable the Chip Select pin
  * @retval None
  */
void Gyro_Slave_Enable(){
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT,CS_PIN,GPIO_PIN_RESET);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2102      	movs	r1, #2
 80008a4:	4802      	ldr	r0, [pc, #8]	; (80008b0 <Gyro_Slave_Enable+0x14>)
 80008a6:	f002 fd9b 	bl	80033e0 <HAL_GPIO_WritePin>
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40020800 	.word	0x40020800

080008b4 <Gyro_Slave_Disable>:

/**
  * @brief Disable the Chip Select pin
  * @retval None
  */
void Gyro_Slave_Disable(){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT,CS_PIN,GPIO_PIN_SET);
 80008b8:	2201      	movs	r2, #1
 80008ba:	2102      	movs	r1, #2
 80008bc:	4802      	ldr	r0, [pc, #8]	; (80008c8 <Gyro_Slave_Disable+0x14>)
 80008be:	f002 fd8f 	bl	80033e0 <HAL_GPIO_WritePin>
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40020800 	.word	0x40020800

080008cc <Gyro_Receive_Data>:
/**
  * @brief Recieve one bit of data from the Gyro
  * @param rx_buff- pointer to a data buffer, recieved data will appear here
  * @retval None
  */
void Gyro_Receive_Data(uint8_t *rx_buff){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]

	HAL_Status = HAL_SPI_Receive(&hspi5, rx_buff, 1, TIMEOUT);
 80008d4:	f644 6320 	movw	r3, #20000	; 0x4e20
 80008d8:	2201      	movs	r2, #1
 80008da:	6879      	ldr	r1, [r7, #4]
 80008dc:	4806      	ldr	r0, [pc, #24]	; (80008f8 <Gyro_Receive_Data+0x2c>)
 80008de:	f004 fa64 	bl	8004daa <HAL_SPI_Receive>
 80008e2:	4603      	mov	r3, r0
 80008e4:	461a      	mov	r2, r3
 80008e6:	4b05      	ldr	r3, [pc, #20]	; (80008fc <Gyro_Receive_Data+0x30>)
 80008e8:	701a      	strb	r2, [r3, #0]
	Gyro_HAL_Check();
 80008ea:	f7ff ffc9 	bl	8000880 <Gyro_HAL_Check>

}
 80008ee:	bf00      	nop
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20025b40 	.word	0x20025b40
 80008fc:	20000098 	.word	0x20000098

08000900 <Gyro_Transmit_Data>:
/**
  * @brief Send one bit of data to the Gyro
  * @param tx_buff- pointer to a data buffer.
  * @retval None
  */
void Gyro_Transmit_Data(uint8_t *tx_buff){
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]

	HAL_Status = HAL_SPI_Transmit(&hspi5,tx_buff, 1, TIMEOUT);
 8000908:	f644 6320 	movw	r3, #20000	; 0x4e20
 800090c:	2201      	movs	r2, #1
 800090e:	6879      	ldr	r1, [r7, #4]
 8000910:	4806      	ldr	r0, [pc, #24]	; (800092c <Gyro_Transmit_Data+0x2c>)
 8000912:	f004 f90e 	bl	8004b32 <HAL_SPI_Transmit>
 8000916:	4603      	mov	r3, r0
 8000918:	461a      	mov	r2, r3
 800091a:	4b05      	ldr	r3, [pc, #20]	; (8000930 <Gyro_Transmit_Data+0x30>)
 800091c:	701a      	strb	r2, [r3, #0]
	Gyro_HAL_Check();
 800091e:	f7ff ffaf 	bl	8000880 <Gyro_HAL_Check>
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20025b40 	.word	0x20025b40
 8000930:	20000098 	.word	0x20000098

08000934 <LCD_GPIO_Init>:
static void SPI_Error(void);

/* Provided Functions and API  - MOTIFY ONLY WITH EXTREME CAUTION!!! */

void LCD_GPIO_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b08c      	sub	sp, #48	; 0x30
 8000938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	61bb      	str	r3, [r7, #24]
 800093e:	4b5a      	ldr	r3, [pc, #360]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000942:	4a59      	ldr	r2, [pc, #356]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000944:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000948:	6453      	str	r3, [r2, #68]	; 0x44
 800094a:	4b57      	ldr	r3, [pc, #348]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 800094c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800094e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000952:	61bb      	str	r3, [r7, #24]
 8000954:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	617b      	str	r3, [r7, #20]
 800095a:	4b53      	ldr	r3, [pc, #332]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	4a52      	ldr	r2, [pc, #328]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	6313      	str	r3, [r2, #48]	; 0x30
 8000966:	4b50      	ldr	r3, [pc, #320]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	617b      	str	r3, [r7, #20]
 8000970:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
 8000976:	4b4c      	ldr	r3, [pc, #304]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a4b      	ldr	r2, [pc, #300]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 800097c:	f043 0302 	orr.w	r3, r3, #2
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b49      	ldr	r3, [pc, #292]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0302 	and.w	r3, r3, #2
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	4b45      	ldr	r3, [pc, #276]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a44      	ldr	r2, [pc, #272]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000998:	f043 0304 	orr.w	r3, r3, #4
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b42      	ldr	r3, [pc, #264]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0304 	and.w	r3, r3, #4
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	4b3e      	ldr	r3, [pc, #248]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a3d      	ldr	r2, [pc, #244]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009b4:	f043 0308 	orr.w	r3, r3, #8
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b3b      	ldr	r3, [pc, #236]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0308 	and.w	r3, r3, #8
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	4b37      	ldr	r3, [pc, #220]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a36      	ldr	r2, [pc, #216]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009d0:	f043 0320 	orr.w	r3, r3, #32
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b34      	ldr	r3, [pc, #208]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0320 	and.w	r3, r3, #32
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	603b      	str	r3, [r7, #0]
 80009e6:	4b30      	ldr	r3, [pc, #192]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	4a2f      	ldr	r2, [pc, #188]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009f0:	6313      	str	r3, [r2, #48]	; 0x30
 80009f2:	4b2d      	ldr	r3, [pc, #180]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009fa:	603b      	str	r3, [r7, #0]
 80009fc:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80009fe:	f641 0358 	movw	r3, #6232	; 0x1858
 8000a02:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000a04:	2302      	movs	r3, #2
 8000a06:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000a10:	230e      	movs	r3, #14
 8000a12:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a14:	f107 031c 	add.w	r3, r7, #28
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4824      	ldr	r0, [pc, #144]	; (8000aac <LCD_GPIO_Init+0x178>)
 8000a1c:	f002 fa10 	bl	8002e40 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000a20:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000a24:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a26:	f107 031c 	add.w	r3, r7, #28
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4820      	ldr	r0, [pc, #128]	; (8000ab0 <LCD_GPIO_Init+0x17c>)
 8000a2e:	f002 fa07 	bl	8002e40 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000a32:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000a36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000a38:	f107 031c 	add.w	r3, r7, #28
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	481d      	ldr	r0, [pc, #116]	; (8000ab4 <LCD_GPIO_Init+0x180>)
 8000a40:	f002 f9fe 	bl	8002e40 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000a44:	2348      	movs	r3, #72	; 0x48
 8000a46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000a48:	f107 031c 	add.w	r3, r7, #28
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	481a      	ldr	r0, [pc, #104]	; (8000ab8 <LCD_GPIO_Init+0x184>)
 8000a50:	f002 f9f6 	bl	8002e40 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000a54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000a5a:	f107 031c 	add.w	r3, r7, #28
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4816      	ldr	r0, [pc, #88]	; (8000abc <LCD_GPIO_Init+0x188>)
 8000a62:	f002 f9ed 	bl	8002e40 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000a66:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8000a6a:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000a6c:	f107 031c 	add.w	r3, r7, #28
 8000a70:	4619      	mov	r1, r3
 8000a72:	4813      	ldr	r0, [pc, #76]	; (8000ac0 <LCD_GPIO_Init+0x18c>)
 8000a74:	f002 f9e4 	bl	8002e40 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000a78:	2303      	movs	r3, #3
 8000a7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000a7c:	2309      	movs	r3, #9
 8000a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a80:	f107 031c 	add.w	r3, r7, #28
 8000a84:	4619      	mov	r1, r3
 8000a86:	480a      	ldr	r0, [pc, #40]	; (8000ab0 <LCD_GPIO_Init+0x17c>)
 8000a88:	f002 f9da 	bl	8002e40 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000a8c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000a92:	f107 031c 	add.w	r3, r7, #28
 8000a96:	4619      	mov	r1, r3
 8000a98:	4809      	ldr	r0, [pc, #36]	; (8000ac0 <LCD_GPIO_Init+0x18c>)
 8000a9a:	f002 f9d1 	bl	8002e40 <HAL_GPIO_Init>
}
 8000a9e:	bf00      	nop
 8000aa0:	3730      	adds	r7, #48	; 0x30
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40023800 	.word	0x40023800
 8000aac:	40020000 	.word	0x40020000
 8000ab0:	40020400 	.word	0x40020400
 8000ab4:	40020800 	.word	0x40020800
 8000ab8:	40020c00 	.word	0x40020c00
 8000abc:	40021400 	.word	0x40021400
 8000ac0:	40021800 	.word	0x40021800

08000ac4 <LTCD__Init>:


void LTCD__Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  	hltdc.Instance = LTDC;
 8000ac8:	4b2a      	ldr	r3, [pc, #168]	; (8000b74 <LTCD__Init+0xb0>)
 8000aca:	4a2b      	ldr	r2, [pc, #172]	; (8000b78 <LTCD__Init+0xb4>)
 8000acc:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000ace:	4b29      	ldr	r3, [pc, #164]	; (8000b74 <LTCD__Init+0xb0>)
 8000ad0:	2209      	movs	r2, #9
 8000ad2:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000ad4:	4b27      	ldr	r3, [pc, #156]	; (8000b74 <LTCD__Init+0xb0>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8000ada:	4b26      	ldr	r3, [pc, #152]	; (8000b74 <LTCD__Init+0xb0>)
 8000adc:	221d      	movs	r2, #29
 8000ade:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000ae0:	4b24      	ldr	r3, [pc, #144]	; (8000b74 <LTCD__Init+0xb0>)
 8000ae2:	2203      	movs	r2, #3
 8000ae4:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8000ae6:	4b23      	ldr	r3, [pc, #140]	; (8000b74 <LTCD__Init+0xb0>)
 8000ae8:	f240 120d 	movw	r2, #269	; 0x10d
 8000aec:	625a      	str	r2, [r3, #36]	; 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8000aee:	4b21      	ldr	r3, [pc, #132]	; (8000b74 <LTCD__Init+0xb0>)
 8000af0:	f240 1243 	movw	r2, #323	; 0x143
 8000af4:	629a      	str	r2, [r3, #40]	; 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8000af6:	4b1f      	ldr	r3, [pc, #124]	; (8000b74 <LTCD__Init+0xb0>)
 8000af8:	f240 1217 	movw	r2, #279	; 0x117
 8000afc:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8000afe:	4b1d      	ldr	r3, [pc, #116]	; (8000b74 <LTCD__Init+0xb0>)
 8000b00:	f240 1247 	movw	r2, #327	; 0x147
 8000b04:	631a      	str	r2, [r3, #48]	; 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000b06:	4b1b      	ldr	r3, [pc, #108]	; (8000b74 <LTCD__Init+0xb0>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hltdc.Init.Backcolor.Blue = 0;
 8000b0e:	4b19      	ldr	r3, [pc, #100]	; (8000b74 <LTCD__Init+0xb0>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000b16:	4b17      	ldr	r3, [pc, #92]	; (8000b74 <LTCD__Init+0xb0>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000b1e:	4b17      	ldr	r3, [pc, #92]	; (8000b7c <LTCD__Init+0xb8>)
 8000b20:	2208      	movs	r2, #8
 8000b22:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000b24:	4b15      	ldr	r3, [pc, #84]	; (8000b7c <LTCD__Init+0xb8>)
 8000b26:	22c0      	movs	r2, #192	; 0xc0
 8000b28:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000b2a:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <LTCD__Init+0xb8>)
 8000b2c:	2204      	movs	r2, #4
 8000b2e:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000b30:	4b12      	ldr	r3, [pc, #72]	; (8000b7c <LTCD__Init+0xb8>)
 8000b32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b36:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000b38:	4810      	ldr	r0, [pc, #64]	; (8000b7c <LTCD__Init+0xb8>)
 8000b3a:	f003 fd55 	bl	80045e8 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000b3e:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <LTCD__Init+0xb0>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000b44:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <LTCD__Init+0xb0>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000b4a:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <LTCD__Init+0xb0>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000b50:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <LTCD__Init+0xb0>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000b56:	f7ff feed 	bl	8000934 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000b5a:	4806      	ldr	r0, [pc, #24]	; (8000b74 <LTCD__Init+0xb0>)
 8000b5c:	f002 fe1a 	bl	8003794 <HAL_LTDC_Init>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000b66:	f000 f88d 	bl	8000c84 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000b6a:	f000 f88e 	bl	8000c8a <ili9341_Init>
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	2000009c 	.word	0x2000009c
 8000b78:	40016800 	.word	0x40016800
 8000b7c:	20000144 	.word	0x20000144

08000b80 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b090      	sub	sp, #64	; 0x40
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]
  LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 8000b8e:	23f0      	movs	r3, #240	; 0xf0
 8000b90:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000b96:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000b9a:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000ba0:	23ff      	movs	r3, #255	; 0xff
 8000ba2:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000ba8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bac:	62bb      	str	r3, [r7, #40]	; 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000bae:	2305      	movs	r3, #5
 8000bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (LayerIndex == 0){
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d101      	bne.n	8000bbc <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <LTCD_Layer_Init+0x78>)
 8000bba:	633b      	str	r3, [r7, #48]	; 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000bbc:	23f0      	movs	r3, #240	; 0xf0
 8000bbe:	637b      	str	r3, [r7, #52]	; 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000bc0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000bc4:	63bb      	str	r3, [r7, #56]	; 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000bd8:	79fa      	ldrb	r2, [r7, #7]
 8000bda:	f107 030c 	add.w	r3, r7, #12
 8000bde:	4619      	mov	r1, r3
 8000be0:	4806      	ldr	r0, [pc, #24]	; (8000bfc <LTCD_Layer_Init+0x7c>)
 8000be2:	f002 fea7 	bl	8003934 <HAL_LTDC_ConfigLayer>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000bec:	f000 f84a 	bl	8000c84 <LCD_Error_Handler>
	}

}
 8000bf0:	bf00      	nop
 8000bf2:	3740      	adds	r7, #64	; 0x40
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	200001d0 	.word	0x200001d0
 8000bfc:	2000009c 	.word	0x2000009c

08000c00 <LCD_SetTextColor>:
	}

}

void LCD_SetTextColor(uint16_t Color)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000c0a:	4a04      	ldr	r2, [pc, #16]	; (8000c1c <LCD_SetTextColor+0x1c>)
 8000c0c:	88fb      	ldrh	r3, [r7, #6]
 8000c0e:	8013      	strh	r3, [r2, #0]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	20000000 	.word	0x20000000

08000c20 <LCD_SetFont>:

void LCD_SetFont(FONT_t *fonts)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000c28:	4a04      	ldr	r2, [pc, #16]	; (8000c3c <LCD_SetFont+0x1c>)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	6013      	str	r3, [r2, #0]
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	20000174 	.word	0x20000174

08000c40 <LCD_Clear>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	460a      	mov	r2, r1
 8000c4a:	71fb      	strb	r3, [r7, #7]
 8000c4c:	4613      	mov	r3, r2
 8000c4e:	80bb      	strh	r3, [r7, #4]
  if (LayerIndex == 0){
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d10e      	bne.n	8000c74 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000c56:	2300      	movs	r3, #0
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	e007      	b.n	8000c6c <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000c5c:	4908      	ldr	r1, [pc, #32]	; (8000c80 <LCD_Clear+0x40>)
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	88ba      	ldrh	r2, [r7, #4]
 8000c62:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8000c72:	d3f3      	bcc.n	8000c5c <LCD_Clear+0x1c>
		}
	}
}
 8000c74:	bf00      	nop
 8000c76:	3714      	adds	r7, #20
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	200001d0 	.word	0x200001d0

08000c84 <LCD_Error_Handler>:

void LCD_Error_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  for(;;); // Something went wrong
 8000c88:	e7fe      	b.n	8000c88 <LCD_Error_Handler+0x4>

08000c8a <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000c8e:	f000 f9ff 	bl	8001090 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8000c92:	20ca      	movs	r0, #202	; 0xca
 8000c94:	f000 f943 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8000c98:	20c3      	movs	r0, #195	; 0xc3
 8000c9a:	f000 f94d 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8000c9e:	2008      	movs	r0, #8
 8000ca0:	f000 f94a 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8000ca4:	2050      	movs	r0, #80	; 0x50
 8000ca6:	f000 f947 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8000caa:	20cf      	movs	r0, #207	; 0xcf
 8000cac:	f000 f937 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8000cb0:	2000      	movs	r0, #0
 8000cb2:	f000 f941 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8000cb6:	20c1      	movs	r0, #193	; 0xc1
 8000cb8:	f000 f93e 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8000cbc:	2030      	movs	r0, #48	; 0x30
 8000cbe:	f000 f93b 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8000cc2:	20ed      	movs	r0, #237	; 0xed
 8000cc4:	f000 f92b 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8000cc8:	2064      	movs	r0, #100	; 0x64
 8000cca:	f000 f935 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8000cce:	2003      	movs	r0, #3
 8000cd0:	f000 f932 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8000cd4:	2012      	movs	r0, #18
 8000cd6:	f000 f92f 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8000cda:	2081      	movs	r0, #129	; 0x81
 8000cdc:	f000 f92c 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8000ce0:	20e8      	movs	r0, #232	; 0xe8
 8000ce2:	f000 f91c 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8000ce6:	2085      	movs	r0, #133	; 0x85
 8000ce8:	f000 f926 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000cec:	2000      	movs	r0, #0
 8000cee:	f000 f923 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000cf2:	2078      	movs	r0, #120	; 0x78
 8000cf4:	f000 f920 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8000cf8:	20cb      	movs	r0, #203	; 0xcb
 8000cfa:	f000 f910 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8000cfe:	2039      	movs	r0, #57	; 0x39
 8000d00:	f000 f91a 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8000d04:	202c      	movs	r0, #44	; 0x2c
 8000d06:	f000 f917 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f000 f914 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8000d10:	2034      	movs	r0, #52	; 0x34
 8000d12:	f000 f911 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8000d16:	2002      	movs	r0, #2
 8000d18:	f000 f90e 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8000d1c:	20f7      	movs	r0, #247	; 0xf7
 8000d1e:	f000 f8fe 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8000d22:	2020      	movs	r0, #32
 8000d24:	f000 f908 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8000d28:	20ea      	movs	r0, #234	; 0xea
 8000d2a:	f000 f8f8 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f000 f902 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000d34:	2000      	movs	r0, #0
 8000d36:	f000 f8ff 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8000d3a:	20b1      	movs	r0, #177	; 0xb1
 8000d3c:	f000 f8ef 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000d40:	2000      	movs	r0, #0
 8000d42:	f000 f8f9 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000d46:	201b      	movs	r0, #27
 8000d48:	f000 f8f6 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000d4c:	20b6      	movs	r0, #182	; 0xb6
 8000d4e:	f000 f8e6 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000d52:	200a      	movs	r0, #10
 8000d54:	f000 f8f0 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8000d58:	20a2      	movs	r0, #162	; 0xa2
 8000d5a:	f000 f8ed 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8000d5e:	20c0      	movs	r0, #192	; 0xc0
 8000d60:	f000 f8dd 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000d64:	2010      	movs	r0, #16
 8000d66:	f000 f8e7 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8000d6a:	20c1      	movs	r0, #193	; 0xc1
 8000d6c:	f000 f8d7 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000d70:	2010      	movs	r0, #16
 8000d72:	f000 f8e1 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8000d76:	20c5      	movs	r0, #197	; 0xc5
 8000d78:	f000 f8d1 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8000d7c:	2045      	movs	r0, #69	; 0x45
 8000d7e:	f000 f8db 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8000d82:	2015      	movs	r0, #21
 8000d84:	f000 f8d8 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8000d88:	20c7      	movs	r0, #199	; 0xc7
 8000d8a:	f000 f8c8 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8000d8e:	2090      	movs	r0, #144	; 0x90
 8000d90:	f000 f8d2 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8000d94:	2036      	movs	r0, #54	; 0x36
 8000d96:	f000 f8c2 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8000d9a:	20c8      	movs	r0, #200	; 0xc8
 8000d9c:	f000 f8cc 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8000da0:	20f2      	movs	r0, #242	; 0xf2
 8000da2:	f000 f8bc 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000da6:	2000      	movs	r0, #0
 8000da8:	f000 f8c6 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8000dac:	20b0      	movs	r0, #176	; 0xb0
 8000dae:	f000 f8b6 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8000db2:	20c2      	movs	r0, #194	; 0xc2
 8000db4:	f000 f8c0 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000db8:	20b6      	movs	r0, #182	; 0xb6
 8000dba:	f000 f8b0 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000dbe:	200a      	movs	r0, #10
 8000dc0:	f000 f8ba 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8000dc4:	20a7      	movs	r0, #167	; 0xa7
 8000dc6:	f000 f8b7 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8000dca:	2027      	movs	r0, #39	; 0x27
 8000dcc:	f000 f8b4 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8000dd0:	2004      	movs	r0, #4
 8000dd2:	f000 f8b1 	bl	8000f38 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8000dd6:	202a      	movs	r0, #42	; 0x2a
 8000dd8:	f000 f8a1 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000ddc:	2000      	movs	r0, #0
 8000dde:	f000 f8ab 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000de2:	2000      	movs	r0, #0
 8000de4:	f000 f8a8 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000de8:	2000      	movs	r0, #0
 8000dea:	f000 f8a5 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8000dee:	20ef      	movs	r0, #239	; 0xef
 8000df0:	f000 f8a2 	bl	8000f38 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8000df4:	202b      	movs	r0, #43	; 0x2b
 8000df6:	f000 f892 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	f000 f89c 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000e00:	2000      	movs	r0, #0
 8000e02:	f000 f899 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8000e06:	2001      	movs	r0, #1
 8000e08:	f000 f896 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8000e0c:	203f      	movs	r0, #63	; 0x3f
 8000e0e:	f000 f893 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8000e12:	20f6      	movs	r0, #246	; 0xf6
 8000e14:	f000 f883 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8000e18:	2001      	movs	r0, #1
 8000e1a:	f000 f88d 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000e1e:	2000      	movs	r0, #0
 8000e20:	f000 f88a 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8000e24:	2006      	movs	r0, #6
 8000e26:	f000 f887 	bl	8000f38 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8000e2a:	202c      	movs	r0, #44	; 0x2c
 8000e2c:	f000 f877 	bl	8000f1e <ili9341_Write_Reg>
  LCD_Delay(200);
 8000e30:	20c8      	movs	r0, #200	; 0xc8
 8000e32:	f000 f9e9 	bl	8001208 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8000e36:	2026      	movs	r0, #38	; 0x26
 8000e38:	f000 f871 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	f000 f87b 	bl	8000f38 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8000e42:	20e0      	movs	r0, #224	; 0xe0
 8000e44:	f000 f86b 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8000e48:	200f      	movs	r0, #15
 8000e4a:	f000 f875 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8000e4e:	2029      	movs	r0, #41	; 0x29
 8000e50:	f000 f872 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8000e54:	2024      	movs	r0, #36	; 0x24
 8000e56:	f000 f86f 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8000e5a:	200c      	movs	r0, #12
 8000e5c:	f000 f86c 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8000e60:	200e      	movs	r0, #14
 8000e62:	f000 f869 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8000e66:	2009      	movs	r0, #9
 8000e68:	f000 f866 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8000e6c:	204e      	movs	r0, #78	; 0x4e
 8000e6e:	f000 f863 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000e72:	2078      	movs	r0, #120	; 0x78
 8000e74:	f000 f860 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8000e78:	203c      	movs	r0, #60	; 0x3c
 8000e7a:	f000 f85d 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8000e7e:	2009      	movs	r0, #9
 8000e80:	f000 f85a 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8000e84:	2013      	movs	r0, #19
 8000e86:	f000 f857 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8000e8a:	2005      	movs	r0, #5
 8000e8c:	f000 f854 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8000e90:	2017      	movs	r0, #23
 8000e92:	f000 f851 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8000e96:	2011      	movs	r0, #17
 8000e98:	f000 f84e 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000e9c:	2000      	movs	r0, #0
 8000e9e:	f000 f84b 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8000ea2:	20e1      	movs	r0, #225	; 0xe1
 8000ea4:	f000 f83b 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000ea8:	2000      	movs	r0, #0
 8000eaa:	f000 f845 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8000eae:	2016      	movs	r0, #22
 8000eb0:	f000 f842 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000eb4:	201b      	movs	r0, #27
 8000eb6:	f000 f83f 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8000eba:	2004      	movs	r0, #4
 8000ebc:	f000 f83c 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8000ec0:	2011      	movs	r0, #17
 8000ec2:	f000 f839 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8000ec6:	2007      	movs	r0, #7
 8000ec8:	f000 f836 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8000ecc:	2031      	movs	r0, #49	; 0x31
 8000ece:	f000 f833 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8000ed2:	2033      	movs	r0, #51	; 0x33
 8000ed4:	f000 f830 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8000ed8:	2042      	movs	r0, #66	; 0x42
 8000eda:	f000 f82d 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8000ede:	2005      	movs	r0, #5
 8000ee0:	f000 f82a 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8000ee4:	200c      	movs	r0, #12
 8000ee6:	f000 f827 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8000eea:	200a      	movs	r0, #10
 8000eec:	f000 f824 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8000ef0:	2028      	movs	r0, #40	; 0x28
 8000ef2:	f000 f821 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8000ef6:	202f      	movs	r0, #47	; 0x2f
 8000ef8:	f000 f81e 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8000efc:	200f      	movs	r0, #15
 8000efe:	f000 f81b 	bl	8000f38 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8000f02:	2011      	movs	r0, #17
 8000f04:	f000 f80b 	bl	8000f1e <ili9341_Write_Reg>
  LCD_Delay(200);
 8000f08:	20c8      	movs	r0, #200	; 0xc8
 8000f0a:	f000 f97d 	bl	8001208 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8000f0e:	2029      	movs	r0, #41	; 0x29
 8000f10:	f000 f805 	bl	8000f1e <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8000f14:	202c      	movs	r0, #44	; 0x2c
 8000f16:	f000 f802 	bl	8000f1e <ili9341_Write_Reg>
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b082      	sub	sp, #8
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	4603      	mov	r3, r0
 8000f26:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 f94a 	bl	80011c4 <LCD_IO_WriteReg>
}
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f000 f91b 	bl	8001180 <LCD_IO_WriteData>
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8000f58:	4819      	ldr	r0, [pc, #100]	; (8000fc0 <SPI_Init+0x6c>)
 8000f5a:	f004 f9d9 	bl	8005310 <HAL_SPI_GetState>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d12b      	bne.n	8000fbc <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8000f64:	4b16      	ldr	r3, [pc, #88]	; (8000fc0 <SPI_Init+0x6c>)
 8000f66:	4a17      	ldr	r2, [pc, #92]	; (8000fc4 <SPI_Init+0x70>)
 8000f68:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000f6a:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <SPI_Init+0x6c>)
 8000f6c:	2218      	movs	r2, #24
 8000f6e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8000f70:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <SPI_Init+0x6c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <SPI_Init+0x6c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8000f7c:	4b10      	ldr	r3, [pc, #64]	; (8000fc0 <SPI_Init+0x6c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8000f82:	4b0f      	ldr	r3, [pc, #60]	; (8000fc0 <SPI_Init+0x6c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8000f88:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <SPI_Init+0x6c>)
 8000f8a:	2207      	movs	r2, #7
 8000f8c:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <SPI_Init+0x6c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8000f94:	4b0a      	ldr	r3, [pc, #40]	; (8000fc0 <SPI_Init+0x6c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8000f9a:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <SPI_Init+0x6c>)
 8000f9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fa0:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8000fa2:	4b07      	ldr	r3, [pc, #28]	; (8000fc0 <SPI_Init+0x6c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8000fa8:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <SPI_Init+0x6c>)
 8000faa:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fae:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8000fb0:	4803      	ldr	r0, [pc, #12]	; (8000fc0 <SPI_Init+0x6c>)
 8000fb2:	f000 f833 	bl	800101c <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8000fb6:	4802      	ldr	r0, [pc, #8]	; (8000fc0 <SPI_Init+0x6c>)
 8000fb8:	f003 fd0a 	bl	80049d0 <HAL_SPI_Init>
  }
}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000178 	.word	0x20000178
 8000fc4:	40015000 	.word	0x40015000

08000fc8 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8000fd6:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <SPI_Write+0x34>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	1db9      	adds	r1, r7, #6
 8000fdc:	2201      	movs	r2, #1
 8000fde:	4808      	ldr	r0, [pc, #32]	; (8001000 <SPI_Write+0x38>)
 8000fe0:	f003 fda7 	bl	8004b32 <HAL_SPI_Transmit>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8000fe8:	7bfb      	ldrb	r3, [r7, #15]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8000fee:	f000 f809 	bl	8001004 <SPI_Error>
  }
}
 8000ff2:	bf00      	nop
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000004 	.word	0x20000004
 8001000:	20000178 	.word	0x20000178

08001004 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001008:	4803      	ldr	r0, [pc, #12]	; (8001018 <SPI_Error+0x14>)
 800100a:	f003 fd6a 	bl	8004ae2 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 800100e:	f7ff ffa1 	bl	8000f54 <SPI_Init>
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	20000178 	.word	0x20000178

0800101c <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b08a      	sub	sp, #40	; 0x28
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001024:	2300      	movs	r3, #0
 8001026:	613b      	str	r3, [r7, #16]
 8001028:	4b17      	ldr	r3, [pc, #92]	; (8001088 <SPI_MspInit+0x6c>)
 800102a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102c:	4a16      	ldr	r2, [pc, #88]	; (8001088 <SPI_MspInit+0x6c>)
 800102e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001032:	6453      	str	r3, [r2, #68]	; 0x44
 8001034:	4b14      	ldr	r3, [pc, #80]	; (8001088 <SPI_MspInit+0x6c>)
 8001036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001038:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800103c:	613b      	str	r3, [r7, #16]
 800103e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001040:	2300      	movs	r3, #0
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	4b10      	ldr	r3, [pc, #64]	; (8001088 <SPI_MspInit+0x6c>)
 8001046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001048:	4a0f      	ldr	r2, [pc, #60]	; (8001088 <SPI_MspInit+0x6c>)
 800104a:	f043 0320 	orr.w	r3, r3, #32
 800104e:	6313      	str	r3, [r2, #48]	; 0x30
 8001050:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <SPI_MspInit+0x6c>)
 8001052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001054:	f003 0320 	and.w	r3, r3, #32
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 800105c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001060:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001062:	2302      	movs	r3, #2
 8001064:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001066:	2302      	movs	r3, #2
 8001068:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800106a:	2301      	movs	r3, #1
 800106c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 800106e:	2305      	movs	r3, #5
 8001070:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	4619      	mov	r1, r3
 8001078:	4804      	ldr	r0, [pc, #16]	; (800108c <SPI_MspInit+0x70>)
 800107a:	f001 fee1 	bl	8002e40 <HAL_GPIO_Init>
}
 800107e:	bf00      	nop
 8001080:	3728      	adds	r7, #40	; 0x28
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40023800 	.word	0x40023800
 800108c:	40021400 	.word	0x40021400

08001090 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001096:	4b36      	ldr	r3, [pc, #216]	; (8001170 <LCD_IO_Init+0xe0>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d164      	bne.n	8001168 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 800109e:	4b34      	ldr	r3, [pc, #208]	; (8001170 <LCD_IO_Init+0xe0>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80010a4:	2300      	movs	r3, #0
 80010a6:	60bb      	str	r3, [r7, #8]
 80010a8:	4b32      	ldr	r3, [pc, #200]	; (8001174 <LCD_IO_Init+0xe4>)
 80010aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ac:	4a31      	ldr	r2, [pc, #196]	; (8001174 <LCD_IO_Init+0xe4>)
 80010ae:	f043 0308 	orr.w	r3, r3, #8
 80010b2:	6313      	str	r3, [r2, #48]	; 0x30
 80010b4:	4b2f      	ldr	r3, [pc, #188]	; (8001174 <LCD_IO_Init+0xe4>)
 80010b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b8:	f003 0308 	and.w	r3, r3, #8
 80010bc:	60bb      	str	r3, [r7, #8]
 80010be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80010c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80010c6:	2301      	movs	r3, #1
 80010c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80010ce:	2302      	movs	r3, #2
 80010d0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80010d2:	f107 030c 	add.w	r3, r7, #12
 80010d6:	4619      	mov	r1, r3
 80010d8:	4827      	ldr	r0, [pc, #156]	; (8001178 <LCD_IO_Init+0xe8>)
 80010da:	f001 feb1 	bl	8002e40 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	4b24      	ldr	r3, [pc, #144]	; (8001174 <LCD_IO_Init+0xe4>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	4a23      	ldr	r2, [pc, #140]	; (8001174 <LCD_IO_Init+0xe4>)
 80010e8:	f043 0308 	orr.w	r3, r3, #8
 80010ec:	6313      	str	r3, [r2, #48]	; 0x30
 80010ee:	4b21      	ldr	r3, [pc, #132]	; (8001174 <LCD_IO_Init+0xe4>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f003 0308 	and.w	r3, r3, #8
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80010fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010fe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001100:	2301      	movs	r3, #1
 8001102:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001108:	2302      	movs	r3, #2
 800110a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	4619      	mov	r1, r3
 8001112:	4819      	ldr	r0, [pc, #100]	; (8001178 <LCD_IO_Init+0xe8>)
 8001114:	f001 fe94 	bl	8002e40 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001118:	2300      	movs	r3, #0
 800111a:	603b      	str	r3, [r7, #0]
 800111c:	4b15      	ldr	r3, [pc, #84]	; (8001174 <LCD_IO_Init+0xe4>)
 800111e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001120:	4a14      	ldr	r2, [pc, #80]	; (8001174 <LCD_IO_Init+0xe4>)
 8001122:	f043 0304 	orr.w	r3, r3, #4
 8001126:	6313      	str	r3, [r2, #48]	; 0x30
 8001128:	4b12      	ldr	r3, [pc, #72]	; (8001174 <LCD_IO_Init+0xe4>)
 800112a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112c:	f003 0304 	and.w	r3, r3, #4
 8001130:	603b      	str	r3, [r7, #0]
 8001132:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001134:	2304      	movs	r3, #4
 8001136:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001138:	2301      	movs	r3, #1
 800113a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001140:	2302      	movs	r3, #2
 8001142:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001144:	f107 030c 	add.w	r3, r7, #12
 8001148:	4619      	mov	r1, r3
 800114a:	480c      	ldr	r0, [pc, #48]	; (800117c <LCD_IO_Init+0xec>)
 800114c:	f001 fe78 	bl	8002e40 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001150:	2200      	movs	r2, #0
 8001152:	2104      	movs	r1, #4
 8001154:	4809      	ldr	r0, [pc, #36]	; (800117c <LCD_IO_Init+0xec>)
 8001156:	f002 f943 	bl	80033e0 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800115a:	2201      	movs	r2, #1
 800115c:	2104      	movs	r1, #4
 800115e:	4807      	ldr	r0, [pc, #28]	; (800117c <LCD_IO_Init+0xec>)
 8001160:	f002 f93e 	bl	80033e0 <HAL_GPIO_WritePin>

    SPI_Init();
 8001164:	f7ff fef6 	bl	8000f54 <SPI_Init>
  }
}
 8001168:	bf00      	nop
 800116a:	3720      	adds	r7, #32
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	200259d0 	.word	0x200259d0
 8001174:	40023800 	.word	0x40023800
 8001178:	40020c00 	.word	0x40020c00
 800117c:	40020800 	.word	0x40020800

08001180 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800118a:	2201      	movs	r2, #1
 800118c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001190:	480a      	ldr	r0, [pc, #40]	; (80011bc <LCD_IO_WriteData+0x3c>)
 8001192:	f002 f925 	bl	80033e0 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001196:	2200      	movs	r2, #0
 8001198:	2104      	movs	r1, #4
 800119a:	4809      	ldr	r0, [pc, #36]	; (80011c0 <LCD_IO_WriteData+0x40>)
 800119c:	f002 f920 	bl	80033e0 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 80011a0:	88fb      	ldrh	r3, [r7, #6]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ff10 	bl	8000fc8 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80011a8:	2201      	movs	r2, #1
 80011aa:	2104      	movs	r1, #4
 80011ac:	4804      	ldr	r0, [pc, #16]	; (80011c0 <LCD_IO_WriteData+0x40>)
 80011ae:	f002 f917 	bl	80033e0 <HAL_GPIO_WritePin>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40020c00 	.word	0x40020c00
 80011c0:	40020800 	.word	0x40020800

080011c4 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80011ce:	2200      	movs	r2, #0
 80011d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011d4:	480a      	ldr	r0, [pc, #40]	; (8001200 <LCD_IO_WriteReg+0x3c>)
 80011d6:	f002 f903 	bl	80033e0 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80011da:	2200      	movs	r2, #0
 80011dc:	2104      	movs	r1, #4
 80011de:	4809      	ldr	r0, [pc, #36]	; (8001204 <LCD_IO_WriteReg+0x40>)
 80011e0:	f002 f8fe 	bl	80033e0 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff feed 	bl	8000fc8 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80011ee:	2201      	movs	r2, #1
 80011f0:	2104      	movs	r1, #4
 80011f2:	4804      	ldr	r0, [pc, #16]	; (8001204 <LCD_IO_WriteReg+0x40>)
 80011f4:	f002 f8f4 	bl	80033e0 <HAL_GPIO_WritePin>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40020c00 	.word	0x40020c00
 8001204:	40020800 	.word	0x40020800

08001208 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  osDelay(Delay);
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f004 fc81 	bl	8005b18 <osDelay>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <appInit>:

/*
 * @brief Initialize the application
 */
void appInit(void)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	af00      	add	r7, sp, #0
	// Initialize Tasks, Timers, and ITC structures
	initTimers();
 8001222:	f000 f84d 	bl	80012c0 <initTimers>
	initSempahores();
 8001226:	f000 f889 	bl	800133c <initSempahores>
	initMutexes();
 800122a:	f000 f8bf 	bl	80013ac <initMutexes>
	initEventFlags();
 800122e:	f000 f8f3 	bl	8001418 <initEventFlags>

	// Initialize the LTCD
	lcdInit();
 8001232:	f000 f931 	bl	8001498 <lcdInit>

	// Initialize the Gyro
	Gyro_Init();
 8001236:	f7ff f9f9 	bl	800062c <Gyro_Init>

	// Start tasks/timers
	initTasks();
 800123a:	f000 f805 	bl	8001248 <initTasks>
	startTimers();
 800123e:	f000 f90b 	bl	8001458 <startTimers>
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <initTasks>:

/*
 * @brief Initialize all tasks
 */
void initTasks(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
	// Create new task threads
	speedSetpointTaskID = osThreadNew(speedSetpointTask, NULL, &speedSetpointTaskAttr);
 800124c:	4a12      	ldr	r2, [pc, #72]	; (8001298 <initTasks+0x50>)
 800124e:	2100      	movs	r1, #0
 8001250:	4812      	ldr	r0, [pc, #72]	; (800129c <initTasks+0x54>)
 8001252:	f004 fbcf 	bl	80059f4 <osThreadNew>
 8001256:	4603      	mov	r3, r0
 8001258:	4a11      	ldr	r2, [pc, #68]	; (80012a0 <initTasks+0x58>)
 800125a:	6013      	str	r3, [r2, #0]
	vehicleDirectionTaskID = osThreadNew(vehicleDirectionTask, NULL, &vehicleDirectionTaskAttr);
 800125c:	4a11      	ldr	r2, [pc, #68]	; (80012a4 <initTasks+0x5c>)
 800125e:	2100      	movs	r1, #0
 8001260:	4811      	ldr	r0, [pc, #68]	; (80012a8 <initTasks+0x60>)
 8001262:	f004 fbc7 	bl	80059f4 <osThreadNew>
 8001266:	4603      	mov	r3, r0
 8001268:	4a10      	ldr	r2, [pc, #64]	; (80012ac <initTasks+0x64>)
 800126a:	6013      	str	r3, [r2, #0]
	lcdDisplayTaskID = osThreadNew(lcdDisplayTask, NULL, &lcdDisplayTaskAttr);
	ledOutputTaskID = osThreadNew(ledOutputTask, NULL, &ledOutputTaskAttr);
	#endif

	// Verify that all task threads were created successfully
	assert(speedSetpointTaskID != NULL);
 800126c:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <initTasks+0x58>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d105      	bne.n	8001280 <initTasks+0x38>
 8001274:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <initTasks+0x68>)
 8001276:	4a0f      	ldr	r2, [pc, #60]	; (80012b4 <initTasks+0x6c>)
 8001278:	21c2      	movs	r1, #194	; 0xc2
 800127a:	480f      	ldr	r0, [pc, #60]	; (80012b8 <initTasks+0x70>)
 800127c:	f00a fb0a 	bl	800b894 <__assert_func>


	assert(vehicleDirectionTaskID != NULL);
 8001280:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <initTasks+0x64>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d105      	bne.n	8001294 <initTasks+0x4c>
 8001288:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <initTasks+0x74>)
 800128a:	4a0a      	ldr	r2, [pc, #40]	; (80012b4 <initTasks+0x6c>)
 800128c:	21c5      	movs	r1, #197	; 0xc5
 800128e:	480a      	ldr	r0, [pc, #40]	; (80012b8 <initTasks+0x70>)
 8001290:	f00a fb00 	bl	800b894 <__assert_func>
	#ifdef DEBUGGING
	assert(vehicleMonitorTaskID != NULL);
	assert(lcdDisplayTaskID != NULL);
	assert(ledOutputTaskID != NULL);
	#endif
}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	0800cbdc 	.word	0x0800cbdc
 800129c:	08001665 	.word	0x08001665
 80012a0:	200259dc 	.word	0x200259dc
 80012a4:	0800cc00 	.word	0x0800cc00
 80012a8:	08001755 	.word	0x08001755
 80012ac:	200259e0 	.word	0x200259e0
 80012b0:	0800c8e0 	.word	0x0800c8e0
 80012b4:	0800cc94 	.word	0x0800cc94
 80012b8:	0800c8fc 	.word	0x0800c8fc
 80012bc:	0800c910 	.word	0x0800c910

080012c0 <initTimers>:

/*
 * @brief Initalize app timers
 */
void initTimers(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
	// Create timers
	holdButtonTimerID = osTimerNew(holdButtonTimerCallback, osTimerOnce, NULL, &holdButtonTimerAttr);
 80012c4:	4b13      	ldr	r3, [pc, #76]	; (8001314 <initTimers+0x54>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	2100      	movs	r1, #0
 80012ca:	4813      	ldr	r0, [pc, #76]	; (8001318 <initTimers+0x58>)
 80012cc:	f004 fc54 	bl	8005b78 <osTimerNew>
 80012d0:	4603      	mov	r3, r0
 80012d2:	4a12      	ldr	r2, [pc, #72]	; (800131c <initTimers+0x5c>)
 80012d4:	6013      	str	r3, [r2, #0]
	vehicleDirWakeupTimerID = osTimerNew(vehicleDirWakeupTimerCallback, osTimerPeriodic, NULL, &vehicleDirWakeupTimerAttr);
 80012d6:	4b12      	ldr	r3, [pc, #72]	; (8001320 <initTimers+0x60>)
 80012d8:	2200      	movs	r2, #0
 80012da:	2101      	movs	r1, #1
 80012dc:	4811      	ldr	r0, [pc, #68]	; (8001324 <initTimers+0x64>)
 80012de:	f004 fc4b 	bl	8005b78 <osTimerNew>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4a10      	ldr	r2, [pc, #64]	; (8001328 <initTimers+0x68>)
 80012e6:	6013      	str	r3, [r2, #0]
	lcdDisplayWakeupTimerID = osTimerNew(lcdDisplayWakeupTimerCallback, osTimerPeriodic, NULL, &lcdDisplayWakeupTimerAttr);
	directionAlertTimerID = osTimerNew(directionAlertTimerCallback, osTimerOnce, NULL, &directionAlertTimerAttr);
	#endif

	// Verify each of the timers was setup properly
	assert(holdButtonTimerID != NULL);
 80012e8:	4b0c      	ldr	r3, [pc, #48]	; (800131c <initTimers+0x5c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d105      	bne.n	80012fc <initTimers+0x3c>
 80012f0:	4b0e      	ldr	r3, [pc, #56]	; (800132c <initTimers+0x6c>)
 80012f2:	4a0f      	ldr	r2, [pc, #60]	; (8001330 <initTimers+0x70>)
 80012f4:	21dc      	movs	r1, #220	; 0xdc
 80012f6:	480f      	ldr	r0, [pc, #60]	; (8001334 <initTimers+0x74>)
 80012f8:	f00a facc 	bl	800b894 <__assert_func>
	assert(vehicleDirWakeupTimerID != NULL);
 80012fc:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <initTimers+0x68>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d105      	bne.n	8001310 <initTimers+0x50>
 8001304:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <initTimers+0x78>)
 8001306:	4a0a      	ldr	r2, [pc, #40]	; (8001330 <initTimers+0x70>)
 8001308:	21dd      	movs	r1, #221	; 0xdd
 800130a:	480a      	ldr	r0, [pc, #40]	; (8001334 <initTimers+0x74>)
 800130c:	f00a fac2 	bl	800b894 <__assert_func>
	#ifdef DEBUGGING
	assert(lcdDisplayWakeupTimerID != NULL);
	assert(directionAlertTimerID != NULL);
	#endif
}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}
 8001314:	0800cc24 	.word	0x0800cc24
 8001318:	08001885 	.word	0x08001885
 800131c:	200259e4 	.word	0x200259e4
 8001320:	0800cc34 	.word	0x0800cc34
 8001324:	080018b1 	.word	0x080018b1
 8001328:	200259e8 	.word	0x200259e8
 800132c:	0800c930 	.word	0x0800c930
 8001330:	0800cca0 	.word	0x0800cca0
 8001334:	0800c8fc 	.word	0x0800c8fc
 8001338:	0800c94c 	.word	0x0800c94c

0800133c <initSempahores>:

/*
 * @brief Initialize app semaphores
 */
void initSempahores(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
	// Create new app semaphores
	buttonStateSemaphorID = osSemaphoreNew(MAKE_BINARY_SEMAPHORE, SEMAPHORE_ZERO_INIT_TOKENS,
 8001340:	4a12      	ldr	r2, [pc, #72]	; (800138c <initSempahores+0x50>)
 8001342:	2100      	movs	r1, #0
 8001344:	2001      	movs	r0, #1
 8001346:	f004 fea5 	bl	8006094 <osSemaphoreNew>
 800134a:	4603      	mov	r3, r0
 800134c:	4a10      	ldr	r2, [pc, #64]	; (8001390 <initSempahores+0x54>)
 800134e:	6013      	str	r3, [r2, #0]
										   &buttonStateSemaphorAttr);
	vehicleDirSemaphoreID = osSemaphoreNew(MAKE_BINARY_SEMAPHORE, SEMAPHORE_ZERO_INIT_TOKENS,
 8001350:	4a10      	ldr	r2, [pc, #64]	; (8001394 <initSempahores+0x58>)
 8001352:	2100      	movs	r1, #0
 8001354:	2001      	movs	r0, #1
 8001356:	f004 fe9d 	bl	8006094 <osSemaphoreNew>
 800135a:	4603      	mov	r3, r0
 800135c:	4a0e      	ldr	r2, [pc, #56]	; (8001398 <initSempahores+0x5c>)
 800135e:	6013      	str	r3, [r2, #0]
	lcdDisplaySemaphoreID = osSemaphoreNew(MAKE_BINARY_SEMAPHORE, SEMAPHORE_ZERO_INIT_TOKENS,
										   &lcdDisplaySemaphoreAttr);
	#endif

	// Verify each semaphore was initialized sucessfully
	assert(buttonStateSemaphorID != NULL);
 8001360:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <initSempahores+0x54>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d105      	bne.n	8001374 <initSempahores+0x38>
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <initSempahores+0x60>)
 800136a:	4a0d      	ldr	r2, [pc, #52]	; (80013a0 <initSempahores+0x64>)
 800136c:	21f5      	movs	r1, #245	; 0xf5
 800136e:	480d      	ldr	r0, [pc, #52]	; (80013a4 <initSempahores+0x68>)
 8001370:	f00a fa90 	bl	800b894 <__assert_func>
	assert(vehicleDirSemaphoreID != NULL);
 8001374:	4b08      	ldr	r3, [pc, #32]	; (8001398 <initSempahores+0x5c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d105      	bne.n	8001388 <initSempahores+0x4c>
 800137c:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <initSempahores+0x6c>)
 800137e:	4a08      	ldr	r2, [pc, #32]	; (80013a0 <initSempahores+0x64>)
 8001380:	21f6      	movs	r1, #246	; 0xf6
 8001382:	4808      	ldr	r0, [pc, #32]	; (80013a4 <initSempahores+0x68>)
 8001384:	f00a fa86 	bl	800b894 <__assert_func>
	#ifdef DEBUGGING
	assert(lcdDisplaySemaphoreID != NULL);
	#endif
}
 8001388:	bf00      	nop
 800138a:	bd80      	pop	{r7, pc}
 800138c:	0800cc44 	.word	0x0800cc44
 8001390:	200259ec 	.word	0x200259ec
 8001394:	0800cc54 	.word	0x0800cc54
 8001398:	200259f0 	.word	0x200259f0
 800139c:	0800c96c 	.word	0x0800c96c
 80013a0:	0800ccac 	.word	0x0800ccac
 80013a4:	0800c8fc 	.word	0x0800c8fc
 80013a8:	0800c98c 	.word	0x0800c98c

080013ac <initMutexes>:

/*
 * @brief Initialize app mutexes
 */
void initMutexes(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	// Create app mutexes
	speedDataMutexID = osMutexNew(&speedDataMutexAttr);
 80013b0:	4811      	ldr	r0, [pc, #68]	; (80013f8 <initMutexes+0x4c>)
 80013b2:	f004 fd61 	bl	8005e78 <osMutexNew>
 80013b6:	4603      	mov	r3, r0
 80013b8:	4a10      	ldr	r2, [pc, #64]	; (80013fc <initMutexes+0x50>)
 80013ba:	6013      	str	r3, [r2, #0]
	vehicleDirDataMutexID = osMutexNew(&vehicleDirDataMutexAttr);
 80013bc:	4810      	ldr	r0, [pc, #64]	; (8001400 <initMutexes+0x54>)
 80013be:	f004 fd5b 	bl	8005e78 <osMutexNew>
 80013c2:	4603      	mov	r3, r0
 80013c4:	4a0f      	ldr	r2, [pc, #60]	; (8001404 <initMutexes+0x58>)
 80013c6:	6013      	str	r3, [r2, #0]

	// Verifiy that the mutexes were created successfully
	assert(speedDataMutexID != NULL);
 80013c8:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <initMutexes+0x50>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d106      	bne.n	80013de <initMutexes+0x32>
 80013d0:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <initMutexes+0x5c>)
 80013d2:	4a0e      	ldr	r2, [pc, #56]	; (800140c <initMutexes+0x60>)
 80013d4:	f240 1107 	movw	r1, #263	; 0x107
 80013d8:	480d      	ldr	r0, [pc, #52]	; (8001410 <initMutexes+0x64>)
 80013da:	f00a fa5b 	bl	800b894 <__assert_func>
	assert(vehicleDirDataMutexID != NULL);
 80013de:	4b09      	ldr	r3, [pc, #36]	; (8001404 <initMutexes+0x58>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d106      	bne.n	80013f4 <initMutexes+0x48>
 80013e6:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <initMutexes+0x68>)
 80013e8:	4a08      	ldr	r2, [pc, #32]	; (800140c <initMutexes+0x60>)
 80013ea:	f44f 7184 	mov.w	r1, #264	; 0x108
 80013ee:	4808      	ldr	r0, [pc, #32]	; (8001410 <initMutexes+0x64>)
 80013f0:	f00a fa50 	bl	800b894 <__assert_func>
}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	0800cc64 	.word	0x0800cc64
 80013fc:	200259f4 	.word	0x200259f4
 8001400:	0800cc74 	.word	0x0800cc74
 8001404:	200259f8 	.word	0x200259f8
 8001408:	0800c9ac 	.word	0x0800c9ac
 800140c:	0800ccbc 	.word	0x0800ccbc
 8001410:	0800c8fc 	.word	0x0800c8fc
 8001414:	0800c9c8 	.word	0x0800c9c8

08001418 <initEventFlags>:

/*
 * @brief Initialize app event flags
 */
void initEventFlags(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	// Create app event flags
	vehicleMonitorEventFlagID = osEventFlagsNew(&vehicleMonitorEventFlagAttr);
 800141c:	4809      	ldr	r0, [pc, #36]	; (8001444 <initEventFlags+0x2c>)
 800141e:	f004 fca8 	bl	8005d72 <osEventFlagsNew>
 8001422:	4603      	mov	r3, r0
 8001424:	4a08      	ldr	r2, [pc, #32]	; (8001448 <initEventFlags+0x30>)
 8001426:	6013      	str	r3, [r2, #0]
	#ifdef DEBUGGING
	ledOutputEventFlagID = osEventFlagsNew(&ledOutputEventFlagAttr);
	#endif

	// Verify that the event flags were created successfully
	assert(vehicleMonitorEventFlagID != NULL);
 8001428:	4b07      	ldr	r3, [pc, #28]	; (8001448 <initEventFlags+0x30>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d106      	bne.n	800143e <initEventFlags+0x26>
 8001430:	4b06      	ldr	r3, [pc, #24]	; (800144c <initEventFlags+0x34>)
 8001432:	4a07      	ldr	r2, [pc, #28]	; (8001450 <initEventFlags+0x38>)
 8001434:	f240 1119 	movw	r1, #281	; 0x119
 8001438:	4806      	ldr	r0, [pc, #24]	; (8001454 <initEventFlags+0x3c>)
 800143a:	f00a fa2b 	bl	800b894 <__assert_func>

	#ifdef DEBUGGING
	assert(ledOutputEventFlagID != NULL);
	#endif
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	0800cc84 	.word	0x0800cc84
 8001448:	200259fc 	.word	0x200259fc
 800144c:	0800c9e8 	.word	0x0800c9e8
 8001450:	0800ccc8 	.word	0x0800ccc8
 8001454:	0800c8fc 	.word	0x0800c8fc

08001458 <startTimers>:

/*
 * @brief Starts the task wakeup timers
 */
void startTimers(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
	// Start task wakeup timers
	osStatus_t dirWakeupTimerStatus = osTimerStart(vehicleDirWakeupTimerID, VEHICLE_DIR_WAKEUP_TIMER_TICKS);
 800145e:	4b0a      	ldr	r3, [pc, #40]	; (8001488 <startTimers+0x30>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	2164      	movs	r1, #100	; 0x64
 8001464:	4618      	mov	r0, r3
 8001466:	f004 fc03 	bl	8005c70 <osTimerStart>
 800146a:	6078      	str	r0, [r7, #4]
	#ifdef DEBUGGING
	osStatus_t lcdWakeupTimerStatus = osTimerStart(lcdDisplayWakeupTimerID, LCD_DISPLAY_TIMER_TICKS);
	#endif

	// Verify that the timers were started successfully
	assert(dirWakeupTimerStatus == osOK);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d006      	beq.n	8001480 <startTimers+0x28>
 8001472:	4b06      	ldr	r3, [pc, #24]	; (800148c <startTimers+0x34>)
 8001474:	4a06      	ldr	r2, [pc, #24]	; (8001490 <startTimers+0x38>)
 8001476:	f44f 7197 	mov.w	r1, #302	; 0x12e
 800147a:	4806      	ldr	r0, [pc, #24]	; (8001494 <startTimers+0x3c>)
 800147c:	f00a fa0a 	bl	800b894 <__assert_func>
	#ifdef DEBUGGING
	assert(lcdWakeupTimerStatus == osOK);
	#endif
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	200259e8 	.word	0x200259e8
 800148c:	0800ca0c 	.word	0x0800ca0c
 8001490:	0800ccd8 	.word	0x0800ccd8
 8001494:	0800c8fc 	.word	0x0800c8fc

08001498 <lcdInit>:

/*
 * @brief Initialize the LCD
 */
void lcdInit(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
	LTCD__Init();
 800149c:	f7ff fb12 	bl	8000ac4 <LTCD__Init>
	LTCD_Layer_Init(0);
 80014a0:	2000      	movs	r0, #0
 80014a2:	f7ff fb6d 	bl	8000b80 <LTCD_Layer_Init>
	LCD_Clear(0,LCD_COLOR_CYAN);
 80014a6:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80014aa:	2000      	movs	r0, #0
 80014ac:	f7ff fbc8 	bl	8000c40 <LCD_Clear>
	LCD_SetTextColor(LCD_COLOR_BLACK);
 80014b0:	2000      	movs	r0, #0
 80014b2:	f7ff fba5 	bl	8000c00 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 80014b6:	4802      	ldr	r0, [pc, #8]	; (80014c0 <lcdInit+0x28>)
 80014b8:	f7ff fbb2 	bl	8000c20 <LCD_SetFont>
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000008 	.word	0x20000008

080014c4 <updateVehicleSpeedData>:

/*
 *
 */
void updateVehicleSpeedData(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
	// Since the button was pressed, accelerate by 5
	int acceleration = 5;
 80014ca:	2305      	movs	r3, #5
 80014cc:	60fb      	str	r3, [r7, #12]

	// If the button was held sufficiently long (1 second), flip the sign
	// of acceleration (from 5 to -5) to signal deceleration
	if(buttonHeld == true) { buttonHeld = false; acceleration *= -1; }
 80014ce:	4b2a      	ldr	r3, [pc, #168]	; (8001578 <updateVehicleSpeedData+0xb4>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d005      	beq.n	80014e4 <updateVehicleSpeedData+0x20>
 80014d8:	4b27      	ldr	r3, [pc, #156]	; (8001578 <updateVehicleSpeedData+0xb4>)
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	425b      	negs	r3, r3
 80014e2:	60fb      	str	r3, [r7, #12]

	// Acquire the speed data mutex before reading the vehicle speed data
	osStatus_t mutexStatus = osMutexAcquire(speedDataMutexID, osWaitForever);
 80014e4:	4b25      	ldr	r3, [pc, #148]	; (800157c <updateVehicleSpeedData+0xb8>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f04f 31ff 	mov.w	r1, #4294967295
 80014ec:	4618      	mov	r0, r3
 80014ee:	f004 fd49 	bl	8005f84 <osMutexAcquire>
 80014f2:	60b8      	str	r0, [r7, #8]
	assert(mutexStatus == osOK);
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d006      	beq.n	8001508 <updateVehicleSpeedData+0x44>
 80014fa:	4b21      	ldr	r3, [pc, #132]	; (8001580 <updateVehicleSpeedData+0xbc>)
 80014fc:	4a21      	ldr	r2, [pc, #132]	; (8001584 <updateVehicleSpeedData+0xc0>)
 80014fe:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8001502:	4821      	ldr	r0, [pc, #132]	; (8001588 <updateVehicleSpeedData+0xc4>)
 8001504:	f00a f9c6 	bl	800b894 <__assert_func>

	// Update vehicle speed
	uint8_t currentSpeed = speedData.speed;
 8001508:	4b20      	ldr	r3, [pc, #128]	; (800158c <updateVehicleSpeedData+0xc8>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	71fb      	strb	r3, [r7, #7]

	// Update vehicle speed
	// NOTE: Speed should never be negative
	if((currentSpeed + acceleration) < 0){ speedData.speed = 0; }
 800150e:	79fa      	ldrb	r2, [r7, #7]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	4413      	add	r3, r2
 8001514:	2b00      	cmp	r3, #0
 8001516:	da03      	bge.n	8001520 <updateVehicleSpeedData+0x5c>
 8001518:	4b1c      	ldr	r3, [pc, #112]	; (800158c <updateVehicleSpeedData+0xc8>)
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
 800151e:	e007      	b.n	8001530 <updateVehicleSpeedData+0x6c>
	else { speedData.speed += acceleration; }
 8001520:	4b1a      	ldr	r3, [pc, #104]	; (800158c <updateVehicleSpeedData+0xc8>)
 8001522:	781a      	ldrb	r2, [r3, #0]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	b2db      	uxtb	r3, r3
 8001528:	4413      	add	r3, r2
 800152a:	b2da      	uxtb	r2, r3
 800152c:	4b17      	ldr	r3, [pc, #92]	; (800158c <updateVehicleSpeedData+0xc8>)
 800152e:	701a      	strb	r2, [r3, #0]

	// Update vehicle increment/decrement counts
	if(acceleration > 0) { speedData.speedIncrementCount++; }
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2b00      	cmp	r3, #0
 8001534:	dd06      	ble.n	8001544 <updateVehicleSpeedData+0x80>
 8001536:	4b15      	ldr	r3, [pc, #84]	; (800158c <updateVehicleSpeedData+0xc8>)
 8001538:	785b      	ldrb	r3, [r3, #1]
 800153a:	3301      	adds	r3, #1
 800153c:	b2da      	uxtb	r2, r3
 800153e:	4b13      	ldr	r3, [pc, #76]	; (800158c <updateVehicleSpeedData+0xc8>)
 8001540:	705a      	strb	r2, [r3, #1]
 8001542:	e005      	b.n	8001550 <updateVehicleSpeedData+0x8c>
	else { speedData.speedDecrementCount++; }
 8001544:	4b11      	ldr	r3, [pc, #68]	; (800158c <updateVehicleSpeedData+0xc8>)
 8001546:	789b      	ldrb	r3, [r3, #2]
 8001548:	3301      	adds	r3, #1
 800154a:	b2da      	uxtb	r2, r3
 800154c:	4b0f      	ldr	r3, [pc, #60]	; (800158c <updateVehicleSpeedData+0xc8>)
 800154e:	709a      	strb	r2, [r3, #2]


	// speedData updated, release the mutex
	mutexStatus = osMutexRelease(speedDataMutexID);
 8001550:	4b0a      	ldr	r3, [pc, #40]	; (800157c <updateVehicleSpeedData+0xb8>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4618      	mov	r0, r3
 8001556:	f004 fd60 	bl	800601a <osMutexRelease>
 800155a:	60b8      	str	r0, [r7, #8]
	assert(mutexStatus == osOK);
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d006      	beq.n	8001570 <updateVehicleSpeedData+0xac>
 8001562:	4b07      	ldr	r3, [pc, #28]	; (8001580 <updateVehicleSpeedData+0xbc>)
 8001564:	4a07      	ldr	r2, [pc, #28]	; (8001584 <updateVehicleSpeedData+0xc0>)
 8001566:	f240 1161 	movw	r1, #353	; 0x161
 800156a:	4807      	ldr	r0, [pc, #28]	; (8001588 <updateVehicleSpeedData+0xc4>)
 800156c:	f00a f992 	bl	800b894 <__assert_func>
}
 8001570:	bf00      	nop
 8001572:	3710      	adds	r7, #16
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20025a00 	.word	0x20025a00
 800157c:	200259f4 	.word	0x200259f4
 8001580:	0800ca2c 	.word	0x0800ca2c
 8001584:	0800cce4 	.word	0x0800cce4
 8001588:	0800c8fc 	.word	0x0800c8fc
 800158c:	200259d4 	.word	0x200259d4

08001590 <getGyroRateOfRotation>:
 *  			the velocity as clockwise/counterclockwise and slow/fast.
 *
 *  @return Returns the categorized gyro velocity rate
 * */
gyroRotationRate getGyroRateOfRotation(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
	// Variable to store and return the gyro rotation rate
	gyroRotationRate gyroRate;

	// Get the gyro velocity
	int16_t rawVelocity = Gyro_Get_Velocity();
 8001596:	f7ff f8d7 	bl	8000748 <Gyro_Get_Velocity>
 800159a:	4603      	mov	r3, r0
 800159c:	80bb      	strh	r3, [r7, #4]
	// 		velocity <= -15000 			= counterClockwiseFast
	//		-15000 < velocity <= -2000 	= counterClockwiseSlow
	//		-2000 < velocity < 2000		= nearlyZero (treated as clockwise)
	//		150 <= velocity < 15000		= clockwiseSlow
	//		velocity >= 15000			= clockwiseFast
	if(rawVelocity <= counterClockwiseFast)
 800159e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015a2:	4a15      	ldr	r2, [pc, #84]	; (80015f8 <getGyroRateOfRotation+0x68>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	da03      	bge.n	80015b0 <getGyroRateOfRotation+0x20>
	{
		gyroRate = counterClockwiseFast;
 80015a8:	f24c 5368 	movw	r3, #50536	; 0xc568
 80015ac:	80fb      	strh	r3, [r7, #6]
 80015ae:	e01d      	b.n	80015ec <getGyroRateOfRotation+0x5c>
	}
	else if(rawVelocity <= counterClockwiseSlow)
 80015b0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015b4:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 80015b8:	dc03      	bgt.n	80015c2 <getGyroRateOfRotation+0x32>
	{
		gyroRate = counterClockwiseSlow;
 80015ba:	f64f 0330 	movw	r3, #63536	; 0xf830
 80015be:	80fb      	strh	r3, [r7, #6]
 80015c0:	e014      	b.n	80015ec <getGyroRateOfRotation+0x5c>
	}
	else if(rawVelocity < clockwiseSlow)
 80015c2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015c6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80015ca:	da02      	bge.n	80015d2 <getGyroRateOfRotation+0x42>
	{
		gyroRate = nearlyZero;
 80015cc:	2300      	movs	r3, #0
 80015ce:	80fb      	strh	r3, [r7, #6]
 80015d0:	e00c      	b.n	80015ec <getGyroRateOfRotation+0x5c>
	}
	else if(rawVelocity < clockwiseFast)
 80015d2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015d6:	f643 2297 	movw	r2, #14999	; 0x3a97
 80015da:	4293      	cmp	r3, r2
 80015dc:	dc03      	bgt.n	80015e6 <getGyroRateOfRotation+0x56>
	{
		gyroRate = clockwiseSlow;
 80015de:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80015e2:	80fb      	strh	r3, [r7, #6]
 80015e4:	e002      	b.n	80015ec <getGyroRateOfRotation+0x5c>
	}
	else // rawVelocity > clockwiseFast
	{
		gyroRate = clockwiseFast;
 80015e6:	f643 2398 	movw	r3, #15000	; 0x3a98
 80015ea:	80fb      	strh	r3, [r7, #6]
	}

	return gyroRate;
 80015ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	ffffc569 	.word	0xffffc569

080015fc <determineVehicleDirection>:
 * 				   turns or driving straight.
 *
 * @return Returns the direction that the vehicle is moving
 */
vehicleDirection determineVehicleDirection(gyroRotationRate gyro)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	80fb      	strh	r3, [r7, #6]
	vehicleDirection direction;

	// Convert gyro rotation data to vehicle direction data
	switch(gyro)
 8001606:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800160a:	f643 2298 	movw	r2, #15000	; 0x3a98
 800160e:	4293      	cmp	r3, r2
 8001610:	d019      	beq.n	8001646 <determineVehicleDirection+0x4a>
 8001612:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001616:	4293      	cmp	r3, r2
 8001618:	dc18      	bgt.n	800164c <determineVehicleDirection+0x50>
 800161a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800161e:	d00f      	beq.n	8001640 <determineVehicleDirection+0x44>
 8001620:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001624:	dc12      	bgt.n	800164c <determineVehicleDirection+0x50>
 8001626:	4a0e      	ldr	r2, [pc, #56]	; (8001660 <determineVehicleDirection+0x64>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d003      	beq.n	8001634 <determineVehicleDirection+0x38>
 800162c:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8001630:	d003      	beq.n	800163a <determineVehicleDirection+0x3e>
 8001632:	e00b      	b.n	800164c <determineVehicleDirection+0x50>
	{
		case counterClockwiseFast:
			direction = hardLeftTurn;
 8001634:	2300      	movs	r3, #0
 8001636:	73fb      	strb	r3, [r7, #15]
			break;
 8001638:	e00b      	b.n	8001652 <determineVehicleDirection+0x56>
		case counterClockwiseSlow:
			direction = gradualLeftTurn;
 800163a:	2301      	movs	r3, #1
 800163c:	73fb      	strb	r3, [r7, #15]
			break;
 800163e:	e008      	b.n	8001652 <determineVehicleDirection+0x56>
		case clockwiseSlow:
			direction = gradualRightTurn;
 8001640:	2303      	movs	r3, #3
 8001642:	73fb      	strb	r3, [r7, #15]
			break;
 8001644:	e005      	b.n	8001652 <determineVehicleDirection+0x56>
		case clockwiseFast:
			direction = hardRightTurn;
 8001646:	2304      	movs	r3, #4
 8001648:	73fb      	strb	r3, [r7, #15]
			break;
 800164a:	e002      	b.n	8001652 <determineVehicleDirection+0x56>
		default:
			direction = drivingStraight;
 800164c:	2302      	movs	r3, #2
 800164e:	73fb      	strb	r3, [r7, #15]
			break;
 8001650:	bf00      	nop
	}

	return direction;
 8001652:	7bfb      	ldrb	r3, [r7, #15]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3714      	adds	r7, #20
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	ffffc568 	.word	0xffffc568

08001664 <speedSetpointTask>:
 * 			signal this change to the Vehicle Monitor Task.
 *
 * @param[in] arg Dummy parameter for use with osThreadNew()
 */
void speedSetpointTask(void* arg)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		// Acquire the button state sempahore to wake up the task
		osStatus_t semaphoreStatus = osSemaphoreAcquire(buttonStateSemaphorID, osWaitForever);
 800166c:	4b31      	ldr	r3, [pc, #196]	; (8001734 <speedSetpointTask+0xd0>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f04f 31ff 	mov.w	r1, #4294967295
 8001674:	4618      	mov	r0, r3
 8001676:	f004 fd97 	bl	80061a8 <osSemaphoreAcquire>
 800167a:	6178      	str	r0, [r7, #20]
		assert(semaphoreStatus == osOK);
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d006      	beq.n	8001690 <speedSetpointTask+0x2c>
 8001682:	4b2d      	ldr	r3, [pc, #180]	; (8001738 <speedSetpointTask+0xd4>)
 8001684:	4a2d      	ldr	r2, [pc, #180]	; (800173c <speedSetpointTask+0xd8>)
 8001686:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
 800168a:	482d      	ldr	r0, [pc, #180]	; (8001740 <speedSetpointTask+0xdc>)
 800168c:	f00a f902 	bl	800b894 <__assert_func>

		// Start the oneshot hold button timer
		osStatus_t status = osTimerStart(holdButtonTimerID, HOLD_BTN_TIMER_TICKS_1S);
 8001690:	4b2c      	ldr	r3, [pc, #176]	; (8001744 <speedSetpointTask+0xe0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001698:	4618      	mov	r0, r3
 800169a:	f004 fae9 	bl	8005c70 <osTimerStart>
 800169e:	6138      	str	r0, [r7, #16]
		assert(status == osOK);
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d006      	beq.n	80016b4 <speedSetpointTask+0x50>
 80016a6:	4b28      	ldr	r3, [pc, #160]	; (8001748 <speedSetpointTask+0xe4>)
 80016a8:	4a24      	ldr	r2, [pc, #144]	; (800173c <speedSetpointTask+0xd8>)
 80016aa:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 80016ae:	4824      	ldr	r0, [pc, #144]	; (8001740 <speedSetpointTask+0xdc>)
 80016b0:	f00a f8f0 	bl	800b894 <__assert_func>

		// Pend on the button state semaphore (wait for the button to be released)
		semaphoreStatus = osSemaphoreAcquire(buttonStateSemaphorID, osWaitForever);
 80016b4:	4b1f      	ldr	r3, [pc, #124]	; (8001734 <speedSetpointTask+0xd0>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f04f 31ff 	mov.w	r1, #4294967295
 80016bc:	4618      	mov	r0, r3
 80016be:	f004 fd73 	bl	80061a8 <osSemaphoreAcquire>
 80016c2:	6178      	str	r0, [r7, #20]
		assert(semaphoreStatus == osOK);
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d006      	beq.n	80016d8 <speedSetpointTask+0x74>
 80016ca:	4b1b      	ldr	r3, [pc, #108]	; (8001738 <speedSetpointTask+0xd4>)
 80016cc:	4a1b      	ldr	r2, [pc, #108]	; (800173c <speedSetpointTask+0xd8>)
 80016ce:	f240 2102 	movw	r1, #514	; 0x202
 80016d2:	481b      	ldr	r0, [pc, #108]	; (8001740 <speedSetpointTask+0xdc>)
 80016d4:	f00a f8de 	bl	800b894 <__assert_func>

		// Stop the timer if it hasn't yet expired
		if(osTimerIsRunning(holdButtonTimerID) == true)
 80016d8:	4b1a      	ldr	r3, [pc, #104]	; (8001744 <speedSetpointTask+0xe0>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4618      	mov	r0, r3
 80016de:	f004 fb2c 	bl	8005d3a <osTimerIsRunning>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d10f      	bne.n	8001708 <speedSetpointTask+0xa4>
		{
			status = osTimerStop(holdButtonTimerID);
 80016e8:	4b16      	ldr	r3, [pc, #88]	; (8001744 <speedSetpointTask+0xe0>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f004 faed 	bl	8005ccc <osTimerStop>
 80016f2:	6138      	str	r0, [r7, #16]
			assert(status == osOK);
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d006      	beq.n	8001708 <speedSetpointTask+0xa4>
 80016fa:	4b13      	ldr	r3, [pc, #76]	; (8001748 <speedSetpointTask+0xe4>)
 80016fc:	4a0f      	ldr	r2, [pc, #60]	; (800173c <speedSetpointTask+0xd8>)
 80016fe:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001702:	480f      	ldr	r0, [pc, #60]	; (8001740 <speedSetpointTask+0xdc>)
 8001704:	f00a f8c6 	bl	800b894 <__assert_func>
		}

		updateVehicleSpeedData();
 8001708:	f7ff fedc 	bl	80014c4 <updateVehicleSpeedData>

		// Raise the speed update event flag to signal to the Vehicle Monitor
		// Task that the speed has been updated
		uint32_t flags = osEventFlagsSet(vehicleMonitorEventFlagID, speedUpdateEventFlag);
 800170c:	4b0f      	ldr	r3, [pc, #60]	; (800174c <speedSetpointTask+0xe8>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2108      	movs	r1, #8
 8001712:	4618      	mov	r0, r3
 8001714:	f004 fb6c 	bl	8005df0 <osEventFlagsSet>
 8001718:	60f8      	str	r0, [r7, #12]

		// Verify that the event flag was set successfully
		assert(flags & speedUpdateEventFlag);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f003 0308 	and.w	r3, r3, #8
 8001720:	2b00      	cmp	r3, #0
 8001722:	d1a3      	bne.n	800166c <speedSetpointTask+0x8>
 8001724:	4b0a      	ldr	r3, [pc, #40]	; (8001750 <speedSetpointTask+0xec>)
 8001726:	4a05      	ldr	r2, [pc, #20]	; (800173c <speedSetpointTask+0xd8>)
 8001728:	f240 2112 	movw	r1, #530	; 0x212
 800172c:	4804      	ldr	r0, [pc, #16]	; (8001740 <speedSetpointTask+0xdc>)
 800172e:	f00a f8b1 	bl	800b894 <__assert_func>
 8001732:	bf00      	nop
 8001734:	200259ec 	.word	0x200259ec
 8001738:	0800caa0 	.word	0x0800caa0
 800173c:	0800ccfc 	.word	0x0800ccfc
 8001740:	0800c8fc 	.word	0x0800c8fc
 8001744:	200259e4 	.word	0x200259e4
 8001748:	0800cab8 	.word	0x0800cab8
 800174c:	200259fc 	.word	0x200259fc
 8001750:	0800cac8 	.word	0x0800cac8

08001754 <vehicleDirectionTask>:
 * 			to the Vehicle Monitor Task.
 *
 * @param[in] arg Dummy parameter for use with osThreadNew()
 */
void vehicleDirectionTask(void* arg)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		// Wakeup task when the semaphore is released by
		// the Vehicle Direction Timer Callback
		osStatus_t status = osSemaphoreAcquire(vehicleDirSemaphoreID, osWaitForever);
 800175c:	4b40      	ldr	r3, [pc, #256]	; (8001860 <vehicleDirectionTask+0x10c>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f04f 31ff 	mov.w	r1, #4294967295
 8001764:	4618      	mov	r0, r3
 8001766:	f004 fd1f 	bl	80061a8 <osSemaphoreAcquire>
 800176a:	6178      	str	r0, [r7, #20]
		assert(status == osOK);
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d006      	beq.n	8001780 <vehicleDirectionTask+0x2c>
 8001772:	4b3c      	ldr	r3, [pc, #240]	; (8001864 <vehicleDirectionTask+0x110>)
 8001774:	4a3c      	ldr	r2, [pc, #240]	; (8001868 <vehicleDirectionTask+0x114>)
 8001776:	f44f 710a 	mov.w	r1, #552	; 0x228
 800177a:	483c      	ldr	r0, [pc, #240]	; (800186c <vehicleDirectionTask+0x118>)
 800177c:	f00a f88a 	bl	800b894 <__assert_func>

		// Sample the gyro
		gyroRotationRate gyro = getGyroRateOfRotation();
 8001780:	f7ff ff06 	bl	8001590 <getGyroRateOfRotation>
 8001784:	4603      	mov	r3, r0
 8001786:	827b      	strh	r3, [r7, #18]

		// Determine which direction the vehicle is moving
		vehicleDirection newDirection = determineVehicleDirection(gyro);
 8001788:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff35 	bl	80015fc <determineVehicleDirection>
 8001792:	4603      	mov	r3, r0
 8001794:	747b      	strb	r3, [r7, #17]

		// Acquire the vehicle direction data mutex
		osStatus_t mutexStatus = osMutexAcquire(vehicleDirDataMutexID, osWaitForever);
 8001796:	4b36      	ldr	r3, [pc, #216]	; (8001870 <vehicleDirectionTask+0x11c>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f04f 31ff 	mov.w	r1, #4294967295
 800179e:	4618      	mov	r0, r3
 80017a0:	f004 fbf0 	bl	8005f84 <osMutexAcquire>
 80017a4:	60f8      	str	r0, [r7, #12]
		assert(mutexStatus == osOK);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d006      	beq.n	80017ba <vehicleDirectionTask+0x66>
 80017ac:	4b31      	ldr	r3, [pc, #196]	; (8001874 <vehicleDirectionTask+0x120>)
 80017ae:	4a2e      	ldr	r2, [pc, #184]	; (8001868 <vehicleDirectionTask+0x114>)
 80017b0:	f240 2132 	movw	r1, #562	; 0x232
 80017b4:	482d      	ldr	r0, [pc, #180]	; (800186c <vehicleDirectionTask+0x118>)
 80017b6:	f00a f86d 	bl	800b894 <__assert_func>

		// Update the vehicle direction data
		directionData.direction = newDirection;
 80017ba:	4a2f      	ldr	r2, [pc, #188]	; (8001878 <vehicleDirectionTask+0x124>)
 80017bc:	7c7b      	ldrb	r3, [r7, #17]
 80017be:	7013      	strb	r3, [r2, #0]

		// Update direction data turn counts
		switch(newDirection)
 80017c0:	7c7b      	ldrb	r3, [r7, #17]
 80017c2:	2b04      	cmp	r3, #4
 80017c4:	d828      	bhi.n	8001818 <vehicleDirectionTask+0xc4>
 80017c6:	a201      	add	r2, pc, #4	; (adr r2, 80017cc <vehicleDirectionTask+0x78>)
 80017c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017cc:	080017e1 	.word	0x080017e1
 80017d0:	080017ef 	.word	0x080017ef
 80017d4:	08001819 	.word	0x08001819
 80017d8:	080017fd 	.word	0x080017fd
 80017dc:	0800180b 	.word	0x0800180b
		{
			case hardLeftTurn:
				directionData.leftTurnCount += 2;
 80017e0:	4b25      	ldr	r3, [pc, #148]	; (8001878 <vehicleDirectionTask+0x124>)
 80017e2:	785b      	ldrb	r3, [r3, #1]
 80017e4:	3302      	adds	r3, #2
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	4b23      	ldr	r3, [pc, #140]	; (8001878 <vehicleDirectionTask+0x124>)
 80017ea:	705a      	strb	r2, [r3, #1]
				break;
 80017ec:	e015      	b.n	800181a <vehicleDirectionTask+0xc6>
			case gradualLeftTurn:
				directionData.leftTurnCount++;
 80017ee:	4b22      	ldr	r3, [pc, #136]	; (8001878 <vehicleDirectionTask+0x124>)
 80017f0:	785b      	ldrb	r3, [r3, #1]
 80017f2:	3301      	adds	r3, #1
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	4b20      	ldr	r3, [pc, #128]	; (8001878 <vehicleDirectionTask+0x124>)
 80017f8:	705a      	strb	r2, [r3, #1]
				break;
 80017fa:	e00e      	b.n	800181a <vehicleDirectionTask+0xc6>
			case gradualRightTurn:
				directionData.rightTurnCount++;
 80017fc:	4b1e      	ldr	r3, [pc, #120]	; (8001878 <vehicleDirectionTask+0x124>)
 80017fe:	789b      	ldrb	r3, [r3, #2]
 8001800:	3301      	adds	r3, #1
 8001802:	b2da      	uxtb	r2, r3
 8001804:	4b1c      	ldr	r3, [pc, #112]	; (8001878 <vehicleDirectionTask+0x124>)
 8001806:	709a      	strb	r2, [r3, #2]
				break;
 8001808:	e007      	b.n	800181a <vehicleDirectionTask+0xc6>
			case hardRightTurn:
				directionData.rightTurnCount += 2;
 800180a:	4b1b      	ldr	r3, [pc, #108]	; (8001878 <vehicleDirectionTask+0x124>)
 800180c:	789b      	ldrb	r3, [r3, #2]
 800180e:	3302      	adds	r3, #2
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4b19      	ldr	r3, [pc, #100]	; (8001878 <vehicleDirectionTask+0x124>)
 8001814:	709a      	strb	r2, [r3, #2]
				break;
 8001816:	e000      	b.n	800181a <vehicleDirectionTask+0xc6>
			default:
				break;
 8001818:	bf00      	nop
		}

		// Release the vehicle direction data mutex
		mutexStatus = osMutexRelease(vehicleDirDataMutexID);
 800181a:	4b15      	ldr	r3, [pc, #84]	; (8001870 <vehicleDirectionTask+0x11c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4618      	mov	r0, r3
 8001820:	f004 fbfb 	bl	800601a <osMutexRelease>
 8001824:	60f8      	str	r0, [r7, #12]
		assert(mutexStatus == osOK);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d006      	beq.n	800183a <vehicleDirectionTask+0xe6>
 800182c:	4b11      	ldr	r3, [pc, #68]	; (8001874 <vehicleDirectionTask+0x120>)
 800182e:	4a0e      	ldr	r2, [pc, #56]	; (8001868 <vehicleDirectionTask+0x114>)
 8001830:	f44f 7113 	mov.w	r1, #588	; 0x24c
 8001834:	480d      	ldr	r0, [pc, #52]	; (800186c <vehicleDirectionTask+0x118>)
 8001836:	f00a f82d 	bl	800b894 <__assert_func>

		// Raise the Direction Update Flag to signal to the Vehicle
		// Monitor Task that new vehicle direction data is available
		uint32_t flags = osEventFlagsSet(vehicleMonitorEventFlagID, directionUpdateEventFlag);
 800183a:	4b10      	ldr	r3, [pc, #64]	; (800187c <vehicleDirectionTask+0x128>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2110      	movs	r1, #16
 8001840:	4618      	mov	r0, r3
 8001842:	f004 fad5 	bl	8005df0 <osEventFlagsSet>
 8001846:	60b8      	str	r0, [r7, #8]
		assert(flags & directionUpdateEventFlag);
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	f003 0310 	and.w	r3, r3, #16
 800184e:	2b00      	cmp	r3, #0
 8001850:	d184      	bne.n	800175c <vehicleDirectionTask+0x8>
 8001852:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <vehicleDirectionTask+0x12c>)
 8001854:	4a04      	ldr	r2, [pc, #16]	; (8001868 <vehicleDirectionTask+0x114>)
 8001856:	f240 2151 	movw	r1, #593	; 0x251
 800185a:	4804      	ldr	r0, [pc, #16]	; (800186c <vehicleDirectionTask+0x118>)
 800185c:	f00a f81a 	bl	800b894 <__assert_func>
 8001860:	200259f0 	.word	0x200259f0
 8001864:	0800cab8 	.word	0x0800cab8
 8001868:	0800cd10 	.word	0x0800cd10
 800186c:	0800c8fc 	.word	0x0800c8fc
 8001870:	200259f8 	.word	0x200259f8
 8001874:	0800ca2c 	.word	0x0800ca2c
 8001878:	200259d8 	.word	0x200259d8
 800187c:	200259fc 	.word	0x200259fc
 8001880:	0800cae8 	.word	0x0800cae8

08001884 <holdButtonTimerCallback>:
 * 			was held for more than 1 second.
 *
 * @param[in] arg Dummy parameter for use with osTimerNew()
 */
void holdButtonTimerCallback(void* arg)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
	// Avoids a compiler warning for unused parameter
	(void) &arg;

	SEGGER_SYSVIEW_RecordEnterTimer((uint32_t)holdButtonTimerID);
 800188c:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <holdButtonTimerCallback+0x24>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4618      	mov	r0, r3
 8001892:	f009 fb6b 	bl	800af6c <SEGGER_SYSVIEW_RecordEnterTimer>

	// Notify the speedSetpoint task that the button was held
	buttonHeld = true;
 8001896:	4b05      	ldr	r3, [pc, #20]	; (80018ac <holdButtonTimerCallback+0x28>)
 8001898:	2201      	movs	r2, #1
 800189a:	701a      	strb	r2, [r3, #0]

	SEGGER_SYSVIEW_RecordExitTimer();
 800189c:	f009 fba6 	bl	800afec <SEGGER_SYSVIEW_RecordExitTimer>
}
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	200259e4 	.word	0x200259e4
 80018ac:	20025a00 	.word	0x20025a00

080018b0 <vehicleDirWakeupTimerCallback>:
 * 			to wakeup the Vehicle Direction Task.
 *
 * @param[in] arg Dummy parameter for use with osTimerNew()
 */
void vehicleDirWakeupTimerCallback(void* arg)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
	// Avoids a compiler warning for unused parameter
	(void) &arg;

	osStatus_t status = osSemaphoreRelease(vehicleDirSemaphoreID);
 80018b8:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <vehicleDirWakeupTimerCallback+0x30>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f004 fcc5 	bl	800624c <osSemaphoreRelease>
 80018c2:	60f8      	str	r0, [r7, #12]
	assert(status == osOK);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d006      	beq.n	80018d8 <vehicleDirWakeupTimerCallback+0x28>
 80018ca:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <vehicleDirWakeupTimerCallback+0x34>)
 80018cc:	4a06      	ldr	r2, [pc, #24]	; (80018e8 <vehicleDirWakeupTimerCallback+0x38>)
 80018ce:	f44f 7157 	mov.w	r1, #860	; 0x35c
 80018d2:	4806      	ldr	r0, [pc, #24]	; (80018ec <vehicleDirWakeupTimerCallback+0x3c>)
 80018d4:	f009 ffde 	bl	800b894 <__assert_func>
}
 80018d8:	bf00      	nop
 80018da:	3710      	adds	r7, #16
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	200259f0 	.word	0x200259f0
 80018e4:	0800cab8 	.word	0x0800cab8
 80018e8:	0800cd28 	.word	0x0800cd28
 80018ec:	0800c8fc 	.word	0x0800c8fc

080018f0 <EXTI0_IRQHandler>:
 * 			post on the Button State Semaphore inorder to wake up the
 * 			Speed Setpoint Task. Toggles the buttonPressed global variable
 * 			on press/release.
 */
void EXTI0_IRQHandler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
	// Disable interrupts
	HAL_NVIC_DisableIRQ(BUTTON_IRQn);
 80018f6:	2006      	movs	r0, #6
 80018f8:	f001 f9ad 	bl	8002c56 <HAL_NVIC_DisableIRQ>
	SEGGER_SYSVIEW_RecordEnterISR();
 80018fc:	f009 fad8 	bl	800aeb0 <SEGGER_SYSVIEW_RecordEnterISR>

	// Clear interrupt flag
	__HAL_GPIO_EXTI_CLEAR_IT(BUTTON_PIN);
 8001900:	4b0d      	ldr	r3, [pc, #52]	; (8001938 <EXTI0_IRQHandler+0x48>)
 8001902:	2201      	movs	r2, #1
 8001904:	615a      	str	r2, [r3, #20]

	// POST on the button state sempahore
	osStatus_t status = osSemaphoreRelease(buttonStateSemaphorID);
 8001906:	4b0d      	ldr	r3, [pc, #52]	; (800193c <EXTI0_IRQHandler+0x4c>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4618      	mov	r0, r3
 800190c:	f004 fc9e 	bl	800624c <osSemaphoreRelease>
 8001910:	6078      	str	r0, [r7, #4]
	assert(status == osOK);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d006      	beq.n	8001926 <EXTI0_IRQHandler+0x36>
 8001918:	4b09      	ldr	r3, [pc, #36]	; (8001940 <EXTI0_IRQHandler+0x50>)
 800191a:	4a0a      	ldr	r2, [pc, #40]	; (8001944 <EXTI0_IRQHandler+0x54>)
 800191c:	f240 31a2 	movw	r1, #930	; 0x3a2
 8001920:	4809      	ldr	r0, [pc, #36]	; (8001948 <EXTI0_IRQHandler+0x58>)
 8001922:	f009 ffb7 	bl	800b894 <__assert_func>


	SEGGER_SYSVIEW_RecordExitISR();
 8001926:	f009 fb05 	bl	800af34 <SEGGER_SYSVIEW_RecordExitISR>

	// Re-enable interrupts
	HAL_NVIC_EnableIRQ(BUTTON_IRQn);
 800192a:	2006      	movs	r0, #6
 800192c:	f001 f985 	bl	8002c3a <HAL_NVIC_EnableIRQ>
}
 8001930:	bf00      	nop
 8001932:	3708      	adds	r7, #8
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40013c00 	.word	0x40013c00
 800193c:	200259ec 	.word	0x200259ec
 8001940:	0800cab8 	.word	0x0800cab8
 8001944:	0800cd48 	.word	0x0800cd48
 8001948:	0800c8fc 	.word	0x0800c8fc

0800194c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	6039      	str	r1, [r7, #0]
 8001956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195c:	2b00      	cmp	r3, #0
 800195e:	db0a      	blt.n	8001976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	b2da      	uxtb	r2, r3
 8001964:	490c      	ldr	r1, [pc, #48]	; (8001998 <__NVIC_SetPriority+0x4c>)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	0112      	lsls	r2, r2, #4
 800196c:	b2d2      	uxtb	r2, r2
 800196e:	440b      	add	r3, r1
 8001970:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001974:	e00a      	b.n	800198c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	b2da      	uxtb	r2, r3
 800197a:	4908      	ldr	r1, [pc, #32]	; (800199c <__NVIC_SetPriority+0x50>)
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	f003 030f 	and.w	r3, r3, #15
 8001982:	3b04      	subs	r3, #4
 8001984:	0112      	lsls	r2, r2, #4
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	440b      	add	r3, r1
 800198a:	761a      	strb	r2, [r3, #24]
}
 800198c:	bf00      	nop
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr
 8001998:	e000e100 	.word	0xe000e100
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <systemClockOverride>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void systemClockOverride(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b092      	sub	sp, #72	; 0x48
 80019a4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	603b      	str	r3, [r7, #0]
 80019aa:	4b1c      	ldr	r3, [pc, #112]	; (8001a1c <systemClockOverride+0x7c>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	4a1b      	ldr	r2, [pc, #108]	; (8001a1c <systemClockOverride+0x7c>)
 80019b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019b4:	6413      	str	r3, [r2, #64]	; 0x40
 80019b6:	4b19      	ldr	r3, [pc, #100]	; (8001a1c <systemClockOverride+0x7c>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019be:	603b      	str	r3, [r7, #0]
 80019c0:	683b      	ldr	r3, [r7, #0]

  // __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); // not needed, power scaling consumption for when not running at max freq.

  /* Enable HSE Osc and activate PLL with HSE source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019c2:	2301      	movs	r3, #1
 80019c4:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019ca:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019cc:	2302      	movs	r3, #2
 80019ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019d6:	2308      	movs	r3, #8
 80019d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019da:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80019de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019e0:	2302      	movs	r3, #2
 80019e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80019e4:	2307      	movs	r3, #7
 80019e6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80019e8:	1d3b      	adds	r3, r7, #4
 80019ea:	4618      	mov	r0, r3
 80019ec:	f002 f978 	bl	8003ce0 <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80019f0:	230f      	movs	r3, #15
 80019f2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019f4:	2302      	movs	r3, #2
 80019f6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019f8:	2300      	movs	r3, #0
 80019fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019fc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a00:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a06:	647b      	str	r3, [r7, #68]	; 0x44
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001a08:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a0c:	2105      	movs	r1, #5
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f002 fbde 	bl	80041d0 <HAL_RCC_ClockConfig>
}
 8001a14:	bf00      	nop
 8001a16:	3748      	adds	r7, #72	; 0x48
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40023800 	.word	0x40023800

08001a20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a24:	f000 ff7c 	bl	8002920 <HAL_Init>
  /* Configure the system clock */
//  SystemClock_Config();

  /* USER CODE BEGIN SysInit */
  //TODO: if you ever regenerate HAL code you will need to comment out SystemClock_Config() again located above this comment
  systemClockOverride();
 8001a28:	f7ff ffba 	bl	80019a0 <systemClockOverride>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a2c:	f000 f9f6 	bl	8001e1c <MX_GPIO_Init>
  MX_SPI5_Init();
 8001a30:	f000 f94c 	bl	8001ccc <MX_SPI5_Init>
  MX_LTDC_Init();
 8001a34:	f000 f898 	bl	8001b68 <MX_LTDC_Init>
  MX_TIM11_Init();
 8001a38:	f000 f97e 	bl	8001d38 <MX_TIM11_Init>
  MX_DMA2D_Init();
 8001a3c:	f000 f822 	bl	8001a84 <MX_DMA2D_Init>
  MX_FMC_Init();
 8001a40:	f000 f99e 	bl	8001d80 <MX_FMC_Init>
  MX_I2C3_Init();
 8001a44:	f000 f850 	bl	8001ae8 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */

  HAL_NVIC_EnableIRQ(BUTTON_IRQn);
 8001a48:	2006      	movs	r0, #6
 8001a4a:	f001 f8f6 	bl	8002c3a <HAL_NVIC_EnableIRQ>
  NVIC_SetPriority(BUTTON_IRQn, 13);
 8001a4e:	210d      	movs	r1, #13
 8001a50:	2006      	movs	r0, #6
 8001a52:	f7ff ff7b 	bl	800194c <__NVIC_SetPriority>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a56:	f003 ff83 	bl	8005960 <osKernelInitialize>

  appInit();
 8001a5a:	f7ff fbe0 	bl	800121e <appInit>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001a5e:	4a06      	ldr	r2, [pc, #24]	; (8001a78 <main+0x58>)
 8001a60:	2100      	movs	r1, #0
 8001a62:	4806      	ldr	r0, [pc, #24]	; (8001a7c <main+0x5c>)
 8001a64:	f003 ffc6 	bl	80059f4 <osThreadNew>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	4a05      	ldr	r2, [pc, #20]	; (8001a80 <main+0x60>)
 8001a6c:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  traceSTART();
 8001a6e:	f009 fdcd 	bl	800b60c <SEGGER_SYSVIEW_Conf>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a72:	f003 ff99 	bl	80059a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a76:	e7fe      	b.n	8001a76 <main+0x56>
 8001a78:	0800df2c 	.word	0x0800df2c
 8001a7c:	080020b5 	.word	0x080020b5
 8001a80:	20025c14 	.word	0x20025c14

08001a84 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001a88:	4b15      	ldr	r3, [pc, #84]	; (8001ae0 <MX_DMA2D_Init+0x5c>)
 8001a8a:	4a16      	ldr	r2, [pc, #88]	; (8001ae4 <MX_DMA2D_Init+0x60>)
 8001a8c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001a8e:	4b14      	ldr	r3, [pc, #80]	; (8001ae0 <MX_DMA2D_Init+0x5c>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8001a94:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <MX_DMA2D_Init+0x5c>)
 8001a96:	2202      	movs	r2, #2
 8001a98:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001a9a:	4b11      	ldr	r3, [pc, #68]	; (8001ae0 <MX_DMA2D_Init+0x5c>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001aa0:	4b0f      	ldr	r3, [pc, #60]	; (8001ae0 <MX_DMA2D_Init+0x5c>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8001aa6:	4b0e      	ldr	r3, [pc, #56]	; (8001ae0 <MX_DMA2D_Init+0x5c>)
 8001aa8:	2202      	movs	r2, #2
 8001aaa:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001aac:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <MX_DMA2D_Init+0x5c>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001ab2:	4b0b      	ldr	r3, [pc, #44]	; (8001ae0 <MX_DMA2D_Init+0x5c>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001ab8:	4809      	ldr	r0, [pc, #36]	; (8001ae0 <MX_DMA2D_Init+0x5c>)
 8001aba:	f001 f8e6 	bl	8002c8a <HAL_DMA2D_Init>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001ac4:	f000 fafe 	bl	80020c4 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001ac8:	2101      	movs	r1, #1
 8001aca:	4805      	ldr	r0, [pc, #20]	; (8001ae0 <MX_DMA2D_Init+0x5c>)
 8001acc:	f001 f926 	bl	8002d1c <HAL_DMA2D_ConfigLayer>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001ad6:	f000 faf5 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20025a04 	.word	0x20025a04
 8001ae4:	4002b000 	.word	0x4002b000

08001ae8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001aec:	4b1b      	ldr	r3, [pc, #108]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001aee:	4a1c      	ldr	r2, [pc, #112]	; (8001b60 <MX_I2C3_Init+0x78>)
 8001af0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001af2:	4b1a      	ldr	r3, [pc, #104]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001af4:	4a1b      	ldr	r2, [pc, #108]	; (8001b64 <MX_I2C3_Init+0x7c>)
 8001af6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001af8:	4b18      	ldr	r3, [pc, #96]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001afe:	4b17      	ldr	r3, [pc, #92]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b04:	4b15      	ldr	r3, [pc, #84]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001b06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b0a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b0c:	4b13      	ldr	r3, [pc, #76]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001b12:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b18:	4b10      	ldr	r3, [pc, #64]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b1e:	4b0f      	ldr	r3, [pc, #60]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001b24:	480d      	ldr	r0, [pc, #52]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001b26:	f001 fc75 	bl	8003414 <HAL_I2C_Init>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001b30:	f000 fac8 	bl	80020c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b34:	2100      	movs	r1, #0
 8001b36:	4809      	ldr	r0, [pc, #36]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001b38:	f001 fdb0 	bl	800369c <HAL_I2CEx_ConfigAnalogFilter>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001b42:	f000 fabf 	bl	80020c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001b46:	2100      	movs	r1, #0
 8001b48:	4804      	ldr	r0, [pc, #16]	; (8001b5c <MX_I2C3_Init+0x74>)
 8001b4a:	f001 fde3 	bl	8003714 <HAL_I2CEx_ConfigDigitalFilter>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001b54:	f000 fab6 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001b58:	bf00      	nop
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20025a44 	.word	0x20025a44
 8001b60:	40005c00 	.word	0x40005c00
 8001b64:	000186a0 	.word	0x000186a0

08001b68 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b09a      	sub	sp, #104	; 0x68
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001b6e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b72:	2234      	movs	r2, #52	; 0x34
 8001b74:	2100      	movs	r1, #0
 8001b76:	4618      	mov	r0, r3
 8001b78:	f009 ffd1 	bl	800bb1e <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	2234      	movs	r2, #52	; 0x34
 8001b80:	2100      	movs	r1, #0
 8001b82:	4618      	mov	r0, r3
 8001b84:	f009 ffcb 	bl	800bb1e <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001b88:	4b4e      	ldr	r3, [pc, #312]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001b8a:	4a4f      	ldr	r2, [pc, #316]	; (8001cc8 <MX_LTDC_Init+0x160>)
 8001b8c:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001b8e:	4b4d      	ldr	r3, [pc, #308]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001b94:	4b4b      	ldr	r3, [pc, #300]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001b9a:	4b4a      	ldr	r3, [pc, #296]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001ba0:	4b48      	ldr	r3, [pc, #288]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001ba6:	4b47      	ldr	r3, [pc, #284]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001ba8:	2207      	movs	r2, #7
 8001baa:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8001bac:	4b45      	ldr	r3, [pc, #276]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001bae:	2203      	movs	r2, #3
 8001bb0:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001bb2:	4b44      	ldr	r3, [pc, #272]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001bb4:	220e      	movs	r2, #14
 8001bb6:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001bb8:	4b42      	ldr	r3, [pc, #264]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001bba:	2205      	movs	r2, #5
 8001bbc:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8001bbe:	4b41      	ldr	r3, [pc, #260]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001bc0:	f240 228e 	movw	r2, #654	; 0x28e
 8001bc4:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001bc6:	4b3f      	ldr	r3, [pc, #252]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001bc8:	f240 12e5 	movw	r2, #485	; 0x1e5
 8001bcc:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 8001bce:	4b3d      	ldr	r3, [pc, #244]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001bd0:	f44f 7225 	mov.w	r2, #660	; 0x294
 8001bd4:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001bd6:	4b3b      	ldr	r3, [pc, #236]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001bd8:	f240 12e7 	movw	r2, #487	; 0x1e7
 8001bdc:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001bde:	4b39      	ldr	r3, [pc, #228]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001be6:	4b37      	ldr	r3, [pc, #220]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001bee:	4b35      	ldr	r3, [pc, #212]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001bf6:	4833      	ldr	r0, [pc, #204]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001bf8:	f001 fdcc 	bl	8003794 <HAL_LTDC_Init>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001c02:	f000 fa5f 	bl	80020c4 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001c06:	2300      	movs	r3, #0
 8001c08:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001c16:	2300      	movs	r3, #0
 8001c18:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001c22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c26:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001c28:	2305      	movs	r3, #5
 8001c2a:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 8001c30:	2300      	movs	r3, #0
 8001c32:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 8001c34:	2300      	movs	r3, #0
 8001c36:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001c4a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c4e:	2200      	movs	r2, #0
 8001c50:	4619      	mov	r1, r3
 8001c52:	481c      	ldr	r0, [pc, #112]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001c54:	f001 fe6e 	bl	8003934 <HAL_LTDC_ConfigLayer>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8001c5e:	f000 fa31 	bl	80020c4 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8001c66:	2300      	movs	r3, #0
 8001c68:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001c7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c82:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001c84:	2305      	movs	r3, #5
 8001c86:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8001c94:	2300      	movs	r3, #0
 8001c96:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001ca6:	463b      	mov	r3, r7
 8001ca8:	2201      	movs	r2, #1
 8001caa:	4619      	mov	r1, r3
 8001cac:	4805      	ldr	r0, [pc, #20]	; (8001cc4 <MX_LTDC_Init+0x15c>)
 8001cae:	f001 fe41 	bl	8003934 <HAL_LTDC_ConfigLayer>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001cb8:	f000 fa04 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001cbc:	bf00      	nop
 8001cbe:	3768      	adds	r7, #104	; 0x68
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20025a98 	.word	0x20025a98
 8001cc8:	40016800 	.word	0x40016800

08001ccc <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001cd0:	4b17      	ldr	r3, [pc, #92]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001cd2:	4a18      	ldr	r2, [pc, #96]	; (8001d34 <MX_SPI5_Init+0x68>)
 8001cd4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001cd6:	4b16      	ldr	r3, [pc, #88]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001cd8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001cdc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001cde:	4b14      	ldr	r3, [pc, #80]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ce4:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cea:	4b11      	ldr	r3, [pc, #68]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cf0:	4b0f      	ldr	r3, [pc, #60]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001cf8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cfc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001cfe:	4b0c      	ldr	r3, [pc, #48]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d04:	4b0a      	ldr	r3, [pc, #40]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d0a:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d10:	4b07      	ldr	r3, [pc, #28]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001d16:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001d18:	220a      	movs	r2, #10
 8001d1a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001d1c:	4804      	ldr	r0, [pc, #16]	; (8001d30 <MX_SPI5_Init+0x64>)
 8001d1e:	f002 fe57 	bl	80049d0 <HAL_SPI_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001d28:	f000 f9cc 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001d2c:	bf00      	nop
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20025b40 	.word	0x20025b40
 8001d34:	40015000 	.word	0x40015000

08001d38 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001d3c:	4b0e      	ldr	r3, [pc, #56]	; (8001d78 <MX_TIM11_Init+0x40>)
 8001d3e:	4a0f      	ldr	r2, [pc, #60]	; (8001d7c <MX_TIM11_Init+0x44>)
 8001d40:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8001d42:	4b0d      	ldr	r3, [pc, #52]	; (8001d78 <MX_TIM11_Init+0x40>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d48:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <MX_TIM11_Init+0x40>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001d4e:	4b0a      	ldr	r3, [pc, #40]	; (8001d78 <MX_TIM11_Init+0x40>)
 8001d50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d54:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d56:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <MX_TIM11_Init+0x40>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d5c:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <MX_TIM11_Init+0x40>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001d62:	4805      	ldr	r0, [pc, #20]	; (8001d78 <MX_TIM11_Init+0x40>)
 8001d64:	f003 fc12 	bl	800558c <HAL_TIM_Base_Init>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001d6e:	f000 f9a9 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20025b98 	.word	0x20025b98
 8001d7c:	40014800 	.word	0x40014800

08001d80 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b088      	sub	sp, #32
 8001d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001d86:	1d3b      	adds	r3, r7, #4
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	611a      	str	r2, [r3, #16]
 8001d94:	615a      	str	r2, [r3, #20]
 8001d96:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM2 memory initialization sequence
  */
  hsdram2.Instance = FMC_SDRAM_DEVICE;
 8001d98:	4b1e      	ldr	r3, [pc, #120]	; (8001e14 <MX_FMC_Init+0x94>)
 8001d9a:	4a1f      	ldr	r2, [pc, #124]	; (8001e18 <MX_FMC_Init+0x98>)
 8001d9c:	601a      	str	r2, [r3, #0]
  /* hsdram2.Init */
  hsdram2.Init.SDBank = FMC_SDRAM_BANK2;
 8001d9e:	4b1d      	ldr	r3, [pc, #116]	; (8001e14 <MX_FMC_Init+0x94>)
 8001da0:	2201      	movs	r2, #1
 8001da2:	605a      	str	r2, [r3, #4]
  hsdram2.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001da4:	4b1b      	ldr	r3, [pc, #108]	; (8001e14 <MX_FMC_Init+0x94>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
  hsdram2.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001daa:	4b1a      	ldr	r3, [pc, #104]	; (8001e14 <MX_FMC_Init+0x94>)
 8001dac:	2204      	movs	r2, #4
 8001dae:	60da      	str	r2, [r3, #12]
  hsdram2.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001db0:	4b18      	ldr	r3, [pc, #96]	; (8001e14 <MX_FMC_Init+0x94>)
 8001db2:	2210      	movs	r2, #16
 8001db4:	611a      	str	r2, [r3, #16]
  hsdram2.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001db6:	4b17      	ldr	r3, [pc, #92]	; (8001e14 <MX_FMC_Init+0x94>)
 8001db8:	2240      	movs	r2, #64	; 0x40
 8001dba:	615a      	str	r2, [r3, #20]
  hsdram2.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8001dbc:	4b15      	ldr	r3, [pc, #84]	; (8001e14 <MX_FMC_Init+0x94>)
 8001dbe:	2280      	movs	r2, #128	; 0x80
 8001dc0:	619a      	str	r2, [r3, #24]
  hsdram2.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001dc2:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <MX_FMC_Init+0x94>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	61da      	str	r2, [r3, #28]
  hsdram2.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8001dc8:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <MX_FMC_Init+0x94>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	621a      	str	r2, [r3, #32]
  hsdram2.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001dce:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <MX_FMC_Init+0x94>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram2.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <MX_FMC_Init+0x94>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8001dda:	2310      	movs	r3, #16
 8001ddc:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8001dde:	2310      	movs	r3, #16
 8001de0:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8001de2:	2310      	movs	r3, #16
 8001de4:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8001de6:	2310      	movs	r3, #16
 8001de8:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8001dea:	2310      	movs	r3, #16
 8001dec:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8001dee:	2310      	movs	r3, #16
 8001df0:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8001df2:	2310      	movs	r3, #16
 8001df4:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram2, &SdramTiming) != HAL_OK)
 8001df6:	1d3b      	adds	r3, r7, #4
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4806      	ldr	r0, [pc, #24]	; (8001e14 <MX_FMC_Init+0x94>)
 8001dfc:	f002 fdb4 	bl	8004968 <HAL_SDRAM_Init>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8001e06:	f000 f95d 	bl	80020c4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001e0a:	bf00      	nop
 8001e0c:	3720      	adds	r7, #32
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20025be0 	.word	0x20025be0
 8001e18:	a0000140 	.word	0xa0000140

08001e1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08e      	sub	sp, #56	; 0x38
 8001e20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
 8001e2c:	609a      	str	r2, [r3, #8]
 8001e2e:	60da      	str	r2, [r3, #12]
 8001e30:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	623b      	str	r3, [r7, #32]
 8001e36:	4b99      	ldr	r3, [pc, #612]	; (800209c <MX_GPIO_Init+0x280>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	4a98      	ldr	r2, [pc, #608]	; (800209c <MX_GPIO_Init+0x280>)
 8001e3c:	f043 0304 	orr.w	r3, r3, #4
 8001e40:	6313      	str	r3, [r2, #48]	; 0x30
 8001e42:	4b96      	ldr	r3, [pc, #600]	; (800209c <MX_GPIO_Init+0x280>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	f003 0304 	and.w	r3, r3, #4
 8001e4a:	623b      	str	r3, [r7, #32]
 8001e4c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61fb      	str	r3, [r7, #28]
 8001e52:	4b92      	ldr	r3, [pc, #584]	; (800209c <MX_GPIO_Init+0x280>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e56:	4a91      	ldr	r2, [pc, #580]	; (800209c <MX_GPIO_Init+0x280>)
 8001e58:	f043 0320 	orr.w	r3, r3, #32
 8001e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5e:	4b8f      	ldr	r3, [pc, #572]	; (800209c <MX_GPIO_Init+0x280>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	f003 0320 	and.w	r3, r3, #32
 8001e66:	61fb      	str	r3, [r7, #28]
 8001e68:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61bb      	str	r3, [r7, #24]
 8001e6e:	4b8b      	ldr	r3, [pc, #556]	; (800209c <MX_GPIO_Init+0x280>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e72:	4a8a      	ldr	r2, [pc, #552]	; (800209c <MX_GPIO_Init+0x280>)
 8001e74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e78:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7a:	4b88      	ldr	r3, [pc, #544]	; (800209c <MX_GPIO_Init+0x280>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e82:	61bb      	str	r3, [r7, #24]
 8001e84:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	617b      	str	r3, [r7, #20]
 8001e8a:	4b84      	ldr	r3, [pc, #528]	; (800209c <MX_GPIO_Init+0x280>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8e:	4a83      	ldr	r2, [pc, #524]	; (800209c <MX_GPIO_Init+0x280>)
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	6313      	str	r3, [r2, #48]	; 0x30
 8001e96:	4b81      	ldr	r3, [pc, #516]	; (800209c <MX_GPIO_Init+0x280>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	613b      	str	r3, [r7, #16]
 8001ea6:	4b7d      	ldr	r3, [pc, #500]	; (800209c <MX_GPIO_Init+0x280>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eaa:	4a7c      	ldr	r2, [pc, #496]	; (800209c <MX_GPIO_Init+0x280>)
 8001eac:	f043 0302 	orr.w	r3, r3, #2
 8001eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb2:	4b7a      	ldr	r3, [pc, #488]	; (800209c <MX_GPIO_Init+0x280>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	4b76      	ldr	r3, [pc, #472]	; (800209c <MX_GPIO_Init+0x280>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	4a75      	ldr	r2, [pc, #468]	; (800209c <MX_GPIO_Init+0x280>)
 8001ec8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ece:	4b73      	ldr	r3, [pc, #460]	; (800209c <MX_GPIO_Init+0x280>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	60bb      	str	r3, [r7, #8]
 8001ede:	4b6f      	ldr	r3, [pc, #444]	; (800209c <MX_GPIO_Init+0x280>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee2:	4a6e      	ldr	r2, [pc, #440]	; (800209c <MX_GPIO_Init+0x280>)
 8001ee4:	f043 0310 	orr.w	r3, r3, #16
 8001ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eea:	4b6c      	ldr	r3, [pc, #432]	; (800209c <MX_GPIO_Init+0x280>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	f003 0310 	and.w	r3, r3, #16
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	607b      	str	r3, [r7, #4]
 8001efa:	4b68      	ldr	r3, [pc, #416]	; (800209c <MX_GPIO_Init+0x280>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efe:	4a67      	ldr	r2, [pc, #412]	; (800209c <MX_GPIO_Init+0x280>)
 8001f00:	f043 0308 	orr.w	r3, r3, #8
 8001f04:	6313      	str	r3, [r2, #48]	; 0x30
 8001f06:	4b65      	ldr	r3, [pc, #404]	; (800209c <MX_GPIO_Init+0x280>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	f003 0308 	and.w	r3, r3, #8
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001f12:	2200      	movs	r2, #0
 8001f14:	2116      	movs	r1, #22
 8001f16:	4862      	ldr	r0, [pc, #392]	; (80020a0 <MX_GPIO_Init+0x284>)
 8001f18:	f001 fa62 	bl	80033e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2180      	movs	r1, #128	; 0x80
 8001f20:	4860      	ldr	r0, [pc, #384]	; (80020a4 <MX_GPIO_Init+0x288>)
 8001f22:	f001 fa5d 	bl	80033e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001f26:	2200      	movs	r2, #0
 8001f28:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001f2c:	485e      	ldr	r0, [pc, #376]	; (80020a8 <MX_GPIO_Init+0x28c>)
 8001f2e:	f001 fa57 	bl	80033e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001f32:	2200      	movs	r2, #0
 8001f34:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001f38:	485c      	ldr	r0, [pc, #368]	; (80020ac <MX_GPIO_Init+0x290>)
 8001f3a:	f001 fa51 	bl	80033e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001f3e:	2316      	movs	r3, #22
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f42:	2301      	movs	r3, #1
 8001f44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f52:	4619      	mov	r1, r3
 8001f54:	4852      	ldr	r0, [pc, #328]	; (80020a0 <MX_GPIO_Init+0x284>)
 8001f56:	f000 ff73 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001f5e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001f62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	484d      	ldr	r0, [pc, #308]	; (80020a4 <MX_GPIO_Init+0x288>)
 8001f70:	f000 ff66 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8001f74:	f248 0306 	movw	r3, #32774	; 0x8006
 8001f78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001f7a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001f7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f80:	2300      	movs	r3, #0
 8001f82:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4846      	ldr	r0, [pc, #280]	; (80020a4 <MX_GPIO_Init+0x288>)
 8001f8c:	f000 ff58 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001f90:	2380      	movs	r3, #128	; 0x80
 8001f92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f94:	2301      	movs	r3, #1
 8001f96:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001fa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	483f      	ldr	r0, [pc, #252]	; (80020a4 <MX_GPIO_Init+0x288>)
 8001fa8:	f000 ff4a 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001fac:	2320      	movs	r3, #32
 8001fae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001fb0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001fb4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001fba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4837      	ldr	r0, [pc, #220]	; (80020a0 <MX_GPIO_Init+0x284>)
 8001fc2:	f000 ff3d 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001fc6:	2304      	movs	r3, #4
 8001fc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001fd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	4835      	ldr	r0, [pc, #212]	; (80020b0 <MX_GPIO_Init+0x294>)
 8001fda:	f000 ff31 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001fde:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8001fe2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fec:	2300      	movs	r3, #0
 8001fee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001ff0:	230c      	movs	r3, #12
 8001ff2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	482d      	ldr	r0, [pc, #180]	; (80020b0 <MX_GPIO_Init+0x294>)
 8001ffc:	f000 ff20 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8002000:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002004:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002006:	2300      	movs	r3, #0
 8002008:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800200e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002012:	4619      	mov	r1, r3
 8002014:	4826      	ldr	r0, [pc, #152]	; (80020b0 <MX_GPIO_Init+0x294>)
 8002016:	f000 ff13 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 800201a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800201e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002020:	2300      	movs	r3, #0
 8002022:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8002028:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800202c:	4619      	mov	r1, r3
 800202e:	481e      	ldr	r0, [pc, #120]	; (80020a8 <MX_GPIO_Init+0x28c>)
 8002030:	f000 ff06 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8002034:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002038:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800203a:	2301      	movs	r3, #1
 800203c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002042:	2300      	movs	r3, #0
 8002044:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002046:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800204a:	4619      	mov	r1, r3
 800204c:	4816      	ldr	r0, [pc, #88]	; (80020a8 <MX_GPIO_Init+0x28c>)
 800204e:	f000 fef7 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002052:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002056:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002058:	2302      	movs	r3, #2
 800205a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002060:	2303      	movs	r3, #3
 8002062:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002064:	2307      	movs	r3, #7
 8002066:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002068:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800206c:	4619      	mov	r1, r3
 800206e:	480d      	ldr	r0, [pc, #52]	; (80020a4 <MX_GPIO_Init+0x288>)
 8002070:	f000 fee6 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8002074:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002078:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800207a:	2301      	movs	r3, #1
 800207c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207e:	2300      	movs	r3, #0
 8002080:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002082:	2300      	movs	r3, #0
 8002084:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002086:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800208a:	4619      	mov	r1, r3
 800208c:	4807      	ldr	r0, [pc, #28]	; (80020ac <MX_GPIO_Init+0x290>)
 800208e:	f000 fed7 	bl	8002e40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002092:	bf00      	nop
 8002094:	3738      	adds	r7, #56	; 0x38
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800
 80020a0:	40020800 	.word	0x40020800
 80020a4:	40020000 	.word	0x40020000
 80020a8:	40020c00 	.word	0x40020c00
 80020ac:	40021800 	.word	0x40021800
 80020b0:	40020400 	.word	0x40020400

080020b4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(1);
 80020bc:	2001      	movs	r0, #1
 80020be:	f003 fd2b 	bl	8005b18 <osDelay>
 80020c2:	e7fb      	b.n	80020bc <StartDefaultTask+0x8>

080020c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020c8:	b672      	cpsid	i
}
 80020ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020cc:	e7fe      	b.n	80020cc <Error_Handler+0x8>
	...

080020d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	4b12      	ldr	r3, [pc, #72]	; (8002124 <HAL_MspInit+0x54>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020de:	4a11      	ldr	r2, [pc, #68]	; (8002124 <HAL_MspInit+0x54>)
 80020e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020e4:	6453      	str	r3, [r2, #68]	; 0x44
 80020e6:	4b0f      	ldr	r3, [pc, #60]	; (8002124 <HAL_MspInit+0x54>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	603b      	str	r3, [r7, #0]
 80020f6:	4b0b      	ldr	r3, [pc, #44]	; (8002124 <HAL_MspInit+0x54>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fa:	4a0a      	ldr	r2, [pc, #40]	; (8002124 <HAL_MspInit+0x54>)
 80020fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002100:	6413      	str	r3, [r2, #64]	; 0x40
 8002102:	4b08      	ldr	r3, [pc, #32]	; (8002124 <HAL_MspInit+0x54>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800210a:	603b      	str	r3, [r7, #0]
 800210c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800210e:	2200      	movs	r2, #0
 8002110:	210f      	movs	r1, #15
 8002112:	f06f 0001 	mvn.w	r0, #1
 8002116:	f000 fd74 	bl	8002c02 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40023800 	.word	0x40023800

08002128 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a0b      	ldr	r2, [pc, #44]	; (8002164 <HAL_DMA2D_MspInit+0x3c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10d      	bne.n	8002156 <HAL_DMA2D_MspInit+0x2e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	4b0a      	ldr	r3, [pc, #40]	; (8002168 <HAL_DMA2D_MspInit+0x40>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	4a09      	ldr	r2, [pc, #36]	; (8002168 <HAL_DMA2D_MspInit+0x40>)
 8002144:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002148:	6313      	str	r3, [r2, #48]	; 0x30
 800214a:	4b07      	ldr	r3, [pc, #28]	; (8002168 <HAL_DMA2D_MspInit+0x40>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8002156:	bf00      	nop
 8002158:	3714      	adds	r7, #20
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	4002b000 	.word	0x4002b000
 8002168:	40023800 	.word	0x40023800

0800216c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08a      	sub	sp, #40	; 0x28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a29      	ldr	r2, [pc, #164]	; (8002230 <HAL_I2C_MspInit+0xc4>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d14b      	bne.n	8002226 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	4b28      	ldr	r3, [pc, #160]	; (8002234 <HAL_I2C_MspInit+0xc8>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	4a27      	ldr	r2, [pc, #156]	; (8002234 <HAL_I2C_MspInit+0xc8>)
 8002198:	f043 0304 	orr.w	r3, r3, #4
 800219c:	6313      	str	r3, [r2, #48]	; 0x30
 800219e:	4b25      	ldr	r3, [pc, #148]	; (8002234 <HAL_I2C_MspInit+0xc8>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	f003 0304 	and.w	r3, r3, #4
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	4b21      	ldr	r3, [pc, #132]	; (8002234 <HAL_I2C_MspInit+0xc8>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4a20      	ldr	r2, [pc, #128]	; (8002234 <HAL_I2C_MspInit+0xc8>)
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ba:	4b1e      	ldr	r3, [pc, #120]	; (8002234 <HAL_I2C_MspInit+0xc8>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80021c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021cc:	2312      	movs	r3, #18
 80021ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d4:	2300      	movs	r3, #0
 80021d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80021d8:	2304      	movs	r3, #4
 80021da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	4619      	mov	r1, r3
 80021e2:	4815      	ldr	r0, [pc, #84]	; (8002238 <HAL_I2C_MspInit+0xcc>)
 80021e4:	f000 fe2c 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80021e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021ee:	2312      	movs	r3, #18
 80021f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f6:	2300      	movs	r3, #0
 80021f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80021fa:	2304      	movs	r3, #4
 80021fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80021fe:	f107 0314 	add.w	r3, r7, #20
 8002202:	4619      	mov	r1, r3
 8002204:	480d      	ldr	r0, [pc, #52]	; (800223c <HAL_I2C_MspInit+0xd0>)
 8002206:	f000 fe1b 	bl	8002e40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	60bb      	str	r3, [r7, #8]
 800220e:	4b09      	ldr	r3, [pc, #36]	; (8002234 <HAL_I2C_MspInit+0xc8>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002212:	4a08      	ldr	r2, [pc, #32]	; (8002234 <HAL_I2C_MspInit+0xc8>)
 8002214:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002218:	6413      	str	r3, [r2, #64]	; 0x40
 800221a:	4b06      	ldr	r3, [pc, #24]	; (8002234 <HAL_I2C_MspInit+0xc8>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002222:	60bb      	str	r3, [r7, #8]
 8002224:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002226:	bf00      	nop
 8002228:	3728      	adds	r7, #40	; 0x28
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40005c00 	.word	0x40005c00
 8002234:	40023800 	.word	0x40023800
 8002238:	40020800 	.word	0x40020800
 800223c:	40020000 	.word	0x40020000

08002240 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b09a      	sub	sp, #104	; 0x68
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002248:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	60da      	str	r2, [r3, #12]
 8002256:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002258:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800225c:	2230      	movs	r2, #48	; 0x30
 800225e:	2100      	movs	r1, #0
 8002260:	4618      	mov	r0, r3
 8002262:	f009 fc5c 	bl	800bb1e <memset>
  if(hltdc->Instance==LTDC)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a81      	ldr	r2, [pc, #516]	; (8002470 <HAL_LTDC_MspInit+0x230>)
 800226c:	4293      	cmp	r3, r2
 800226e:	f040 80fa 	bne.w	8002466 <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002272:	2308      	movs	r3, #8
 8002274:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8002276:	2332      	movs	r3, #50	; 0x32
 8002278:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800227a:	2302      	movs	r3, #2
 800227c:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800227e:	2300      	movs	r3, #0
 8002280:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002282:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002286:	4618      	mov	r0, r3
 8002288:	f002 f9ae 	bl	80045e8 <HAL_RCCEx_PeriphCLKConfig>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8002292:	f7ff ff17 	bl	80020c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	623b      	str	r3, [r7, #32]
 800229a:	4b76      	ldr	r3, [pc, #472]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229e:	4a75      	ldr	r2, [pc, #468]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 80022a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80022a4:	6453      	str	r3, [r2, #68]	; 0x44
 80022a6:	4b73      	ldr	r3, [pc, #460]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 80022a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80022ae:	623b      	str	r3, [r7, #32]
 80022b0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	4b6f      	ldr	r3, [pc, #444]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	4a6e      	ldr	r2, [pc, #440]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 80022bc:	f043 0320 	orr.w	r3, r3, #32
 80022c0:	6313      	str	r3, [r2, #48]	; 0x30
 80022c2:	4b6c      	ldr	r3, [pc, #432]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c6:	f003 0320 	and.w	r3, r3, #32
 80022ca:	61fb      	str	r3, [r7, #28]
 80022cc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	61bb      	str	r3, [r7, #24]
 80022d2:	4b68      	ldr	r3, [pc, #416]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	4a67      	ldr	r2, [pc, #412]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	6313      	str	r3, [r2, #48]	; 0x30
 80022de:	4b65      	ldr	r3, [pc, #404]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	61bb      	str	r3, [r7, #24]
 80022e8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	617b      	str	r3, [r7, #20]
 80022ee:	4b61      	ldr	r3, [pc, #388]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	4a60      	ldr	r2, [pc, #384]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 80022f4:	f043 0302 	orr.w	r3, r3, #2
 80022f8:	6313      	str	r3, [r2, #48]	; 0x30
 80022fa:	4b5e      	ldr	r3, [pc, #376]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	613b      	str	r3, [r7, #16]
 800230a:	4b5a      	ldr	r3, [pc, #360]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	4a59      	ldr	r2, [pc, #356]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 8002310:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002314:	6313      	str	r3, [r2, #48]	; 0x30
 8002316:	4b57      	ldr	r3, [pc, #348]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	4b53      	ldr	r3, [pc, #332]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	4a52      	ldr	r2, [pc, #328]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 800232c:	f043 0304 	orr.w	r3, r3, #4
 8002330:	6313      	str	r3, [r2, #48]	; 0x30
 8002332:	4b50      	ldr	r3, [pc, #320]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	60bb      	str	r3, [r7, #8]
 8002342:	4b4c      	ldr	r3, [pc, #304]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	4a4b      	ldr	r2, [pc, #300]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 8002348:	f043 0308 	orr.w	r3, r3, #8
 800234c:	6313      	str	r3, [r2, #48]	; 0x30
 800234e:	4b49      	ldr	r3, [pc, #292]	; (8002474 <HAL_LTDC_MspInit+0x234>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	f003 0308 	and.w	r3, r3, #8
 8002356:	60bb      	str	r3, [r7, #8]
 8002358:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800235a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800235e:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002360:	2302      	movs	r3, #2
 8002362:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002364:	2300      	movs	r3, #0
 8002366:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002368:	2300      	movs	r3, #0
 800236a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800236c:	230e      	movs	r3, #14
 800236e:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002370:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002374:	4619      	mov	r1, r3
 8002376:	4840      	ldr	r0, [pc, #256]	; (8002478 <HAL_LTDC_MspInit+0x238>)
 8002378:	f000 fd62 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800237c:	f641 0358 	movw	r3, #6232	; 0x1858
 8002380:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002382:	2302      	movs	r3, #2
 8002384:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002386:	2300      	movs	r3, #0
 8002388:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238a:	2300      	movs	r3, #0
 800238c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800238e:	230e      	movs	r3, #14
 8002390:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002392:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002396:	4619      	mov	r1, r3
 8002398:	4838      	ldr	r0, [pc, #224]	; (800247c <HAL_LTDC_MspInit+0x23c>)
 800239a:	f000 fd51 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800239e:	2303      	movs	r3, #3
 80023a0:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a2:	2302      	movs	r3, #2
 80023a4:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023aa:	2300      	movs	r3, #0
 80023ac:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80023ae:	2309      	movs	r3, #9
 80023b0:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023b2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80023b6:	4619      	mov	r1, r3
 80023b8:	4831      	ldr	r0, [pc, #196]	; (8002480 <HAL_LTDC_MspInit+0x240>)
 80023ba:	f000 fd41 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80023be:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80023c2:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c4:	2302      	movs	r3, #2
 80023c6:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023cc:	2300      	movs	r3, #0
 80023ce:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80023d0:	230e      	movs	r3, #14
 80023d2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80023d8:	4619      	mov	r1, r3
 80023da:	4829      	ldr	r0, [pc, #164]	; (8002480 <HAL_LTDC_MspInit+0x240>)
 80023dc:	f000 fd30 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80023e0:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80023e4:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e6:	2302      	movs	r3, #2
 80023e8:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ea:	2300      	movs	r3, #0
 80023ec:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ee:	2300      	movs	r3, #0
 80023f0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80023f2:	230e      	movs	r3, #14
 80023f4:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80023fa:	4619      	mov	r1, r3
 80023fc:	4821      	ldr	r0, [pc, #132]	; (8002484 <HAL_LTDC_MspInit+0x244>)
 80023fe:	f000 fd1f 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002402:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8002406:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002408:	2302      	movs	r3, #2
 800240a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240c:	2300      	movs	r3, #0
 800240e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002410:	2300      	movs	r3, #0
 8002412:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002414:	230e      	movs	r3, #14
 8002416:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002418:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800241c:	4619      	mov	r1, r3
 800241e:	481a      	ldr	r0, [pc, #104]	; (8002488 <HAL_LTDC_MspInit+0x248>)
 8002420:	f000 fd0e 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002424:	2348      	movs	r3, #72	; 0x48
 8002426:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002428:	2302      	movs	r3, #2
 800242a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242c:	2300      	movs	r3, #0
 800242e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002430:	2300      	movs	r3, #0
 8002432:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002434:	230e      	movs	r3, #14
 8002436:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002438:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800243c:	4619      	mov	r1, r3
 800243e:	4813      	ldr	r0, [pc, #76]	; (800248c <HAL_LTDC_MspInit+0x24c>)
 8002440:	f000 fcfe 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002444:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002448:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244a:	2302      	movs	r3, #2
 800244c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244e:	2300      	movs	r3, #0
 8002450:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002452:	2300      	movs	r3, #0
 8002454:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002456:	2309      	movs	r3, #9
 8002458:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800245a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800245e:	4619      	mov	r1, r3
 8002460:	4808      	ldr	r0, [pc, #32]	; (8002484 <HAL_LTDC_MspInit+0x244>)
 8002462:	f000 fced 	bl	8002e40 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8002466:	bf00      	nop
 8002468:	3768      	adds	r7, #104	; 0x68
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40016800 	.word	0x40016800
 8002474:	40023800 	.word	0x40023800
 8002478:	40021400 	.word	0x40021400
 800247c:	40020000 	.word	0x40020000
 8002480:	40020400 	.word	0x40020400
 8002484:	40021800 	.word	0x40021800
 8002488:	40020800 	.word	0x40020800
 800248c:	40020c00 	.word	0x40020c00

08002490 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08a      	sub	sp, #40	; 0x28
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002498:	f107 0314 	add.w	r3, r7, #20
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	605a      	str	r2, [r3, #4]
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	60da      	str	r2, [r3, #12]
 80024a6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a19      	ldr	r2, [pc, #100]	; (8002514 <HAL_SPI_MspInit+0x84>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d12c      	bne.n	800250c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80024b2:	2300      	movs	r3, #0
 80024b4:	613b      	str	r3, [r7, #16]
 80024b6:	4b18      	ldr	r3, [pc, #96]	; (8002518 <HAL_SPI_MspInit+0x88>)
 80024b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ba:	4a17      	ldr	r2, [pc, #92]	; (8002518 <HAL_SPI_MspInit+0x88>)
 80024bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024c0:	6453      	str	r3, [r2, #68]	; 0x44
 80024c2:	4b15      	ldr	r3, [pc, #84]	; (8002518 <HAL_SPI_MspInit+0x88>)
 80024c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024ca:	613b      	str	r3, [r7, #16]
 80024cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	60fb      	str	r3, [r7, #12]
 80024d2:	4b11      	ldr	r3, [pc, #68]	; (8002518 <HAL_SPI_MspInit+0x88>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d6:	4a10      	ldr	r2, [pc, #64]	; (8002518 <HAL_SPI_MspInit+0x88>)
 80024d8:	f043 0320 	orr.w	r3, r3, #32
 80024dc:	6313      	str	r3, [r2, #48]	; 0x30
 80024de:	4b0e      	ldr	r3, [pc, #56]	; (8002518 <HAL_SPI_MspInit+0x88>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	f003 0320 	and.w	r3, r3, #32
 80024e6:	60fb      	str	r3, [r7, #12]
 80024e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80024ea:	f44f 7360 	mov.w	r3, #896	; 0x380
 80024ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f0:	2302      	movs	r3, #2
 80024f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f8:	2300      	movs	r3, #0
 80024fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80024fc:	2305      	movs	r3, #5
 80024fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002500:	f107 0314 	add.w	r3, r7, #20
 8002504:	4619      	mov	r1, r3
 8002506:	4805      	ldr	r0, [pc, #20]	; (800251c <HAL_SPI_MspInit+0x8c>)
 8002508:	f000 fc9a 	bl	8002e40 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 800250c:	bf00      	nop
 800250e:	3728      	adds	r7, #40	; 0x28
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40015000 	.word	0x40015000
 8002518:	40023800 	.word	0x40023800
 800251c:	40021400 	.word	0x40021400

08002520 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a08      	ldr	r2, [pc, #32]	; (8002550 <HAL_SPI_MspDeInit+0x30>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d10a      	bne.n	8002548 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8002532:	4b08      	ldr	r3, [pc, #32]	; (8002554 <HAL_SPI_MspDeInit+0x34>)
 8002534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002536:	4a07      	ldr	r2, [pc, #28]	; (8002554 <HAL_SPI_MspDeInit+0x34>)
 8002538:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800253c:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 800253e:	f44f 7160 	mov.w	r1, #896	; 0x380
 8002542:	4805      	ldr	r0, [pc, #20]	; (8002558 <HAL_SPI_MspDeInit+0x38>)
 8002544:	f000 fe28 	bl	8003198 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002548:	bf00      	nop
 800254a:	3708      	adds	r7, #8
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40015000 	.word	0x40015000
 8002554:	40023800 	.word	0x40023800
 8002558:	40021400 	.word	0x40021400

0800255c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a0b      	ldr	r2, [pc, #44]	; (8002598 <HAL_TIM_Base_MspInit+0x3c>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d10d      	bne.n	800258a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 800256e:	2300      	movs	r3, #0
 8002570:	60fb      	str	r3, [r7, #12]
 8002572:	4b0a      	ldr	r3, [pc, #40]	; (800259c <HAL_TIM_Base_MspInit+0x40>)
 8002574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002576:	4a09      	ldr	r2, [pc, #36]	; (800259c <HAL_TIM_Base_MspInit+0x40>)
 8002578:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800257c:	6453      	str	r3, [r2, #68]	; 0x44
 800257e:	4b07      	ldr	r3, [pc, #28]	; (800259c <HAL_TIM_Base_MspInit+0x40>)
 8002580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002582:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002586:	60fb      	str	r3, [r7, #12]
 8002588:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800258a:	bf00      	nop
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	40014800 	.word	0x40014800
 800259c:	40023800 	.word	0x40023800

080025a0 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80025a6:	1d3b      	adds	r3, r7, #4
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	605a      	str	r2, [r3, #4]
 80025ae:	609a      	str	r2, [r3, #8]
 80025b0:	60da      	str	r2, [r3, #12]
 80025b2:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80025b4:	4b3b      	ldr	r3, [pc, #236]	; (80026a4 <HAL_FMC_MspInit+0x104>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d16f      	bne.n	800269c <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 80025bc:	4b39      	ldr	r3, [pc, #228]	; (80026a4 <HAL_FMC_MspInit+0x104>)
 80025be:	2201      	movs	r2, #1
 80025c0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80025c2:	2300      	movs	r3, #0
 80025c4:	603b      	str	r3, [r7, #0]
 80025c6:	4b38      	ldr	r3, [pc, #224]	; (80026a8 <HAL_FMC_MspInit+0x108>)
 80025c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ca:	4a37      	ldr	r2, [pc, #220]	; (80026a8 <HAL_FMC_MspInit+0x108>)
 80025cc:	f043 0301 	orr.w	r3, r3, #1
 80025d0:	6393      	str	r3, [r2, #56]	; 0x38
 80025d2:	4b35      	ldr	r3, [pc, #212]	; (80026a8 <HAL_FMC_MspInit+0x108>)
 80025d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	603b      	str	r3, [r7, #0]
 80025dc:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80025de:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80025e2:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e4:	2302      	movs	r3, #2
 80025e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ec:	2303      	movs	r3, #3
 80025ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80025f0:	230c      	movs	r3, #12
 80025f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80025f4:	1d3b      	adds	r3, r7, #4
 80025f6:	4619      	mov	r1, r3
 80025f8:	482c      	ldr	r0, [pc, #176]	; (80026ac <HAL_FMC_MspInit+0x10c>)
 80025fa:	f000 fc21 	bl	8002e40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 80025fe:	2301      	movs	r3, #1
 8002600:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002602:	2302      	movs	r3, #2
 8002604:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800260a:	2303      	movs	r3, #3
 800260c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800260e:	230c      	movs	r3, #12
 8002610:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8002612:	1d3b      	adds	r3, r7, #4
 8002614:	4619      	mov	r1, r3
 8002616:	4826      	ldr	r0, [pc, #152]	; (80026b0 <HAL_FMC_MspInit+0x110>)
 8002618:	f000 fc12 	bl	8002e40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 800261c:	f248 1333 	movw	r3, #33075	; 0x8133
 8002620:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002622:	2302      	movs	r3, #2
 8002624:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800262a:	2303      	movs	r3, #3
 800262c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800262e:	230c      	movs	r3, #12
 8002630:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002632:	1d3b      	adds	r3, r7, #4
 8002634:	4619      	mov	r1, r3
 8002636:	481f      	ldr	r0, [pc, #124]	; (80026b4 <HAL_FMC_MspInit+0x114>)
 8002638:	f000 fc02 	bl	8002e40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800263c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002640:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002642:	2302      	movs	r3, #2
 8002644:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002646:	2300      	movs	r3, #0
 8002648:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800264a:	2303      	movs	r3, #3
 800264c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800264e:	230c      	movs	r3, #12
 8002650:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002652:	1d3b      	adds	r3, r7, #4
 8002654:	4619      	mov	r1, r3
 8002656:	4818      	ldr	r0, [pc, #96]	; (80026b8 <HAL_FMC_MspInit+0x118>)
 8002658:	f000 fbf2 	bl	8002e40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 800265c:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002660:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002662:	2302      	movs	r3, #2
 8002664:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002666:	2300      	movs	r3, #0
 8002668:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800266a:	2303      	movs	r3, #3
 800266c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800266e:	230c      	movs	r3, #12
 8002670:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002672:	1d3b      	adds	r3, r7, #4
 8002674:	4619      	mov	r1, r3
 8002676:	4811      	ldr	r0, [pc, #68]	; (80026bc <HAL_FMC_MspInit+0x11c>)
 8002678:	f000 fbe2 	bl	8002e40 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800267c:	2360      	movs	r3, #96	; 0x60
 800267e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002680:	2302      	movs	r3, #2
 8002682:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002684:	2300      	movs	r3, #0
 8002686:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002688:	2303      	movs	r3, #3
 800268a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800268c:	230c      	movs	r3, #12
 800268e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002690:	1d3b      	adds	r3, r7, #4
 8002692:	4619      	mov	r1, r3
 8002694:	480a      	ldr	r0, [pc, #40]	; (80026c0 <HAL_FMC_MspInit+0x120>)
 8002696:	f000 fbd3 	bl	8002e40 <HAL_GPIO_Init>
 800269a:	e000      	b.n	800269e <HAL_FMC_MspInit+0xfe>
    return;
 800269c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800269e:	3718      	adds	r7, #24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	20025c18 	.word	0x20025c18
 80026a8:	40023800 	.word	0x40023800
 80026ac:	40021400 	.word	0x40021400
 80026b0:	40020800 	.word	0x40020800
 80026b4:	40021800 	.word	0x40021800
 80026b8:	40021000 	.word	0x40021000
 80026bc:	40020c00 	.word	0x40020c00
 80026c0:	40020400 	.word	0x40020400

080026c4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80026cc:	f7ff ff68 	bl	80025a0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80026d0:	bf00      	nop
 80026d2:	3708      	adds	r7, #8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026dc:	e7fe      	b.n	80026dc <NMI_Handler+0x4>

080026de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026de:	b480      	push	{r7}
 80026e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026e2:	e7fe      	b.n	80026e2 <HardFault_Handler+0x4>

080026e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026e8:	e7fe      	b.n	80026e8 <MemManage_Handler+0x4>

080026ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026ea:	b480      	push	{r7}
 80026ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026ee:	e7fe      	b.n	80026ee <BusFault_Handler+0x4>

080026f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026f4:	e7fe      	b.n	80026f4 <UsageFault_Handler+0x4>

080026f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026f6:	b480      	push	{r7}
 80026f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026fa:	bf00      	nop
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002708:	f000 f95c 	bl	80029c4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800270c:	f006 f8a6 	bl	800885c <xTaskGetSchedulerState>
 8002710:	4603      	mov	r3, r0
 8002712:	2b01      	cmp	r3, #1
 8002714:	d001      	beq.n	800271a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002716:	f007 f8a7 	bl	8009868 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}

0800271e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800271e:	b480      	push	{r7}
 8002720:	af00      	add	r7, sp, #0
  return 1;
 8002722:	2301      	movs	r3, #1
}
 8002724:	4618      	mov	r0, r3
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr

0800272e <_kill>:

int _kill(int pid, int sig)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b082      	sub	sp, #8
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
 8002736:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002738:	f009 fa40 	bl	800bbbc <__errno>
 800273c:	4603      	mov	r3, r0
 800273e:	2216      	movs	r2, #22
 8002740:	601a      	str	r2, [r3, #0]
  return -1;
 8002742:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <_exit>:

void _exit (int status)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002756:	f04f 31ff 	mov.w	r1, #4294967295
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f7ff ffe7 	bl	800272e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002760:	e7fe      	b.n	8002760 <_exit+0x12>

08002762 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	b086      	sub	sp, #24
 8002766:	af00      	add	r7, sp, #0
 8002768:	60f8      	str	r0, [r7, #12]
 800276a:	60b9      	str	r1, [r7, #8]
 800276c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800276e:	2300      	movs	r3, #0
 8002770:	617b      	str	r3, [r7, #20]
 8002772:	e00a      	b.n	800278a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002774:	f3af 8000 	nop.w
 8002778:	4601      	mov	r1, r0
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	1c5a      	adds	r2, r3, #1
 800277e:	60ba      	str	r2, [r7, #8]
 8002780:	b2ca      	uxtb	r2, r1
 8002782:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	3301      	adds	r3, #1
 8002788:	617b      	str	r3, [r7, #20]
 800278a:	697a      	ldr	r2, [r7, #20]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	429a      	cmp	r2, r3
 8002790:	dbf0      	blt.n	8002774 <_read+0x12>
  }

  return len;
 8002792:	687b      	ldr	r3, [r7, #4]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027a8:	2300      	movs	r3, #0
 80027aa:	617b      	str	r3, [r7, #20]
 80027ac:	e009      	b.n	80027c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	1c5a      	adds	r2, r3, #1
 80027b2:	60ba      	str	r2, [r7, #8]
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	3301      	adds	r3, #1
 80027c0:	617b      	str	r3, [r7, #20]
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	dbf1      	blt.n	80027ae <_write+0x12>
  }
  return len;
 80027ca:	687b      	ldr	r3, [r7, #4]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3718      	adds	r7, #24
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <_close>:

int _close(int file)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80027dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027fc:	605a      	str	r2, [r3, #4]
  return 0;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <_isatty>:

int _isatty(int file)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002814:	2301      	movs	r3, #1
}
 8002816:	4618      	mov	r0, r3
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002822:	b480      	push	{r7}
 8002824:	b085      	sub	sp, #20
 8002826:	af00      	add	r7, sp, #0
 8002828:	60f8      	str	r0, [r7, #12]
 800282a:	60b9      	str	r1, [r7, #8]
 800282c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800282e:	2300      	movs	r3, #0
}
 8002830:	4618      	mov	r0, r3
 8002832:	3714      	adds	r7, #20
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002844:	4a14      	ldr	r2, [pc, #80]	; (8002898 <_sbrk+0x5c>)
 8002846:	4b15      	ldr	r3, [pc, #84]	; (800289c <_sbrk+0x60>)
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002850:	4b13      	ldr	r3, [pc, #76]	; (80028a0 <_sbrk+0x64>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d102      	bne.n	800285e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002858:	4b11      	ldr	r3, [pc, #68]	; (80028a0 <_sbrk+0x64>)
 800285a:	4a12      	ldr	r2, [pc, #72]	; (80028a4 <_sbrk+0x68>)
 800285c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800285e:	4b10      	ldr	r3, [pc, #64]	; (80028a0 <_sbrk+0x64>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4413      	add	r3, r2
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	429a      	cmp	r2, r3
 800286a:	d207      	bcs.n	800287c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800286c:	f009 f9a6 	bl	800bbbc <__errno>
 8002870:	4603      	mov	r3, r0
 8002872:	220c      	movs	r2, #12
 8002874:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002876:	f04f 33ff 	mov.w	r3, #4294967295
 800287a:	e009      	b.n	8002890 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800287c:	4b08      	ldr	r3, [pc, #32]	; (80028a0 <_sbrk+0x64>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002882:	4b07      	ldr	r3, [pc, #28]	; (80028a0 <_sbrk+0x64>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4413      	add	r3, r2
 800288a:	4a05      	ldr	r2, [pc, #20]	; (80028a0 <_sbrk+0x64>)
 800288c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800288e:	68fb      	ldr	r3, [r7, #12]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	20030000 	.word	0x20030000
 800289c:	00000400 	.word	0x00000400
 80028a0:	20025c1c 	.word	0x20025c1c
 80028a4:	2002b250 	.word	0x2002b250

080028a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028ac:	4b06      	ldr	r3, [pc, #24]	; (80028c8 <SystemInit+0x20>)
 80028ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028b2:	4a05      	ldr	r2, [pc, #20]	; (80028c8 <SystemInit+0x20>)
 80028b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	e000ed00 	.word	0xe000ed00

080028cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80028cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002904 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028d0:	480d      	ldr	r0, [pc, #52]	; (8002908 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80028d2:	490e      	ldr	r1, [pc, #56]	; (800290c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80028d4:	4a0e      	ldr	r2, [pc, #56]	; (8002910 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028d8:	e002      	b.n	80028e0 <LoopCopyDataInit>

080028da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028de:	3304      	adds	r3, #4

080028e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028e4:	d3f9      	bcc.n	80028da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028e6:	4a0b      	ldr	r2, [pc, #44]	; (8002914 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80028e8:	4c0b      	ldr	r4, [pc, #44]	; (8002918 <LoopFillZerobss+0x26>)
  movs r3, #0
 80028ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028ec:	e001      	b.n	80028f2 <LoopFillZerobss>

080028ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028f0:	3204      	adds	r2, #4

080028f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028f4:	d3fb      	bcc.n	80028ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80028f6:	f7ff ffd7 	bl	80028a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028fa:	f009 f965 	bl	800bbc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028fe:	f7ff f88f 	bl	8001a20 <main>
  bx  lr    
 8002902:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002904:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002908:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800290c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002910:	0800dffc 	.word	0x0800dffc
  ldr r2, =_sbss
 8002914:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002918:	2002b24c 	.word	0x2002b24c

0800291c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800291c:	e7fe      	b.n	800291c <ADC_IRQHandler>
	...

08002920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002924:	4b0e      	ldr	r3, [pc, #56]	; (8002960 <HAL_Init+0x40>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a0d      	ldr	r2, [pc, #52]	; (8002960 <HAL_Init+0x40>)
 800292a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800292e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002930:	4b0b      	ldr	r3, [pc, #44]	; (8002960 <HAL_Init+0x40>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a0a      	ldr	r2, [pc, #40]	; (8002960 <HAL_Init+0x40>)
 8002936:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800293a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800293c:	4b08      	ldr	r3, [pc, #32]	; (8002960 <HAL_Init+0x40>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a07      	ldr	r2, [pc, #28]	; (8002960 <HAL_Init+0x40>)
 8002942:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002946:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002948:	2003      	movs	r0, #3
 800294a:	f000 f94f 	bl	8002bec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800294e:	200f      	movs	r0, #15
 8002950:	f000 f808 	bl	8002964 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002954:	f7ff fbbc 	bl	80020d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	40023c00 	.word	0x40023c00

08002964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800296c:	4b12      	ldr	r3, [pc, #72]	; (80029b8 <HAL_InitTick+0x54>)
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	4b12      	ldr	r3, [pc, #72]	; (80029bc <HAL_InitTick+0x58>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	4619      	mov	r1, r3
 8002976:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800297a:	fbb3 f3f1 	udiv	r3, r3, r1
 800297e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002982:	4618      	mov	r0, r3
 8002984:	f000 f975 	bl	8002c72 <HAL_SYSTICK_Config>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e00e      	b.n	80029b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b0f      	cmp	r3, #15
 8002996:	d80a      	bhi.n	80029ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002998:	2200      	movs	r2, #0
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	f04f 30ff 	mov.w	r0, #4294967295
 80029a0:	f000 f92f 	bl	8002c02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029a4:	4a06      	ldr	r2, [pc, #24]	; (80029c0 <HAL_InitTick+0x5c>)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
 80029ac:	e000      	b.n	80029b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20000010 	.word	0x20000010
 80029bc:	20000018 	.word	0x20000018
 80029c0:	20000014 	.word	0x20000014

080029c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029c8:	4b06      	ldr	r3, [pc, #24]	; (80029e4 <HAL_IncTick+0x20>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	461a      	mov	r2, r3
 80029ce:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <HAL_IncTick+0x24>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4413      	add	r3, r2
 80029d4:	4a04      	ldr	r2, [pc, #16]	; (80029e8 <HAL_IncTick+0x24>)
 80029d6:	6013      	str	r3, [r2, #0]
}
 80029d8:	bf00      	nop
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	20000018 	.word	0x20000018
 80029e8:	20025c20 	.word	0x20025c20

080029ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return uwTick;
 80029f0:	4b03      	ldr	r3, [pc, #12]	; (8002a00 <HAL_GetTick+0x14>)
 80029f2:	681b      	ldr	r3, [r3, #0]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	20025c20 	.word	0x20025c20

08002a04 <__NVIC_SetPriorityGrouping>:
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a14:	4b0c      	ldr	r3, [pc, #48]	; (8002a48 <__NVIC_SetPriorityGrouping+0x44>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a1a:	68ba      	ldr	r2, [r7, #8]
 8002a1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a20:	4013      	ands	r3, r2
 8002a22:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a36:	4a04      	ldr	r2, [pc, #16]	; (8002a48 <__NVIC_SetPriorityGrouping+0x44>)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	60d3      	str	r3, [r2, #12]
}
 8002a3c:	bf00      	nop
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <__NVIC_GetPriorityGrouping>:
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a50:	4b04      	ldr	r3, [pc, #16]	; (8002a64 <__NVIC_GetPriorityGrouping+0x18>)
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	0a1b      	lsrs	r3, r3, #8
 8002a56:	f003 0307 	and.w	r3, r3, #7
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	e000ed00 	.word	0xe000ed00

08002a68 <__NVIC_EnableIRQ>:
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	db0b      	blt.n	8002a92 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	f003 021f 	and.w	r2, r3, #31
 8002a80:	4907      	ldr	r1, [pc, #28]	; (8002aa0 <__NVIC_EnableIRQ+0x38>)
 8002a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a86:	095b      	lsrs	r3, r3, #5
 8002a88:	2001      	movs	r0, #1
 8002a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	e000e100 	.word	0xe000e100

08002aa4 <__NVIC_DisableIRQ>:
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	db12      	blt.n	8002adc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	f003 021f 	and.w	r2, r3, #31
 8002abc:	490a      	ldr	r1, [pc, #40]	; (8002ae8 <__NVIC_DisableIRQ+0x44>)
 8002abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac2:	095b      	lsrs	r3, r3, #5
 8002ac4:	2001      	movs	r0, #1
 8002ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8002aca:	3320      	adds	r3, #32
 8002acc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002ad0:	f3bf 8f4f 	dsb	sy
}
 8002ad4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002ad6:	f3bf 8f6f 	isb	sy
}
 8002ada:	bf00      	nop
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr
 8002ae8:	e000e100 	.word	0xe000e100

08002aec <__NVIC_SetPriority>:
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	6039      	str	r1, [r7, #0]
 8002af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	db0a      	blt.n	8002b16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	490c      	ldr	r1, [pc, #48]	; (8002b38 <__NVIC_SetPriority+0x4c>)
 8002b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0a:	0112      	lsls	r2, r2, #4
 8002b0c:	b2d2      	uxtb	r2, r2
 8002b0e:	440b      	add	r3, r1
 8002b10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002b14:	e00a      	b.n	8002b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	4908      	ldr	r1, [pc, #32]	; (8002b3c <__NVIC_SetPriority+0x50>)
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	3b04      	subs	r3, #4
 8002b24:	0112      	lsls	r2, r2, #4
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	440b      	add	r3, r1
 8002b2a:	761a      	strb	r2, [r3, #24]
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	e000e100 	.word	0xe000e100
 8002b3c:	e000ed00 	.word	0xe000ed00

08002b40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b089      	sub	sp, #36	; 0x24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f003 0307 	and.w	r3, r3, #7
 8002b52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	f1c3 0307 	rsb	r3, r3, #7
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	bf28      	it	cs
 8002b5e:	2304      	movcs	r3, #4
 8002b60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	3304      	adds	r3, #4
 8002b66:	2b06      	cmp	r3, #6
 8002b68:	d902      	bls.n	8002b70 <NVIC_EncodePriority+0x30>
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	3b03      	subs	r3, #3
 8002b6e:	e000      	b.n	8002b72 <NVIC_EncodePriority+0x32>
 8002b70:	2300      	movs	r3, #0
 8002b72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b74:	f04f 32ff 	mov.w	r2, #4294967295
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	43da      	mvns	r2, r3
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	401a      	ands	r2, r3
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b88:	f04f 31ff 	mov.w	r1, #4294967295
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b92:	43d9      	mvns	r1, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b98:	4313      	orrs	r3, r2
         );
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3724      	adds	r7, #36	; 0x24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
	...

08002ba8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bb8:	d301      	bcc.n	8002bbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e00f      	b.n	8002bde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bbe:	4a0a      	ldr	r2, [pc, #40]	; (8002be8 <SysTick_Config+0x40>)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bc6:	210f      	movs	r1, #15
 8002bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bcc:	f7ff ff8e 	bl	8002aec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bd0:	4b05      	ldr	r3, [pc, #20]	; (8002be8 <SysTick_Config+0x40>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bd6:	4b04      	ldr	r3, [pc, #16]	; (8002be8 <SysTick_Config+0x40>)
 8002bd8:	2207      	movs	r2, #7
 8002bda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	e000e010 	.word	0xe000e010

08002bec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff ff05 	bl	8002a04 <__NVIC_SetPriorityGrouping>
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b086      	sub	sp, #24
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	4603      	mov	r3, r0
 8002c0a:	60b9      	str	r1, [r7, #8]
 8002c0c:	607a      	str	r2, [r7, #4]
 8002c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c14:	f7ff ff1a 	bl	8002a4c <__NVIC_GetPriorityGrouping>
 8002c18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	68b9      	ldr	r1, [r7, #8]
 8002c1e:	6978      	ldr	r0, [r7, #20]
 8002c20:	f7ff ff8e 	bl	8002b40 <NVIC_EncodePriority>
 8002c24:	4602      	mov	r2, r0
 8002c26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff ff5d 	bl	8002aec <__NVIC_SetPriority>
}
 8002c32:	bf00      	nop
 8002c34:	3718      	adds	r7, #24
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b082      	sub	sp, #8
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	4603      	mov	r3, r0
 8002c42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff ff0d 	bl	8002a68 <__NVIC_EnableIRQ>
}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b082      	sub	sp, #8
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff ff1d 	bl	8002aa4 <__NVIC_DisableIRQ>
}
 8002c6a:	bf00      	nop
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b082      	sub	sp, #8
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff ff94 	bl	8002ba8 <SysTick_Config>
 8002c80:	4603      	mov	r3, r0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b082      	sub	sp, #8
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e03b      	b.n	8002d14 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d106      	bne.n	8002cb6 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f7ff fa39 	bl	8002128 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2202      	movs	r2, #2
 8002cba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685a      	ldr	r2, [r3, #4]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cda:	f023 0107 	bic.w	r1, r3, #7
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	689a      	ldr	r2, [r3, #8]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002cf4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	68d1      	ldr	r1, [r2, #12]
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	6812      	ldr	r2, [r2, #0]
 8002d00:	430b      	orrs	r3, r1
 8002d02:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3708      	adds	r7, #8
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b087      	sub	sp, #28
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d101      	bne.n	8002d3c <HAL_DMA2D_ConfigLayer+0x20>
 8002d38:	2302      	movs	r3, #2
 8002d3a:	e079      	b.n	8002e30 <HAL_DMA2D_ConfigLayer+0x114>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2202      	movs	r2, #2
 8002d48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	011b      	lsls	r3, r3, #4
 8002d50:	3318      	adds	r3, #24
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	4413      	add	r3, r2
 8002d56:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	685a      	ldr	r2, [r3, #4]
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	041b      	lsls	r3, r3, #16
 8002d62:	4313      	orrs	r3, r2
 8002d64:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002d66:	4b35      	ldr	r3, [pc, #212]	; (8002e3c <HAL_DMA2D_ConfigLayer+0x120>)
 8002d68:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	2b0a      	cmp	r3, #10
 8002d70:	d003      	beq.n	8002d7a <HAL_DMA2D_ConfigLayer+0x5e>
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b09      	cmp	r3, #9
 8002d78:	d107      	bne.n	8002d8a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002d82:	697a      	ldr	r2, [r7, #20]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	617b      	str	r3, [r7, #20]
 8002d88:	e005      	b.n	8002d96 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	68db      	ldr	r3, [r3, #12]
 8002d8e:	061b      	lsls	r3, r3, #24
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d120      	bne.n	8002dde <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	43db      	mvns	r3, r3
 8002da6:	ea02 0103 	and.w	r1, r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	697a      	ldr	r2, [r7, #20]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	693a      	ldr	r2, [r7, #16]
 8002dba:	6812      	ldr	r2, [r2, #0]
 8002dbc:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	2b0a      	cmp	r3, #10
 8002dc4:	d003      	beq.n	8002dce <HAL_DMA2D_ConfigLayer+0xb2>
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b09      	cmp	r3, #9
 8002dcc:	d127      	bne.n	8002e1e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	68da      	ldr	r2, [r3, #12]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002dda:	629a      	str	r2, [r3, #40]	; 0x28
 8002ddc:	e01f      	b.n	8002e1e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	69da      	ldr	r2, [r3, #28]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	43db      	mvns	r3, r3
 8002de8:	ea02 0103 	and.w	r1, r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	697a      	ldr	r2, [r7, #20]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	6812      	ldr	r2, [r2, #0]
 8002dfe:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	2b0a      	cmp	r3, #10
 8002e06:	d003      	beq.n	8002e10 <HAL_DMA2D_ConfigLayer+0xf4>
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	2b09      	cmp	r3, #9
 8002e0e:	d106      	bne.n	8002e1e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	68da      	ldr	r2, [r3, #12]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002e1c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2201      	movs	r2, #1
 8002e22:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	371c      	adds	r7, #28
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr
 8002e3c:	ff03000f 	.word	0xff03000f

08002e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b089      	sub	sp, #36	; 0x24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e56:	2300      	movs	r3, #0
 8002e58:	61fb      	str	r3, [r7, #28]
 8002e5a:	e177      	b.n	800314c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	f040 8166 	bne.w	8003146 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d005      	beq.n	8002e92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d130      	bne.n	8002ef4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	2203      	movs	r2, #3
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ec8:	2201      	movs	r2, #1
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	091b      	lsrs	r3, r3, #4
 8002ede:	f003 0201 	and.w	r2, r3, #1
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f003 0303 	and.w	r3, r3, #3
 8002efc:	2b03      	cmp	r3, #3
 8002efe:	d017      	beq.n	8002f30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	43db      	mvns	r3, r3
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	4013      	ands	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f003 0303 	and.w	r3, r3, #3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d123      	bne.n	8002f84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	08da      	lsrs	r2, r3, #3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3208      	adds	r2, #8
 8002f44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	f003 0307 	and.w	r3, r3, #7
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	220f      	movs	r2, #15
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	691a      	ldr	r2, [r3, #16]
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	08da      	lsrs	r2, r3, #3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	3208      	adds	r2, #8
 8002f7e:	69b9      	ldr	r1, [r7, #24]
 8002f80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	2203      	movs	r2, #3
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f003 0203 	and.w	r2, r3, #3
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f000 80c0 	beq.w	8003146 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	4b66      	ldr	r3, [pc, #408]	; (8003164 <HAL_GPIO_Init+0x324>)
 8002fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fce:	4a65      	ldr	r2, [pc, #404]	; (8003164 <HAL_GPIO_Init+0x324>)
 8002fd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8002fd6:	4b63      	ldr	r3, [pc, #396]	; (8003164 <HAL_GPIO_Init+0x324>)
 8002fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fe2:	4a61      	ldr	r2, [pc, #388]	; (8003168 <HAL_GPIO_Init+0x328>)
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	089b      	lsrs	r3, r3, #2
 8002fe8:	3302      	adds	r3, #2
 8002fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	220f      	movs	r2, #15
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4013      	ands	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a58      	ldr	r2, [pc, #352]	; (800316c <HAL_GPIO_Init+0x32c>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d037      	beq.n	800307e <HAL_GPIO_Init+0x23e>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a57      	ldr	r2, [pc, #348]	; (8003170 <HAL_GPIO_Init+0x330>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d031      	beq.n	800307a <HAL_GPIO_Init+0x23a>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a56      	ldr	r2, [pc, #344]	; (8003174 <HAL_GPIO_Init+0x334>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d02b      	beq.n	8003076 <HAL_GPIO_Init+0x236>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a55      	ldr	r2, [pc, #340]	; (8003178 <HAL_GPIO_Init+0x338>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d025      	beq.n	8003072 <HAL_GPIO_Init+0x232>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a54      	ldr	r2, [pc, #336]	; (800317c <HAL_GPIO_Init+0x33c>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d01f      	beq.n	800306e <HAL_GPIO_Init+0x22e>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a53      	ldr	r2, [pc, #332]	; (8003180 <HAL_GPIO_Init+0x340>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d019      	beq.n	800306a <HAL_GPIO_Init+0x22a>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a52      	ldr	r2, [pc, #328]	; (8003184 <HAL_GPIO_Init+0x344>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d013      	beq.n	8003066 <HAL_GPIO_Init+0x226>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a51      	ldr	r2, [pc, #324]	; (8003188 <HAL_GPIO_Init+0x348>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d00d      	beq.n	8003062 <HAL_GPIO_Init+0x222>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a50      	ldr	r2, [pc, #320]	; (800318c <HAL_GPIO_Init+0x34c>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d007      	beq.n	800305e <HAL_GPIO_Init+0x21e>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a4f      	ldr	r2, [pc, #316]	; (8003190 <HAL_GPIO_Init+0x350>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d101      	bne.n	800305a <HAL_GPIO_Init+0x21a>
 8003056:	2309      	movs	r3, #9
 8003058:	e012      	b.n	8003080 <HAL_GPIO_Init+0x240>
 800305a:	230a      	movs	r3, #10
 800305c:	e010      	b.n	8003080 <HAL_GPIO_Init+0x240>
 800305e:	2308      	movs	r3, #8
 8003060:	e00e      	b.n	8003080 <HAL_GPIO_Init+0x240>
 8003062:	2307      	movs	r3, #7
 8003064:	e00c      	b.n	8003080 <HAL_GPIO_Init+0x240>
 8003066:	2306      	movs	r3, #6
 8003068:	e00a      	b.n	8003080 <HAL_GPIO_Init+0x240>
 800306a:	2305      	movs	r3, #5
 800306c:	e008      	b.n	8003080 <HAL_GPIO_Init+0x240>
 800306e:	2304      	movs	r3, #4
 8003070:	e006      	b.n	8003080 <HAL_GPIO_Init+0x240>
 8003072:	2303      	movs	r3, #3
 8003074:	e004      	b.n	8003080 <HAL_GPIO_Init+0x240>
 8003076:	2302      	movs	r3, #2
 8003078:	e002      	b.n	8003080 <HAL_GPIO_Init+0x240>
 800307a:	2301      	movs	r3, #1
 800307c:	e000      	b.n	8003080 <HAL_GPIO_Init+0x240>
 800307e:	2300      	movs	r3, #0
 8003080:	69fa      	ldr	r2, [r7, #28]
 8003082:	f002 0203 	and.w	r2, r2, #3
 8003086:	0092      	lsls	r2, r2, #2
 8003088:	4093      	lsls	r3, r2
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	4313      	orrs	r3, r2
 800308e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003090:	4935      	ldr	r1, [pc, #212]	; (8003168 <HAL_GPIO_Init+0x328>)
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	089b      	lsrs	r3, r3, #2
 8003096:	3302      	adds	r3, #2
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800309e:	4b3d      	ldr	r3, [pc, #244]	; (8003194 <HAL_GPIO_Init+0x354>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	43db      	mvns	r3, r3
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	4013      	ands	r3, r2
 80030ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	4313      	orrs	r3, r2
 80030c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030c2:	4a34      	ldr	r2, [pc, #208]	; (8003194 <HAL_GPIO_Init+0x354>)
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030c8:	4b32      	ldr	r3, [pc, #200]	; (8003194 <HAL_GPIO_Init+0x354>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	43db      	mvns	r3, r3
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	4013      	ands	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d003      	beq.n	80030ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030ec:	4a29      	ldr	r2, [pc, #164]	; (8003194 <HAL_GPIO_Init+0x354>)
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030f2:	4b28      	ldr	r3, [pc, #160]	; (8003194 <HAL_GPIO_Init+0x354>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	43db      	mvns	r3, r3
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	4013      	ands	r3, r2
 8003100:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	4313      	orrs	r3, r2
 8003114:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003116:	4a1f      	ldr	r2, [pc, #124]	; (8003194 <HAL_GPIO_Init+0x354>)
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800311c:	4b1d      	ldr	r3, [pc, #116]	; (8003194 <HAL_GPIO_Init+0x354>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	43db      	mvns	r3, r3
 8003126:	69ba      	ldr	r2, [r7, #24]
 8003128:	4013      	ands	r3, r2
 800312a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d003      	beq.n	8003140 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	4313      	orrs	r3, r2
 800313e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003140:	4a14      	ldr	r2, [pc, #80]	; (8003194 <HAL_GPIO_Init+0x354>)
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	3301      	adds	r3, #1
 800314a:	61fb      	str	r3, [r7, #28]
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	2b0f      	cmp	r3, #15
 8003150:	f67f ae84 	bls.w	8002e5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003154:	bf00      	nop
 8003156:	bf00      	nop
 8003158:	3724      	adds	r7, #36	; 0x24
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	40023800 	.word	0x40023800
 8003168:	40013800 	.word	0x40013800
 800316c:	40020000 	.word	0x40020000
 8003170:	40020400 	.word	0x40020400
 8003174:	40020800 	.word	0x40020800
 8003178:	40020c00 	.word	0x40020c00
 800317c:	40021000 	.word	0x40021000
 8003180:	40021400 	.word	0x40021400
 8003184:	40021800 	.word	0x40021800
 8003188:	40021c00 	.word	0x40021c00
 800318c:	40022000 	.word	0x40022000
 8003190:	40022400 	.word	0x40022400
 8003194:	40013c00 	.word	0x40013c00

08003198 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003198:	b480      	push	{r7}
 800319a:	b087      	sub	sp, #28
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031a2:	2300      	movs	r3, #0
 80031a4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80031aa:	2300      	movs	r3, #0
 80031ac:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	e0d9      	b.n	8003368 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031b4:	2201      	movs	r2, #1
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	fa02 f303 	lsl.w	r3, r2, r3
 80031bc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80031be:	683a      	ldr	r2, [r7, #0]
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	4013      	ands	r3, r2
 80031c4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	f040 80c9 	bne.w	8003362 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80031d0:	4a6b      	ldr	r2, [pc, #428]	; (8003380 <HAL_GPIO_DeInit+0x1e8>)
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	089b      	lsrs	r3, r3, #2
 80031d6:	3302      	adds	r3, #2
 80031d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031dc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	f003 0303 	and.w	r3, r3, #3
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	220f      	movs	r2, #15
 80031e8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	4013      	ands	r3, r2
 80031f0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a63      	ldr	r2, [pc, #396]	; (8003384 <HAL_GPIO_DeInit+0x1ec>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d037      	beq.n	800326a <HAL_GPIO_DeInit+0xd2>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a62      	ldr	r2, [pc, #392]	; (8003388 <HAL_GPIO_DeInit+0x1f0>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d031      	beq.n	8003266 <HAL_GPIO_DeInit+0xce>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a61      	ldr	r2, [pc, #388]	; (800338c <HAL_GPIO_DeInit+0x1f4>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d02b      	beq.n	8003262 <HAL_GPIO_DeInit+0xca>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a60      	ldr	r2, [pc, #384]	; (8003390 <HAL_GPIO_DeInit+0x1f8>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d025      	beq.n	800325e <HAL_GPIO_DeInit+0xc6>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a5f      	ldr	r2, [pc, #380]	; (8003394 <HAL_GPIO_DeInit+0x1fc>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d01f      	beq.n	800325a <HAL_GPIO_DeInit+0xc2>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a5e      	ldr	r2, [pc, #376]	; (8003398 <HAL_GPIO_DeInit+0x200>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d019      	beq.n	8003256 <HAL_GPIO_DeInit+0xbe>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a5d      	ldr	r2, [pc, #372]	; (800339c <HAL_GPIO_DeInit+0x204>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d013      	beq.n	8003252 <HAL_GPIO_DeInit+0xba>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a5c      	ldr	r2, [pc, #368]	; (80033a0 <HAL_GPIO_DeInit+0x208>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d00d      	beq.n	800324e <HAL_GPIO_DeInit+0xb6>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a5b      	ldr	r2, [pc, #364]	; (80033a4 <HAL_GPIO_DeInit+0x20c>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d007      	beq.n	800324a <HAL_GPIO_DeInit+0xb2>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a5a      	ldr	r2, [pc, #360]	; (80033a8 <HAL_GPIO_DeInit+0x210>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d101      	bne.n	8003246 <HAL_GPIO_DeInit+0xae>
 8003242:	2309      	movs	r3, #9
 8003244:	e012      	b.n	800326c <HAL_GPIO_DeInit+0xd4>
 8003246:	230a      	movs	r3, #10
 8003248:	e010      	b.n	800326c <HAL_GPIO_DeInit+0xd4>
 800324a:	2308      	movs	r3, #8
 800324c:	e00e      	b.n	800326c <HAL_GPIO_DeInit+0xd4>
 800324e:	2307      	movs	r3, #7
 8003250:	e00c      	b.n	800326c <HAL_GPIO_DeInit+0xd4>
 8003252:	2306      	movs	r3, #6
 8003254:	e00a      	b.n	800326c <HAL_GPIO_DeInit+0xd4>
 8003256:	2305      	movs	r3, #5
 8003258:	e008      	b.n	800326c <HAL_GPIO_DeInit+0xd4>
 800325a:	2304      	movs	r3, #4
 800325c:	e006      	b.n	800326c <HAL_GPIO_DeInit+0xd4>
 800325e:	2303      	movs	r3, #3
 8003260:	e004      	b.n	800326c <HAL_GPIO_DeInit+0xd4>
 8003262:	2302      	movs	r3, #2
 8003264:	e002      	b.n	800326c <HAL_GPIO_DeInit+0xd4>
 8003266:	2301      	movs	r3, #1
 8003268:	e000      	b.n	800326c <HAL_GPIO_DeInit+0xd4>
 800326a:	2300      	movs	r3, #0
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	f002 0203 	and.w	r2, r2, #3
 8003272:	0092      	lsls	r2, r2, #2
 8003274:	4093      	lsls	r3, r2
 8003276:	68ba      	ldr	r2, [r7, #8]
 8003278:	429a      	cmp	r2, r3
 800327a:	d132      	bne.n	80032e2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800327c:	4b4b      	ldr	r3, [pc, #300]	; (80033ac <HAL_GPIO_DeInit+0x214>)
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	43db      	mvns	r3, r3
 8003284:	4949      	ldr	r1, [pc, #292]	; (80033ac <HAL_GPIO_DeInit+0x214>)
 8003286:	4013      	ands	r3, r2
 8003288:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800328a:	4b48      	ldr	r3, [pc, #288]	; (80033ac <HAL_GPIO_DeInit+0x214>)
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	43db      	mvns	r3, r3
 8003292:	4946      	ldr	r1, [pc, #280]	; (80033ac <HAL_GPIO_DeInit+0x214>)
 8003294:	4013      	ands	r3, r2
 8003296:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003298:	4b44      	ldr	r3, [pc, #272]	; (80033ac <HAL_GPIO_DeInit+0x214>)
 800329a:	68da      	ldr	r2, [r3, #12]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	43db      	mvns	r3, r3
 80032a0:	4942      	ldr	r1, [pc, #264]	; (80033ac <HAL_GPIO_DeInit+0x214>)
 80032a2:	4013      	ands	r3, r2
 80032a4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80032a6:	4b41      	ldr	r3, [pc, #260]	; (80033ac <HAL_GPIO_DeInit+0x214>)
 80032a8:	689a      	ldr	r2, [r3, #8]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	43db      	mvns	r3, r3
 80032ae:	493f      	ldr	r1, [pc, #252]	; (80033ac <HAL_GPIO_DeInit+0x214>)
 80032b0:	4013      	ands	r3, r2
 80032b2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	f003 0303 	and.w	r3, r3, #3
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	220f      	movs	r2, #15
 80032be:	fa02 f303 	lsl.w	r3, r2, r3
 80032c2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80032c4:	4a2e      	ldr	r2, [pc, #184]	; (8003380 <HAL_GPIO_DeInit+0x1e8>)
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	089b      	lsrs	r3, r3, #2
 80032ca:	3302      	adds	r3, #2
 80032cc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	43da      	mvns	r2, r3
 80032d4:	482a      	ldr	r0, [pc, #168]	; (8003380 <HAL_GPIO_DeInit+0x1e8>)
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	089b      	lsrs	r3, r3, #2
 80032da:	400a      	ands	r2, r1
 80032dc:	3302      	adds	r3, #2
 80032de:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	2103      	movs	r1, #3
 80032ec:	fa01 f303 	lsl.w	r3, r1, r3
 80032f0:	43db      	mvns	r3, r3
 80032f2:	401a      	ands	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	08da      	lsrs	r2, r3, #3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3208      	adds	r2, #8
 8003300:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	f003 0307 	and.w	r3, r3, #7
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	220f      	movs	r2, #15
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	43db      	mvns	r3, r3
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	08d2      	lsrs	r2, r2, #3
 8003318:	4019      	ands	r1, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	3208      	adds	r2, #8
 800331e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	68da      	ldr	r2, [r3, #12]
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	2103      	movs	r1, #3
 800332c:	fa01 f303 	lsl.w	r3, r1, r3
 8003330:	43db      	mvns	r3, r3
 8003332:	401a      	ands	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685a      	ldr	r2, [r3, #4]
 800333c:	2101      	movs	r1, #1
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	fa01 f303 	lsl.w	r3, r1, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	401a      	ands	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	2103      	movs	r1, #3
 8003356:	fa01 f303 	lsl.w	r3, r1, r3
 800335a:	43db      	mvns	r3, r3
 800335c:	401a      	ands	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	3301      	adds	r3, #1
 8003366:	617b      	str	r3, [r7, #20]
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	2b0f      	cmp	r3, #15
 800336c:	f67f af22 	bls.w	80031b4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003370:	bf00      	nop
 8003372:	bf00      	nop
 8003374:	371c      	adds	r7, #28
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	40013800 	.word	0x40013800
 8003384:	40020000 	.word	0x40020000
 8003388:	40020400 	.word	0x40020400
 800338c:	40020800 	.word	0x40020800
 8003390:	40020c00 	.word	0x40020c00
 8003394:	40021000 	.word	0x40021000
 8003398:	40021400 	.word	0x40021400
 800339c:	40021800 	.word	0x40021800
 80033a0:	40021c00 	.word	0x40021c00
 80033a4:	40022000 	.word	0x40022000
 80033a8:	40022400 	.word	0x40022400
 80033ac:	40013c00 	.word	0x40013c00

080033b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	460b      	mov	r3, r1
 80033ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	691a      	ldr	r2, [r3, #16]
 80033c0:	887b      	ldrh	r3, [r7, #2]
 80033c2:	4013      	ands	r3, r2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d002      	beq.n	80033ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033c8:	2301      	movs	r3, #1
 80033ca:	73fb      	strb	r3, [r7, #15]
 80033cc:	e001      	b.n	80033d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033ce:	2300      	movs	r3, #0
 80033d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3714      	adds	r7, #20
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	460b      	mov	r3, r1
 80033ea:	807b      	strh	r3, [r7, #2]
 80033ec:	4613      	mov	r3, r2
 80033ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033f0:	787b      	ldrb	r3, [r7, #1]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d003      	beq.n	80033fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033f6:	887a      	ldrh	r2, [r7, #2]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033fc:	e003      	b.n	8003406 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033fe:	887b      	ldrh	r3, [r7, #2]
 8003400:	041a      	lsls	r2, r3, #16
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	619a      	str	r2, [r3, #24]
}
 8003406:	bf00      	nop
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
	...

08003414 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e12b      	b.n	800367e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d106      	bne.n	8003440 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f7fe fe96 	bl	800216c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2224      	movs	r2, #36	; 0x24
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f022 0201 	bic.w	r2, r2, #1
 8003456:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003466:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003476:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003478:	f001 f8a2 	bl	80045c0 <HAL_RCC_GetPCLK1Freq>
 800347c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	4a81      	ldr	r2, [pc, #516]	; (8003688 <HAL_I2C_Init+0x274>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d807      	bhi.n	8003498 <HAL_I2C_Init+0x84>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	4a80      	ldr	r2, [pc, #512]	; (800368c <HAL_I2C_Init+0x278>)
 800348c:	4293      	cmp	r3, r2
 800348e:	bf94      	ite	ls
 8003490:	2301      	movls	r3, #1
 8003492:	2300      	movhi	r3, #0
 8003494:	b2db      	uxtb	r3, r3
 8003496:	e006      	b.n	80034a6 <HAL_I2C_Init+0x92>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	4a7d      	ldr	r2, [pc, #500]	; (8003690 <HAL_I2C_Init+0x27c>)
 800349c:	4293      	cmp	r3, r2
 800349e:	bf94      	ite	ls
 80034a0:	2301      	movls	r3, #1
 80034a2:	2300      	movhi	r3, #0
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e0e7      	b.n	800367e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	4a78      	ldr	r2, [pc, #480]	; (8003694 <HAL_I2C_Init+0x280>)
 80034b2:	fba2 2303 	umull	r2, r3, r2, r3
 80034b6:	0c9b      	lsrs	r3, r3, #18
 80034b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68ba      	ldr	r2, [r7, #8]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6a1b      	ldr	r3, [r3, #32]
 80034d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	4a6a      	ldr	r2, [pc, #424]	; (8003688 <HAL_I2C_Init+0x274>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d802      	bhi.n	80034e8 <HAL_I2C_Init+0xd4>
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	3301      	adds	r3, #1
 80034e6:	e009      	b.n	80034fc <HAL_I2C_Init+0xe8>
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80034ee:	fb02 f303 	mul.w	r3, r2, r3
 80034f2:	4a69      	ldr	r2, [pc, #420]	; (8003698 <HAL_I2C_Init+0x284>)
 80034f4:	fba2 2303 	umull	r2, r3, r2, r3
 80034f8:	099b      	lsrs	r3, r3, #6
 80034fa:	3301      	adds	r3, #1
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	6812      	ldr	r2, [r2, #0]
 8003500:	430b      	orrs	r3, r1
 8003502:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	69db      	ldr	r3, [r3, #28]
 800350a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800350e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	495c      	ldr	r1, [pc, #368]	; (8003688 <HAL_I2C_Init+0x274>)
 8003518:	428b      	cmp	r3, r1
 800351a:	d819      	bhi.n	8003550 <HAL_I2C_Init+0x13c>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	1e59      	subs	r1, r3, #1
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	005b      	lsls	r3, r3, #1
 8003526:	fbb1 f3f3 	udiv	r3, r1, r3
 800352a:	1c59      	adds	r1, r3, #1
 800352c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003530:	400b      	ands	r3, r1
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00a      	beq.n	800354c <HAL_I2C_Init+0x138>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	1e59      	subs	r1, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	fbb1 f3f3 	udiv	r3, r1, r3
 8003544:	3301      	adds	r3, #1
 8003546:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800354a:	e051      	b.n	80035f0 <HAL_I2C_Init+0x1dc>
 800354c:	2304      	movs	r3, #4
 800354e:	e04f      	b.n	80035f0 <HAL_I2C_Init+0x1dc>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d111      	bne.n	800357c <HAL_I2C_Init+0x168>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	1e58      	subs	r0, r3, #1
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6859      	ldr	r1, [r3, #4]
 8003560:	460b      	mov	r3, r1
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	440b      	add	r3, r1
 8003566:	fbb0 f3f3 	udiv	r3, r0, r3
 800356a:	3301      	adds	r3, #1
 800356c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003570:	2b00      	cmp	r3, #0
 8003572:	bf0c      	ite	eq
 8003574:	2301      	moveq	r3, #1
 8003576:	2300      	movne	r3, #0
 8003578:	b2db      	uxtb	r3, r3
 800357a:	e012      	b.n	80035a2 <HAL_I2C_Init+0x18e>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	1e58      	subs	r0, r3, #1
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6859      	ldr	r1, [r3, #4]
 8003584:	460b      	mov	r3, r1
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	440b      	add	r3, r1
 800358a:	0099      	lsls	r1, r3, #2
 800358c:	440b      	add	r3, r1
 800358e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003592:	3301      	adds	r3, #1
 8003594:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003598:	2b00      	cmp	r3, #0
 800359a:	bf0c      	ite	eq
 800359c:	2301      	moveq	r3, #1
 800359e:	2300      	movne	r3, #0
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <HAL_I2C_Init+0x196>
 80035a6:	2301      	movs	r3, #1
 80035a8:	e022      	b.n	80035f0 <HAL_I2C_Init+0x1dc>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d10e      	bne.n	80035d0 <HAL_I2C_Init+0x1bc>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1e58      	subs	r0, r3, #1
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6859      	ldr	r1, [r3, #4]
 80035ba:	460b      	mov	r3, r1
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	440b      	add	r3, r1
 80035c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80035c4:	3301      	adds	r3, #1
 80035c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035ce:	e00f      	b.n	80035f0 <HAL_I2C_Init+0x1dc>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	1e58      	subs	r0, r3, #1
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6859      	ldr	r1, [r3, #4]
 80035d8:	460b      	mov	r3, r1
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	0099      	lsls	r1, r3, #2
 80035e0:	440b      	add	r3, r1
 80035e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80035e6:	3301      	adds	r3, #1
 80035e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035f0:	6879      	ldr	r1, [r7, #4]
 80035f2:	6809      	ldr	r1, [r1, #0]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	69da      	ldr	r2, [r3, #28]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	431a      	orrs	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	430a      	orrs	r2, r1
 8003612:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800361e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	6911      	ldr	r1, [r2, #16]
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	68d2      	ldr	r2, [r2, #12]
 800362a:	4311      	orrs	r1, r2
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	6812      	ldr	r2, [r2, #0]
 8003630:	430b      	orrs	r3, r1
 8003632:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	695a      	ldr	r2, [r3, #20]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	431a      	orrs	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	430a      	orrs	r2, r1
 800364e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f042 0201 	orr.w	r2, r2, #1
 800365e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2220      	movs	r2, #32
 800366a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	000186a0 	.word	0x000186a0
 800368c:	001e847f 	.word	0x001e847f
 8003690:	003d08ff 	.word	0x003d08ff
 8003694:	431bde83 	.word	0x431bde83
 8003698:	10624dd3 	.word	0x10624dd3

0800369c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b20      	cmp	r3, #32
 80036b0:	d129      	bne.n	8003706 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2224      	movs	r2, #36	; 0x24
 80036b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 0201 	bic.w	r2, r2, #1
 80036c8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0210 	bic.w	r2, r2, #16
 80036d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	430a      	orrs	r2, r1
 80036e8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f042 0201 	orr.w	r2, r2, #1
 80036f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2220      	movs	r2, #32
 80036fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003702:	2300      	movs	r3, #0
 8003704:	e000      	b.n	8003708 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003706:	2302      	movs	r3, #2
  }
}
 8003708:	4618      	mov	r0, r3
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800371e:	2300      	movs	r3, #0
 8003720:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b20      	cmp	r3, #32
 800372c:	d12a      	bne.n	8003784 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2224      	movs	r2, #36	; 0x24
 8003732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 0201 	bic.w	r2, r2, #1
 8003744:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800374e:	89fb      	ldrh	r3, [r7, #14]
 8003750:	f023 030f 	bic.w	r3, r3, #15
 8003754:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	b29a      	uxth	r2, r3
 800375a:	89fb      	ldrh	r3, [r7, #14]
 800375c:	4313      	orrs	r3, r2
 800375e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	89fa      	ldrh	r2, [r7, #14]
 8003766:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f042 0201 	orr.w	r2, r2, #1
 8003776:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2220      	movs	r2, #32
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003780:	2300      	movs	r3, #0
 8003782:	e000      	b.n	8003786 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003784:	2302      	movs	r3, #2
  }
}
 8003786:	4618      	mov	r0, r3
 8003788:	3714      	adds	r7, #20
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
	...

08003794 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e0bf      	b.n	8003926 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d106      	bne.n	80037c0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7fe fd40 	bl	8002240 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2202      	movs	r2, #2
 80037c4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	699a      	ldr	r2, [r3, #24]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80037d6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	6999      	ldr	r1, [r3, #24]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80037ec:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	6899      	ldr	r1, [r3, #8]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	4b4a      	ldr	r3, [pc, #296]	; (8003930 <HAL_LTDC_Init+0x19c>)
 8003808:	400b      	ands	r3, r1
 800380a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	041b      	lsls	r3, r3, #16
 8003812:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6899      	ldr	r1, [r3, #8]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	699a      	ldr	r2, [r3, #24]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	431a      	orrs	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68d9      	ldr	r1, [r3, #12]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	4b3e      	ldr	r3, [pc, #248]	; (8003930 <HAL_LTDC_Init+0x19c>)
 8003836:	400b      	ands	r3, r1
 8003838:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	041b      	lsls	r3, r3, #16
 8003840:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68d9      	ldr	r1, [r3, #12]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a1a      	ldr	r2, [r3, #32]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	431a      	orrs	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	430a      	orrs	r2, r1
 8003856:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6919      	ldr	r1, [r3, #16]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	4b33      	ldr	r3, [pc, #204]	; (8003930 <HAL_LTDC_Init+0x19c>)
 8003864:	400b      	ands	r3, r1
 8003866:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386c:	041b      	lsls	r3, r3, #16
 800386e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	6919      	ldr	r1, [r3, #16]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	431a      	orrs	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	430a      	orrs	r2, r1
 8003884:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	6959      	ldr	r1, [r3, #20]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	4b27      	ldr	r3, [pc, #156]	; (8003930 <HAL_LTDC_Init+0x19c>)
 8003892:	400b      	ands	r3, r1
 8003894:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800389a:	041b      	lsls	r3, r3, #16
 800389c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6959      	ldr	r1, [r3, #20]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	431a      	orrs	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	430a      	orrs	r2, r1
 80038b2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038ba:	021b      	lsls	r3, r3, #8
 80038bc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80038c4:	041b      	lsls	r3, r3, #16
 80038c6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80038d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038de:	68ba      	ldr	r2, [r7, #8]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80038ea:	431a      	orrs	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	430a      	orrs	r2, r1
 80038f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f042 0206 	orr.w	r2, r2, #6
 8003902:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	699a      	ldr	r2, [r3, #24]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f042 0201 	orr.w	r2, r2, #1
 8003912:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	f000f800 	.word	0xf000f800

08003934 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003934:	b5b0      	push	{r4, r5, r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003946:	2b01      	cmp	r3, #1
 8003948:	d101      	bne.n	800394e <HAL_LTDC_ConfigLayer+0x1a>
 800394a:	2302      	movs	r3, #2
 800394c:	e02c      	b.n	80039a8 <HAL_LTDC_ConfigLayer+0x74>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2201      	movs	r2, #1
 8003952:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2202      	movs	r2, #2
 800395a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2134      	movs	r1, #52	; 0x34
 8003964:	fb01 f303 	mul.w	r3, r1, r3
 8003968:	4413      	add	r3, r2
 800396a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	4614      	mov	r4, r2
 8003972:	461d      	mov	r5, r3
 8003974:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003976:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003978:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800397a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800397c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800397e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003980:	682b      	ldr	r3, [r5, #0]
 8003982:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	68b9      	ldr	r1, [r7, #8]
 8003988:	68f8      	ldr	r0, [r7, #12]
 800398a:	f000 f811 	bl	80039b0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2201      	movs	r2, #1
 8003994:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3710      	adds	r7, #16
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bdb0      	pop	{r4, r5, r7, pc}

080039b0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b089      	sub	sp, #36	; 0x24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	685a      	ldr	r2, [r3, #4]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	0c1b      	lsrs	r3, r3, #16
 80039c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039cc:	4413      	add	r3, r2
 80039ce:	041b      	lsls	r3, r3, #16
 80039d0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	461a      	mov	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	01db      	lsls	r3, r3, #7
 80039dc:	4413      	add	r3, r2
 80039de:	3384      	adds	r3, #132	; 0x84
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	6812      	ldr	r2, [r2, #0]
 80039e6:	4611      	mov	r1, r2
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	01d2      	lsls	r2, r2, #7
 80039ec:	440a      	add	r2, r1
 80039ee:	3284      	adds	r2, #132	; 0x84
 80039f0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80039f4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	0c1b      	lsrs	r3, r3, #16
 8003a02:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003a06:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003a08:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4619      	mov	r1, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	01db      	lsls	r3, r3, #7
 8003a14:	440b      	add	r3, r1
 8003a16:	3384      	adds	r3, #132	; 0x84
 8003a18:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003a1e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	68da      	ldr	r2, [r3, #12]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a2e:	4413      	add	r3, r2
 8003a30:	041b      	lsls	r3, r3, #16
 8003a32:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	01db      	lsls	r3, r3, #7
 8003a3e:	4413      	add	r3, r2
 8003a40:	3384      	adds	r3, #132	; 0x84
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	68fa      	ldr	r2, [r7, #12]
 8003a46:	6812      	ldr	r2, [r2, #0]
 8003a48:	4611      	mov	r1, r2
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	01d2      	lsls	r2, r2, #7
 8003a4e:	440a      	add	r2, r1
 8003a50:	3284      	adds	r2, #132	; 0x84
 8003a52:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003a56:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	689a      	ldr	r2, [r3, #8]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a66:	4413      	add	r3, r2
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4619      	mov	r1, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	01db      	lsls	r3, r3, #7
 8003a74:	440b      	add	r3, r1
 8003a76:	3384      	adds	r3, #132	; 0x84
 8003a78:	4619      	mov	r1, r3
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	461a      	mov	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	01db      	lsls	r3, r3, #7
 8003a8a:	4413      	add	r3, r2
 8003a8c:	3384      	adds	r3, #132	; 0x84
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	6812      	ldr	r2, [r2, #0]
 8003a94:	4611      	mov	r1, r2
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	01d2      	lsls	r2, r2, #7
 8003a9a:	440a      	add	r2, r1
 8003a9c:	3284      	adds	r2, #132	; 0x84
 8003a9e:	f023 0307 	bic.w	r3, r3, #7
 8003aa2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	01db      	lsls	r3, r3, #7
 8003aae:	4413      	add	r3, r2
 8003ab0:	3384      	adds	r3, #132	; 0x84
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003ac0:	021b      	lsls	r3, r3, #8
 8003ac2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003aca:	041b      	lsls	r3, r3, #16
 8003acc:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	061b      	lsls	r3, r3, #24
 8003ad4:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	461a      	mov	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	01db      	lsls	r3, r3, #7
 8003ae0:	4413      	add	r3, r2
 8003ae2:	3384      	adds	r3, #132	; 0x84
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	461a      	mov	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	01db      	lsls	r3, r3, #7
 8003af0:	4413      	add	r3, r2
 8003af2:	3384      	adds	r3, #132	; 0x84
 8003af4:	461a      	mov	r2, r3
 8003af6:	2300      	movs	r3, #0
 8003af8:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b00:	461a      	mov	r2, r3
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	431a      	orrs	r2, r3
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	431a      	orrs	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4619      	mov	r1, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	01db      	lsls	r3, r3, #7
 8003b14:	440b      	add	r3, r1
 8003b16:	3384      	adds	r3, #132	; 0x84
 8003b18:	4619      	mov	r1, r3
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	461a      	mov	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	01db      	lsls	r3, r3, #7
 8003b2a:	4413      	add	r3, r2
 8003b2c:	3384      	adds	r3, #132	; 0x84
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	68fa      	ldr	r2, [r7, #12]
 8003b32:	6812      	ldr	r2, [r2, #0]
 8003b34:	4611      	mov	r1, r2
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	01d2      	lsls	r2, r2, #7
 8003b3a:	440a      	add	r2, r1
 8003b3c:	3284      	adds	r2, #132	; 0x84
 8003b3e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003b42:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	461a      	mov	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	01db      	lsls	r3, r3, #7
 8003b4e:	4413      	add	r3, r2
 8003b50:	3384      	adds	r3, #132	; 0x84
 8003b52:	461a      	mov	r2, r3
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	461a      	mov	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	01db      	lsls	r3, r3, #7
 8003b64:	4413      	add	r3, r2
 8003b66:	3384      	adds	r3, #132	; 0x84
 8003b68:	69db      	ldr	r3, [r3, #28]
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	6812      	ldr	r2, [r2, #0]
 8003b6e:	4611      	mov	r1, r2
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	01d2      	lsls	r2, r2, #7
 8003b74:	440a      	add	r2, r1
 8003b76:	3284      	adds	r2, #132	; 0x84
 8003b78:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003b7c:	f023 0307 	bic.w	r3, r3, #7
 8003b80:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	69da      	ldr	r2, [r3, #28]
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	68f9      	ldr	r1, [r7, #12]
 8003b8c:	6809      	ldr	r1, [r1, #0]
 8003b8e:	4608      	mov	r0, r1
 8003b90:	6879      	ldr	r1, [r7, #4]
 8003b92:	01c9      	lsls	r1, r1, #7
 8003b94:	4401      	add	r1, r0
 8003b96:	3184      	adds	r1, #132	; 0x84
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	01db      	lsls	r3, r3, #7
 8003ba6:	4413      	add	r3, r2
 8003ba8:	3384      	adds	r3, #132	; 0x84
 8003baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	01db      	lsls	r3, r3, #7
 8003bb6:	4413      	add	r3, r2
 8003bb8:	3384      	adds	r3, #132	; 0x84
 8003bba:	461a      	mov	r2, r3
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	01db      	lsls	r3, r3, #7
 8003bca:	4413      	add	r3, r2
 8003bcc:	3384      	adds	r3, #132	; 0x84
 8003bce:	461a      	mov	r2, r3
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd4:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d102      	bne.n	8003be4 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8003bde:	2304      	movs	r3, #4
 8003be0:	61fb      	str	r3, [r7, #28]
 8003be2:	e01b      	b.n	8003c1c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	691b      	ldr	r3, [r3, #16]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d102      	bne.n	8003bf2 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8003bec:	2303      	movs	r3, #3
 8003bee:	61fb      	str	r3, [r7, #28]
 8003bf0:	e014      	b.n	8003c1c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	d00b      	beq.n	8003c12 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d007      	beq.n	8003c12 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003c06:	2b03      	cmp	r3, #3
 8003c08:	d003      	beq.n	8003c12 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003c0e:	2b07      	cmp	r3, #7
 8003c10:	d102      	bne.n	8003c18 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8003c12:	2302      	movs	r3, #2
 8003c14:	61fb      	str	r3, [r7, #28]
 8003c16:	e001      	b.n	8003c1c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	461a      	mov	r2, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	01db      	lsls	r3, r3, #7
 8003c26:	4413      	add	r3, r2
 8003c28:	3384      	adds	r3, #132	; 0x84
 8003c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	6812      	ldr	r2, [r2, #0]
 8003c30:	4611      	mov	r1, r2
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	01d2      	lsls	r2, r2, #7
 8003c36:	440a      	add	r2, r1
 8003c38:	3284      	adds	r2, #132	; 0x84
 8003c3a:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8003c3e:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c44:	69fa      	ldr	r2, [r7, #28]
 8003c46:	fb02 f303 	mul.w	r3, r2, r3
 8003c4a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	6859      	ldr	r1, [r3, #4]
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	1acb      	subs	r3, r1, r3
 8003c56:	69f9      	ldr	r1, [r7, #28]
 8003c58:	fb01 f303 	mul.w	r3, r1, r3
 8003c5c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003c5e:	68f9      	ldr	r1, [r7, #12]
 8003c60:	6809      	ldr	r1, [r1, #0]
 8003c62:	4608      	mov	r0, r1
 8003c64:	6879      	ldr	r1, [r7, #4]
 8003c66:	01c9      	lsls	r1, r1, #7
 8003c68:	4401      	add	r1, r0
 8003c6a:	3184      	adds	r1, #132	; 0x84
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	461a      	mov	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	01db      	lsls	r3, r3, #7
 8003c7a:	4413      	add	r3, r2
 8003c7c:	3384      	adds	r3, #132	; 0x84
 8003c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c80:	68fa      	ldr	r2, [r7, #12]
 8003c82:	6812      	ldr	r2, [r2, #0]
 8003c84:	4611      	mov	r1, r2
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	01d2      	lsls	r2, r2, #7
 8003c8a:	440a      	add	r2, r1
 8003c8c:	3284      	adds	r2, #132	; 0x84
 8003c8e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003c92:	f023 0307 	bic.w	r3, r3, #7
 8003c96:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	01db      	lsls	r3, r3, #7
 8003ca2:	4413      	add	r3, r2
 8003ca4:	3384      	adds	r3, #132	; 0x84
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cac:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	461a      	mov	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	01db      	lsls	r3, r3, #7
 8003cb8:	4413      	add	r3, r2
 8003cba:	3384      	adds	r3, #132	; 0x84
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	6812      	ldr	r2, [r2, #0]
 8003cc2:	4611      	mov	r1, r2
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	01d2      	lsls	r2, r2, #7
 8003cc8:	440a      	add	r2, r1
 8003cca:	3284      	adds	r2, #132	; 0x84
 8003ccc:	f043 0301 	orr.w	r3, r3, #1
 8003cd0:	6013      	str	r3, [r2, #0]
}
 8003cd2:	bf00      	nop
 8003cd4:	3724      	adds	r7, #36	; 0x24
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
	...

08003ce0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b086      	sub	sp, #24
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e267      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d075      	beq.n	8003dea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003cfe:	4b88      	ldr	r3, [pc, #544]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 030c 	and.w	r3, r3, #12
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d00c      	beq.n	8003d24 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d0a:	4b85      	ldr	r3, [pc, #532]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d12:	2b08      	cmp	r3, #8
 8003d14:	d112      	bne.n	8003d3c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d16:	4b82      	ldr	r3, [pc, #520]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d22:	d10b      	bne.n	8003d3c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d24:	4b7e      	ldr	r3, [pc, #504]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d05b      	beq.n	8003de8 <HAL_RCC_OscConfig+0x108>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d157      	bne.n	8003de8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e242      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d44:	d106      	bne.n	8003d54 <HAL_RCC_OscConfig+0x74>
 8003d46:	4b76      	ldr	r3, [pc, #472]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a75      	ldr	r2, [pc, #468]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d50:	6013      	str	r3, [r2, #0]
 8003d52:	e01d      	b.n	8003d90 <HAL_RCC_OscConfig+0xb0>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d5c:	d10c      	bne.n	8003d78 <HAL_RCC_OscConfig+0x98>
 8003d5e:	4b70      	ldr	r3, [pc, #448]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a6f      	ldr	r2, [pc, #444]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d68:	6013      	str	r3, [r2, #0]
 8003d6a:	4b6d      	ldr	r3, [pc, #436]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a6c      	ldr	r2, [pc, #432]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	e00b      	b.n	8003d90 <HAL_RCC_OscConfig+0xb0>
 8003d78:	4b69      	ldr	r3, [pc, #420]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a68      	ldr	r2, [pc, #416]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d82:	6013      	str	r3, [r2, #0]
 8003d84:	4b66      	ldr	r3, [pc, #408]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a65      	ldr	r2, [pc, #404]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003d8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d013      	beq.n	8003dc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d98:	f7fe fe28 	bl	80029ec <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d9e:	e008      	b.n	8003db2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003da0:	f7fe fe24 	bl	80029ec <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b64      	cmp	r3, #100	; 0x64
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e207      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db2:	4b5b      	ldr	r3, [pc, #364]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d0f0      	beq.n	8003da0 <HAL_RCC_OscConfig+0xc0>
 8003dbe:	e014      	b.n	8003dea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7fe fe14 	bl	80029ec <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dc8:	f7fe fe10 	bl	80029ec <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b64      	cmp	r3, #100	; 0x64
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e1f3      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dda:	4b51      	ldr	r3, [pc, #324]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f0      	bne.n	8003dc8 <HAL_RCC_OscConfig+0xe8>
 8003de6:	e000      	b.n	8003dea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d063      	beq.n	8003ebe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003df6:	4b4a      	ldr	r3, [pc, #296]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f003 030c 	and.w	r3, r3, #12
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00b      	beq.n	8003e1a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e02:	4b47      	ldr	r3, [pc, #284]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e0a:	2b08      	cmp	r3, #8
 8003e0c:	d11c      	bne.n	8003e48 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e0e:	4b44      	ldr	r3, [pc, #272]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d116      	bne.n	8003e48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e1a:	4b41      	ldr	r3, [pc, #260]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d005      	beq.n	8003e32 <HAL_RCC_OscConfig+0x152>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d001      	beq.n	8003e32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e1c7      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e32:	4b3b      	ldr	r3, [pc, #236]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	4937      	ldr	r1, [pc, #220]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e46:	e03a      	b.n	8003ebe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d020      	beq.n	8003e92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e50:	4b34      	ldr	r3, [pc, #208]	; (8003f24 <HAL_RCC_OscConfig+0x244>)
 8003e52:	2201      	movs	r2, #1
 8003e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e56:	f7fe fdc9 	bl	80029ec <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e5e:	f7fe fdc5 	bl	80029ec <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e1a8      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e70:	4b2b      	ldr	r3, [pc, #172]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0f0      	beq.n	8003e5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e7c:	4b28      	ldr	r3, [pc, #160]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	00db      	lsls	r3, r3, #3
 8003e8a:	4925      	ldr	r1, [pc, #148]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	600b      	str	r3, [r1, #0]
 8003e90:	e015      	b.n	8003ebe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e92:	4b24      	ldr	r3, [pc, #144]	; (8003f24 <HAL_RCC_OscConfig+0x244>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e98:	f7fe fda8 	bl	80029ec <HAL_GetTick>
 8003e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e9e:	e008      	b.n	8003eb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ea0:	f7fe fda4 	bl	80029ec <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e187      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eb2:	4b1b      	ldr	r3, [pc, #108]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1f0      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d036      	beq.n	8003f38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d016      	beq.n	8003f00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ed2:	4b15      	ldr	r3, [pc, #84]	; (8003f28 <HAL_RCC_OscConfig+0x248>)
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed8:	f7fe fd88 	bl	80029ec <HAL_GetTick>
 8003edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ede:	e008      	b.n	8003ef2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ee0:	f7fe fd84 	bl	80029ec <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e167      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ef2:	4b0b      	ldr	r3, [pc, #44]	; (8003f20 <HAL_RCC_OscConfig+0x240>)
 8003ef4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d0f0      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x200>
 8003efe:	e01b      	b.n	8003f38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f00:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <HAL_RCC_OscConfig+0x248>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f06:	f7fe fd71 	bl	80029ec <HAL_GetTick>
 8003f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f0c:	e00e      	b.n	8003f2c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f0e:	f7fe fd6d 	bl	80029ec <HAL_GetTick>
 8003f12:	4602      	mov	r2, r0
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d907      	bls.n	8003f2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e150      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
 8003f20:	40023800 	.word	0x40023800
 8003f24:	42470000 	.word	0x42470000
 8003f28:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f2c:	4b88      	ldr	r3, [pc, #544]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003f2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1ea      	bne.n	8003f0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0304 	and.w	r3, r3, #4
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 8097 	beq.w	8004074 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f46:	2300      	movs	r3, #0
 8003f48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f4a:	4b81      	ldr	r3, [pc, #516]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10f      	bne.n	8003f76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f56:	2300      	movs	r3, #0
 8003f58:	60bb      	str	r3, [r7, #8]
 8003f5a:	4b7d      	ldr	r3, [pc, #500]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	4a7c      	ldr	r2, [pc, #496]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003f60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f64:	6413      	str	r3, [r2, #64]	; 0x40
 8003f66:	4b7a      	ldr	r3, [pc, #488]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f6e:	60bb      	str	r3, [r7, #8]
 8003f70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f72:	2301      	movs	r3, #1
 8003f74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f76:	4b77      	ldr	r3, [pc, #476]	; (8004154 <HAL_RCC_OscConfig+0x474>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d118      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f82:	4b74      	ldr	r3, [pc, #464]	; (8004154 <HAL_RCC_OscConfig+0x474>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a73      	ldr	r2, [pc, #460]	; (8004154 <HAL_RCC_OscConfig+0x474>)
 8003f88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f8e:	f7fe fd2d 	bl	80029ec <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f94:	e008      	b.n	8003fa8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f96:	f7fe fd29 	bl	80029ec <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e10c      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa8:	4b6a      	ldr	r3, [pc, #424]	; (8004154 <HAL_RCC_OscConfig+0x474>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0f0      	beq.n	8003f96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d106      	bne.n	8003fca <HAL_RCC_OscConfig+0x2ea>
 8003fbc:	4b64      	ldr	r3, [pc, #400]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fc0:	4a63      	ldr	r2, [pc, #396]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003fc2:	f043 0301 	orr.w	r3, r3, #1
 8003fc6:	6713      	str	r3, [r2, #112]	; 0x70
 8003fc8:	e01c      	b.n	8004004 <HAL_RCC_OscConfig+0x324>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	2b05      	cmp	r3, #5
 8003fd0:	d10c      	bne.n	8003fec <HAL_RCC_OscConfig+0x30c>
 8003fd2:	4b5f      	ldr	r3, [pc, #380]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fd6:	4a5e      	ldr	r2, [pc, #376]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003fd8:	f043 0304 	orr.w	r3, r3, #4
 8003fdc:	6713      	str	r3, [r2, #112]	; 0x70
 8003fde:	4b5c      	ldr	r3, [pc, #368]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe2:	4a5b      	ldr	r2, [pc, #364]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003fe4:	f043 0301 	orr.w	r3, r3, #1
 8003fe8:	6713      	str	r3, [r2, #112]	; 0x70
 8003fea:	e00b      	b.n	8004004 <HAL_RCC_OscConfig+0x324>
 8003fec:	4b58      	ldr	r3, [pc, #352]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003fee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ff0:	4a57      	ldr	r2, [pc, #348]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003ff2:	f023 0301 	bic.w	r3, r3, #1
 8003ff6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ff8:	4b55      	ldr	r3, [pc, #340]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ffc:	4a54      	ldr	r2, [pc, #336]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8003ffe:	f023 0304 	bic.w	r3, r3, #4
 8004002:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d015      	beq.n	8004038 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800400c:	f7fe fcee 	bl	80029ec <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004012:	e00a      	b.n	800402a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004014:	f7fe fcea 	bl	80029ec <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004022:	4293      	cmp	r3, r2
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e0cb      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800402a:	4b49      	ldr	r3, [pc, #292]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 800402c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d0ee      	beq.n	8004014 <HAL_RCC_OscConfig+0x334>
 8004036:	e014      	b.n	8004062 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004038:	f7fe fcd8 	bl	80029ec <HAL_GetTick>
 800403c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800403e:	e00a      	b.n	8004056 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004040:	f7fe fcd4 	bl	80029ec <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	f241 3288 	movw	r2, #5000	; 0x1388
 800404e:	4293      	cmp	r3, r2
 8004050:	d901      	bls.n	8004056 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e0b5      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004056:	4b3e      	ldr	r3, [pc, #248]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8004058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1ee      	bne.n	8004040 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004062:	7dfb      	ldrb	r3, [r7, #23]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d105      	bne.n	8004074 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004068:	4b39      	ldr	r3, [pc, #228]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 800406a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406c:	4a38      	ldr	r2, [pc, #224]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 800406e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004072:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	699b      	ldr	r3, [r3, #24]
 8004078:	2b00      	cmp	r3, #0
 800407a:	f000 80a1 	beq.w	80041c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800407e:	4b34      	ldr	r3, [pc, #208]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f003 030c 	and.w	r3, r3, #12
 8004086:	2b08      	cmp	r3, #8
 8004088:	d05c      	beq.n	8004144 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	2b02      	cmp	r3, #2
 8004090:	d141      	bne.n	8004116 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004092:	4b31      	ldr	r3, [pc, #196]	; (8004158 <HAL_RCC_OscConfig+0x478>)
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004098:	f7fe fca8 	bl	80029ec <HAL_GetTick>
 800409c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800409e:	e008      	b.n	80040b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040a0:	f7fe fca4 	bl	80029ec <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e087      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040b2:	4b27      	ldr	r3, [pc, #156]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1f0      	bne.n	80040a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	69da      	ldr	r2, [r3, #28]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a1b      	ldr	r3, [r3, #32]
 80040c6:	431a      	orrs	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040cc:	019b      	lsls	r3, r3, #6
 80040ce:	431a      	orrs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d4:	085b      	lsrs	r3, r3, #1
 80040d6:	3b01      	subs	r3, #1
 80040d8:	041b      	lsls	r3, r3, #16
 80040da:	431a      	orrs	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e0:	061b      	lsls	r3, r3, #24
 80040e2:	491b      	ldr	r1, [pc, #108]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040e8:	4b1b      	ldr	r3, [pc, #108]	; (8004158 <HAL_RCC_OscConfig+0x478>)
 80040ea:	2201      	movs	r2, #1
 80040ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ee:	f7fe fc7d 	bl	80029ec <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040f4:	e008      	b.n	8004108 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040f6:	f7fe fc79 	bl	80029ec <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d901      	bls.n	8004108 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e05c      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004108:	4b11      	ldr	r3, [pc, #68]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d0f0      	beq.n	80040f6 <HAL_RCC_OscConfig+0x416>
 8004114:	e054      	b.n	80041c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004116:	4b10      	ldr	r3, [pc, #64]	; (8004158 <HAL_RCC_OscConfig+0x478>)
 8004118:	2200      	movs	r2, #0
 800411a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800411c:	f7fe fc66 	bl	80029ec <HAL_GetTick>
 8004120:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004122:	e008      	b.n	8004136 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004124:	f7fe fc62 	bl	80029ec <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	2b02      	cmp	r3, #2
 8004130:	d901      	bls.n	8004136 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e045      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004136:	4b06      	ldr	r3, [pc, #24]	; (8004150 <HAL_RCC_OscConfig+0x470>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d1f0      	bne.n	8004124 <HAL_RCC_OscConfig+0x444>
 8004142:	e03d      	b.n	80041c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	699b      	ldr	r3, [r3, #24]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d107      	bne.n	800415c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e038      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
 8004150:	40023800 	.word	0x40023800
 8004154:	40007000 	.word	0x40007000
 8004158:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800415c:	4b1b      	ldr	r3, [pc, #108]	; (80041cc <HAL_RCC_OscConfig+0x4ec>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d028      	beq.n	80041bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004174:	429a      	cmp	r2, r3
 8004176:	d121      	bne.n	80041bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004182:	429a      	cmp	r2, r3
 8004184:	d11a      	bne.n	80041bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800418c:	4013      	ands	r3, r2
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004192:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004194:	4293      	cmp	r3, r2
 8004196:	d111      	bne.n	80041bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a2:	085b      	lsrs	r3, r3, #1
 80041a4:	3b01      	subs	r3, #1
 80041a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d107      	bne.n	80041bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d001      	beq.n	80041c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e000      	b.n	80041c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3718      	adds	r7, #24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	40023800 	.word	0x40023800

080041d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d101      	bne.n	80041e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e0cc      	b.n	800437e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041e4:	4b68      	ldr	r3, [pc, #416]	; (8004388 <HAL_RCC_ClockConfig+0x1b8>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 030f 	and.w	r3, r3, #15
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d90c      	bls.n	800420c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041f2:	4b65      	ldr	r3, [pc, #404]	; (8004388 <HAL_RCC_ClockConfig+0x1b8>)
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	b2d2      	uxtb	r2, r2
 80041f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041fa:	4b63      	ldr	r3, [pc, #396]	; (8004388 <HAL_RCC_ClockConfig+0x1b8>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 030f 	and.w	r3, r3, #15
 8004202:	683a      	ldr	r2, [r7, #0]
 8004204:	429a      	cmp	r2, r3
 8004206:	d001      	beq.n	800420c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e0b8      	b.n	800437e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	2b00      	cmp	r3, #0
 8004216:	d020      	beq.n	800425a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0304 	and.w	r3, r3, #4
 8004220:	2b00      	cmp	r3, #0
 8004222:	d005      	beq.n	8004230 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004224:	4b59      	ldr	r3, [pc, #356]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	4a58      	ldr	r2, [pc, #352]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 800422a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800422e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0308 	and.w	r3, r3, #8
 8004238:	2b00      	cmp	r3, #0
 800423a:	d005      	beq.n	8004248 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800423c:	4b53      	ldr	r3, [pc, #332]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	4a52      	ldr	r2, [pc, #328]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 8004242:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004246:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004248:	4b50      	ldr	r3, [pc, #320]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	494d      	ldr	r1, [pc, #308]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 8004256:	4313      	orrs	r3, r2
 8004258:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d044      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d107      	bne.n	800427e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800426e:	4b47      	ldr	r3, [pc, #284]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d119      	bne.n	80042ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e07f      	b.n	800437e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	2b02      	cmp	r3, #2
 8004284:	d003      	beq.n	800428e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800428a:	2b03      	cmp	r3, #3
 800428c:	d107      	bne.n	800429e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800428e:	4b3f      	ldr	r3, [pc, #252]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d109      	bne.n	80042ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e06f      	b.n	800437e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800429e:	4b3b      	ldr	r3, [pc, #236]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e067      	b.n	800437e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042ae:	4b37      	ldr	r3, [pc, #220]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f023 0203 	bic.w	r2, r3, #3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	4934      	ldr	r1, [pc, #208]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042c0:	f7fe fb94 	bl	80029ec <HAL_GetTick>
 80042c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042c6:	e00a      	b.n	80042de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042c8:	f7fe fb90 	bl	80029ec <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d901      	bls.n	80042de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e04f      	b.n	800437e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042de:	4b2b      	ldr	r3, [pc, #172]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f003 020c 	and.w	r2, r3, #12
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d1eb      	bne.n	80042c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042f0:	4b25      	ldr	r3, [pc, #148]	; (8004388 <HAL_RCC_ClockConfig+0x1b8>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 030f 	and.w	r3, r3, #15
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d20c      	bcs.n	8004318 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042fe:	4b22      	ldr	r3, [pc, #136]	; (8004388 <HAL_RCC_ClockConfig+0x1b8>)
 8004300:	683a      	ldr	r2, [r7, #0]
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004306:	4b20      	ldr	r3, [pc, #128]	; (8004388 <HAL_RCC_ClockConfig+0x1b8>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 030f 	and.w	r3, r3, #15
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	429a      	cmp	r2, r3
 8004312:	d001      	beq.n	8004318 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e032      	b.n	800437e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d008      	beq.n	8004336 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004324:	4b19      	ldr	r3, [pc, #100]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	4916      	ldr	r1, [pc, #88]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 8004332:	4313      	orrs	r3, r2
 8004334:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b00      	cmp	r3, #0
 8004340:	d009      	beq.n	8004356 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004342:	4b12      	ldr	r3, [pc, #72]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	490e      	ldr	r1, [pc, #56]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 8004352:	4313      	orrs	r3, r2
 8004354:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004356:	f000 f821 	bl	800439c <HAL_RCC_GetSysClockFreq>
 800435a:	4602      	mov	r2, r0
 800435c:	4b0b      	ldr	r3, [pc, #44]	; (800438c <HAL_RCC_ClockConfig+0x1bc>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	091b      	lsrs	r3, r3, #4
 8004362:	f003 030f 	and.w	r3, r3, #15
 8004366:	490a      	ldr	r1, [pc, #40]	; (8004390 <HAL_RCC_ClockConfig+0x1c0>)
 8004368:	5ccb      	ldrb	r3, [r1, r3]
 800436a:	fa22 f303 	lsr.w	r3, r2, r3
 800436e:	4a09      	ldr	r2, [pc, #36]	; (8004394 <HAL_RCC_ClockConfig+0x1c4>)
 8004370:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004372:	4b09      	ldr	r3, [pc, #36]	; (8004398 <HAL_RCC_ClockConfig+0x1c8>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f7fe faf4 	bl	8002964 <HAL_InitTick>

  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	40023c00 	.word	0x40023c00
 800438c:	40023800 	.word	0x40023800
 8004390:	0800df50 	.word	0x0800df50
 8004394:	20000010 	.word	0x20000010
 8004398:	20000014 	.word	0x20000014

0800439c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800439c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043a0:	b094      	sub	sp, #80	; 0x50
 80043a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80043a4:	2300      	movs	r3, #0
 80043a6:	647b      	str	r3, [r7, #68]	; 0x44
 80043a8:	2300      	movs	r3, #0
 80043aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043ac:	2300      	movs	r3, #0
 80043ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043b4:	4b79      	ldr	r3, [pc, #484]	; (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f003 030c 	and.w	r3, r3, #12
 80043bc:	2b08      	cmp	r3, #8
 80043be:	d00d      	beq.n	80043dc <HAL_RCC_GetSysClockFreq+0x40>
 80043c0:	2b08      	cmp	r3, #8
 80043c2:	f200 80e1 	bhi.w	8004588 <HAL_RCC_GetSysClockFreq+0x1ec>
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d002      	beq.n	80043d0 <HAL_RCC_GetSysClockFreq+0x34>
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d003      	beq.n	80043d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80043ce:	e0db      	b.n	8004588 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043d0:	4b73      	ldr	r3, [pc, #460]	; (80045a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80043d2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80043d4:	e0db      	b.n	800458e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043d6:	4b73      	ldr	r3, [pc, #460]	; (80045a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80043d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80043da:	e0d8      	b.n	800458e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043dc:	4b6f      	ldr	r3, [pc, #444]	; (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043e4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043e6:	4b6d      	ldr	r3, [pc, #436]	; (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d063      	beq.n	80044ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043f2:	4b6a      	ldr	r3, [pc, #424]	; (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	099b      	lsrs	r3, r3, #6
 80043f8:	2200      	movs	r2, #0
 80043fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80043fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80043fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004404:	633b      	str	r3, [r7, #48]	; 0x30
 8004406:	2300      	movs	r3, #0
 8004408:	637b      	str	r3, [r7, #52]	; 0x34
 800440a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800440e:	4622      	mov	r2, r4
 8004410:	462b      	mov	r3, r5
 8004412:	f04f 0000 	mov.w	r0, #0
 8004416:	f04f 0100 	mov.w	r1, #0
 800441a:	0159      	lsls	r1, r3, #5
 800441c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004420:	0150      	lsls	r0, r2, #5
 8004422:	4602      	mov	r2, r0
 8004424:	460b      	mov	r3, r1
 8004426:	4621      	mov	r1, r4
 8004428:	1a51      	subs	r1, r2, r1
 800442a:	6139      	str	r1, [r7, #16]
 800442c:	4629      	mov	r1, r5
 800442e:	eb63 0301 	sbc.w	r3, r3, r1
 8004432:	617b      	str	r3, [r7, #20]
 8004434:	f04f 0200 	mov.w	r2, #0
 8004438:	f04f 0300 	mov.w	r3, #0
 800443c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004440:	4659      	mov	r1, fp
 8004442:	018b      	lsls	r3, r1, #6
 8004444:	4651      	mov	r1, sl
 8004446:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800444a:	4651      	mov	r1, sl
 800444c:	018a      	lsls	r2, r1, #6
 800444e:	4651      	mov	r1, sl
 8004450:	ebb2 0801 	subs.w	r8, r2, r1
 8004454:	4659      	mov	r1, fp
 8004456:	eb63 0901 	sbc.w	r9, r3, r1
 800445a:	f04f 0200 	mov.w	r2, #0
 800445e:	f04f 0300 	mov.w	r3, #0
 8004462:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004466:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800446a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800446e:	4690      	mov	r8, r2
 8004470:	4699      	mov	r9, r3
 8004472:	4623      	mov	r3, r4
 8004474:	eb18 0303 	adds.w	r3, r8, r3
 8004478:	60bb      	str	r3, [r7, #8]
 800447a:	462b      	mov	r3, r5
 800447c:	eb49 0303 	adc.w	r3, r9, r3
 8004480:	60fb      	str	r3, [r7, #12]
 8004482:	f04f 0200 	mov.w	r2, #0
 8004486:	f04f 0300 	mov.w	r3, #0
 800448a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800448e:	4629      	mov	r1, r5
 8004490:	024b      	lsls	r3, r1, #9
 8004492:	4621      	mov	r1, r4
 8004494:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004498:	4621      	mov	r1, r4
 800449a:	024a      	lsls	r2, r1, #9
 800449c:	4610      	mov	r0, r2
 800449e:	4619      	mov	r1, r3
 80044a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044a2:	2200      	movs	r2, #0
 80044a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80044a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80044a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80044ac:	f7fb ff40 	bl	8000330 <__aeabi_uldivmod>
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	4613      	mov	r3, r2
 80044b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044b8:	e058      	b.n	800456c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044ba:	4b38      	ldr	r3, [pc, #224]	; (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	099b      	lsrs	r3, r3, #6
 80044c0:	2200      	movs	r2, #0
 80044c2:	4618      	mov	r0, r3
 80044c4:	4611      	mov	r1, r2
 80044c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80044ca:	623b      	str	r3, [r7, #32]
 80044cc:	2300      	movs	r3, #0
 80044ce:	627b      	str	r3, [r7, #36]	; 0x24
 80044d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80044d4:	4642      	mov	r2, r8
 80044d6:	464b      	mov	r3, r9
 80044d8:	f04f 0000 	mov.w	r0, #0
 80044dc:	f04f 0100 	mov.w	r1, #0
 80044e0:	0159      	lsls	r1, r3, #5
 80044e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044e6:	0150      	lsls	r0, r2, #5
 80044e8:	4602      	mov	r2, r0
 80044ea:	460b      	mov	r3, r1
 80044ec:	4641      	mov	r1, r8
 80044ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80044f2:	4649      	mov	r1, r9
 80044f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80044f8:	f04f 0200 	mov.w	r2, #0
 80044fc:	f04f 0300 	mov.w	r3, #0
 8004500:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004504:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004508:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800450c:	ebb2 040a 	subs.w	r4, r2, sl
 8004510:	eb63 050b 	sbc.w	r5, r3, fp
 8004514:	f04f 0200 	mov.w	r2, #0
 8004518:	f04f 0300 	mov.w	r3, #0
 800451c:	00eb      	lsls	r3, r5, #3
 800451e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004522:	00e2      	lsls	r2, r4, #3
 8004524:	4614      	mov	r4, r2
 8004526:	461d      	mov	r5, r3
 8004528:	4643      	mov	r3, r8
 800452a:	18e3      	adds	r3, r4, r3
 800452c:	603b      	str	r3, [r7, #0]
 800452e:	464b      	mov	r3, r9
 8004530:	eb45 0303 	adc.w	r3, r5, r3
 8004534:	607b      	str	r3, [r7, #4]
 8004536:	f04f 0200 	mov.w	r2, #0
 800453a:	f04f 0300 	mov.w	r3, #0
 800453e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004542:	4629      	mov	r1, r5
 8004544:	028b      	lsls	r3, r1, #10
 8004546:	4621      	mov	r1, r4
 8004548:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800454c:	4621      	mov	r1, r4
 800454e:	028a      	lsls	r2, r1, #10
 8004550:	4610      	mov	r0, r2
 8004552:	4619      	mov	r1, r3
 8004554:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004556:	2200      	movs	r2, #0
 8004558:	61bb      	str	r3, [r7, #24]
 800455a:	61fa      	str	r2, [r7, #28]
 800455c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004560:	f7fb fee6 	bl	8000330 <__aeabi_uldivmod>
 8004564:	4602      	mov	r2, r0
 8004566:	460b      	mov	r3, r1
 8004568:	4613      	mov	r3, r2
 800456a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800456c:	4b0b      	ldr	r3, [pc, #44]	; (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	0c1b      	lsrs	r3, r3, #16
 8004572:	f003 0303 	and.w	r3, r3, #3
 8004576:	3301      	adds	r3, #1
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800457c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800457e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004580:	fbb2 f3f3 	udiv	r3, r2, r3
 8004584:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004586:	e002      	b.n	800458e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004588:	4b05      	ldr	r3, [pc, #20]	; (80045a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800458a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800458c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800458e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004590:	4618      	mov	r0, r3
 8004592:	3750      	adds	r7, #80	; 0x50
 8004594:	46bd      	mov	sp, r7
 8004596:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800459a:	bf00      	nop
 800459c:	40023800 	.word	0x40023800
 80045a0:	00f42400 	.word	0x00f42400
 80045a4:	007a1200 	.word	0x007a1200

080045a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045ac:	4b03      	ldr	r3, [pc, #12]	; (80045bc <HAL_RCC_GetHCLKFreq+0x14>)
 80045ae:	681b      	ldr	r3, [r3, #0]
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	20000010 	.word	0x20000010

080045c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045c4:	f7ff fff0 	bl	80045a8 <HAL_RCC_GetHCLKFreq>
 80045c8:	4602      	mov	r2, r0
 80045ca:	4b05      	ldr	r3, [pc, #20]	; (80045e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	0a9b      	lsrs	r3, r3, #10
 80045d0:	f003 0307 	and.w	r3, r3, #7
 80045d4:	4903      	ldr	r1, [pc, #12]	; (80045e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045d6:	5ccb      	ldrb	r3, [r1, r3]
 80045d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045dc:	4618      	mov	r0, r3
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	40023800 	.word	0x40023800
 80045e4:	0800df60 	.word	0x0800df60

080045e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b086      	sub	sp, #24
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045f0:	2300      	movs	r3, #0
 80045f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80045f4:	2300      	movs	r3, #0
 80045f6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10b      	bne.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800460c:	2b00      	cmp	r3, #0
 800460e:	d105      	bne.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004618:	2b00      	cmp	r3, #0
 800461a:	d075      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800461c:	4b91      	ldr	r3, [pc, #580]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800461e:	2200      	movs	r2, #0
 8004620:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004622:	f7fe f9e3 	bl	80029ec <HAL_GetTick>
 8004626:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004628:	e008      	b.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800462a:	f7fe f9df 	bl	80029ec <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	2b02      	cmp	r3, #2
 8004636:	d901      	bls.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e189      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800463c:	4b8a      	ldr	r3, [pc, #552]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1f0      	bne.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0301 	and.w	r3, r3, #1
 8004650:	2b00      	cmp	r3, #0
 8004652:	d009      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	019a      	lsls	r2, r3, #6
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	071b      	lsls	r3, r3, #28
 8004660:	4981      	ldr	r1, [pc, #516]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004662:	4313      	orrs	r3, r2
 8004664:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d01f      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004674:	4b7c      	ldr	r3, [pc, #496]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004676:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800467a:	0f1b      	lsrs	r3, r3, #28
 800467c:	f003 0307 	and.w	r3, r3, #7
 8004680:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	019a      	lsls	r2, r3, #6
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	061b      	lsls	r3, r3, #24
 800468e:	431a      	orrs	r2, r3
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	071b      	lsls	r3, r3, #28
 8004694:	4974      	ldr	r1, [pc, #464]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004696:	4313      	orrs	r3, r2
 8004698:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800469c:	4b72      	ldr	r3, [pc, #456]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800469e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046a2:	f023 021f 	bic.w	r2, r3, #31
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	69db      	ldr	r3, [r3, #28]
 80046aa:	3b01      	subs	r3, #1
 80046ac:	496e      	ldr	r1, [pc, #440]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00d      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	019a      	lsls	r2, r3, #6
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	061b      	lsls	r3, r3, #24
 80046cc:	431a      	orrs	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	071b      	lsls	r3, r3, #28
 80046d4:	4964      	ldr	r1, [pc, #400]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80046dc:	4b61      	ldr	r3, [pc, #388]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80046de:	2201      	movs	r2, #1
 80046e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80046e2:	f7fe f983 	bl	80029ec <HAL_GetTick>
 80046e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046e8:	e008      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80046ea:	f7fe f97f 	bl	80029ec <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d901      	bls.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e129      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046fc:	4b5a      	ldr	r3, [pc, #360]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d0f0      	beq.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	2b00      	cmp	r3, #0
 8004712:	d105      	bne.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800471c:	2b00      	cmp	r3, #0
 800471e:	d079      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004720:	4b52      	ldr	r3, [pc, #328]	; (800486c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004722:	2200      	movs	r2, #0
 8004724:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004726:	f7fe f961 	bl	80029ec <HAL_GetTick>
 800472a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800472c:	e008      	b.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800472e:	f7fe f95d 	bl	80029ec <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d901      	bls.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e107      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004740:	4b49      	ldr	r3, [pc, #292]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004748:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800474c:	d0ef      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0304 	and.w	r3, r3, #4
 8004756:	2b00      	cmp	r3, #0
 8004758:	d020      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800475a:	4b43      	ldr	r3, [pc, #268]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800475c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004760:	0f1b      	lsrs	r3, r3, #28
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	019a      	lsls	r2, r3, #6
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	061b      	lsls	r3, r3, #24
 8004774:	431a      	orrs	r2, r3
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	071b      	lsls	r3, r3, #28
 800477a:	493b      	ldr	r1, [pc, #236]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800477c:	4313      	orrs	r3, r2
 800477e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004782:	4b39      	ldr	r3, [pc, #228]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004784:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004788:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a1b      	ldr	r3, [r3, #32]
 8004790:	3b01      	subs	r3, #1
 8004792:	021b      	lsls	r3, r3, #8
 8004794:	4934      	ldr	r1, [pc, #208]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004796:	4313      	orrs	r3, r2
 8004798:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0308 	and.w	r3, r3, #8
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d01e      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80047a8:	4b2f      	ldr	r3, [pc, #188]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ae:	0e1b      	lsrs	r3, r3, #24
 80047b0:	f003 030f 	and.w	r3, r3, #15
 80047b4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	019a      	lsls	r2, r3, #6
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	061b      	lsls	r3, r3, #24
 80047c0:	431a      	orrs	r2, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	071b      	lsls	r3, r3, #28
 80047c8:	4927      	ldr	r1, [pc, #156]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047ca:	4313      	orrs	r3, r2
 80047cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80047d0:	4b25      	ldr	r3, [pc, #148]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047d6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047de:	4922      	ldr	r1, [pc, #136]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80047e6:	4b21      	ldr	r3, [pc, #132]	; (800486c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80047e8:	2201      	movs	r2, #1
 80047ea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80047ec:	f7fe f8fe 	bl	80029ec <HAL_GetTick>
 80047f0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80047f2:	e008      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80047f4:	f7fe f8fa 	bl	80029ec <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d901      	bls.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e0a4      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004806:	4b18      	ldr	r3, [pc, #96]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800480e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004812:	d1ef      	bne.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0320 	and.w	r3, r3, #32
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 808b 	beq.w	8004938 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004822:	2300      	movs	r3, #0
 8004824:	60fb      	str	r3, [r7, #12]
 8004826:	4b10      	ldr	r3, [pc, #64]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482a:	4a0f      	ldr	r2, [pc, #60]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800482c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004830:	6413      	str	r3, [r2, #64]	; 0x40
 8004832:	4b0d      	ldr	r3, [pc, #52]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800483a:	60fb      	str	r3, [r7, #12]
 800483c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800483e:	4b0c      	ldr	r3, [pc, #48]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a0b      	ldr	r2, [pc, #44]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004844:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004848:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800484a:	f7fe f8cf 	bl	80029ec <HAL_GetTick>
 800484e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004850:	e010      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004852:	f7fe f8cb 	bl	80029ec <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	2b02      	cmp	r3, #2
 800485e:	d909      	bls.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e075      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004864:	42470068 	.word	0x42470068
 8004868:	40023800 	.word	0x40023800
 800486c:	42470070 	.word	0x42470070
 8004870:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004874:	4b38      	ldr	r3, [pc, #224]	; (8004958 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800487c:	2b00      	cmp	r3, #0
 800487e:	d0e8      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004880:	4b36      	ldr	r3, [pc, #216]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004884:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004888:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d02f      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004894:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	429a      	cmp	r2, r3
 800489c:	d028      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800489e:	4b2f      	ldr	r3, [pc, #188]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048a6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048a8:	4b2d      	ldr	r3, [pc, #180]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80048aa:	2201      	movs	r2, #1
 80048ac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048ae:	4b2c      	ldr	r3, [pc, #176]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80048b4:	4a29      	ldr	r2, [pc, #164]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80048ba:	4b28      	ldr	r3, [pc, #160]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d114      	bne.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80048c6:	f7fe f891 	bl	80029ec <HAL_GetTick>
 80048ca:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048cc:	e00a      	b.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048ce:	f7fe f88d 	bl	80029ec <HAL_GetTick>
 80048d2:	4602      	mov	r2, r0
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80048dc:	4293      	cmp	r3, r2
 80048de:	d901      	bls.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80048e0:	2303      	movs	r3, #3
 80048e2:	e035      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048e4:	4b1d      	ldr	r3, [pc, #116]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e8:	f003 0302 	and.w	r3, r3, #2
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d0ee      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048fc:	d10d      	bne.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x332>
 80048fe:	4b17      	ldr	r3, [pc, #92]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800490a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800490e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004912:	4912      	ldr	r1, [pc, #72]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004914:	4313      	orrs	r3, r2
 8004916:	608b      	str	r3, [r1, #8]
 8004918:	e005      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800491a:	4b10      	ldr	r3, [pc, #64]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	4a0f      	ldr	r2, [pc, #60]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004920:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004924:	6093      	str	r3, [r2, #8]
 8004926:	4b0d      	ldr	r3, [pc, #52]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004928:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004932:	490a      	ldr	r1, [pc, #40]	; (800495c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004934:	4313      	orrs	r3, r2
 8004936:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0310 	and.w	r3, r3, #16
 8004940:	2b00      	cmp	r3, #0
 8004942:	d004      	beq.n	800494e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800494a:	4b06      	ldr	r3, [pc, #24]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800494c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	40007000 	.word	0x40007000
 800495c:	40023800 	.word	0x40023800
 8004960:	42470e40 	.word	0x42470e40
 8004964:	424711e0 	.word	0x424711e0

08004968 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b082      	sub	sp, #8
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d101      	bne.n	800497c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e025      	b.n	80049c8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004982:	b2db      	uxtb	r3, r3
 8004984:	2b00      	cmp	r3, #0
 8004986:	d106      	bne.n	8004996 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f7fd fe97 	bl	80026c4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2202      	movs	r2, #2
 800499a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	3304      	adds	r3, #4
 80049a6:	4619      	mov	r1, r3
 80049a8:	4610      	mov	r0, r2
 80049aa:	f000 fedf 	bl	800576c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6818      	ldr	r0, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	461a      	mov	r2, r3
 80049b8:	6839      	ldr	r1, [r7, #0]
 80049ba:	f000 ff34 	bl	8005826 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d101      	bne.n	80049e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e07b      	b.n	8004ada <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d108      	bne.n	80049fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049f2:	d009      	beq.n	8004a08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	61da      	str	r2, [r3, #28]
 80049fa:	e005      	b.n	8004a08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d106      	bne.n	8004a28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7fd fd34 	bl	8002490 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a50:	431a      	orrs	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a5a:	431a      	orrs	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	f003 0302 	and.w	r3, r3, #2
 8004a64:	431a      	orrs	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a78:	431a      	orrs	r2, r3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	69db      	ldr	r3, [r3, #28]
 8004a7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a82:	431a      	orrs	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6a1b      	ldr	r3, [r3, #32]
 8004a88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a8c:	ea42 0103 	orr.w	r1, r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a94:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	0c1b      	lsrs	r3, r3, #16
 8004aa6:	f003 0104 	and.w	r1, r3, #4
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aae:	f003 0210 	and.w	r2, r3, #16
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	69da      	ldr	r2, [r3, #28]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ac8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3708      	adds	r7, #8
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}

08004ae2 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8004ae2:	b580      	push	{r7, lr}
 8004ae4:	b082      	sub	sp, #8
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e01a      	b.n	8004b2a <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2202      	movs	r2, #2
 8004af8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b0a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f7fd fd07 	bl	8002520 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3708      	adds	r7, #8
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b088      	sub	sp, #32
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	60f8      	str	r0, [r7, #12]
 8004b3a:	60b9      	str	r1, [r7, #8]
 8004b3c:	603b      	str	r3, [r7, #0]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b42:	2300      	movs	r3, #0
 8004b44:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d101      	bne.n	8004b54 <HAL_SPI_Transmit+0x22>
 8004b50:	2302      	movs	r3, #2
 8004b52:	e126      	b.n	8004da2 <HAL_SPI_Transmit+0x270>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b5c:	f7fd ff46 	bl	80029ec <HAL_GetTick>
 8004b60:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004b62:	88fb      	ldrh	r3, [r7, #6]
 8004b64:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d002      	beq.n	8004b78 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004b72:	2302      	movs	r3, #2
 8004b74:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004b76:	e10b      	b.n	8004d90 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d002      	beq.n	8004b84 <HAL_SPI_Transmit+0x52>
 8004b7e:	88fb      	ldrh	r3, [r7, #6]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d102      	bne.n	8004b8a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004b88:	e102      	b.n	8004d90 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2203      	movs	r2, #3
 8004b8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	68ba      	ldr	r2, [r7, #8]
 8004b9c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	88fa      	ldrh	r2, [r7, #6]
 8004ba2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	88fa      	ldrh	r2, [r7, #6]
 8004ba8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bd0:	d10f      	bne.n	8004bf2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004be0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bf0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bfc:	2b40      	cmp	r3, #64	; 0x40
 8004bfe:	d007      	beq.n	8004c10 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c18:	d14b      	bne.n	8004cb2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d002      	beq.n	8004c28 <HAL_SPI_Transmit+0xf6>
 8004c22:	8afb      	ldrh	r3, [r7, #22]
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d13e      	bne.n	8004ca6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c2c:	881a      	ldrh	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c38:	1c9a      	adds	r2, r3, #2
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	3b01      	subs	r3, #1
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c4c:	e02b      	b.n	8004ca6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d112      	bne.n	8004c82 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c60:	881a      	ldrh	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6c:	1c9a      	adds	r2, r3, #2
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004c80:	e011      	b.n	8004ca6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c82:	f7fd feb3 	bl	80029ec <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	683a      	ldr	r2, [r7, #0]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d803      	bhi.n	8004c9a <HAL_SPI_Transmit+0x168>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c98:	d102      	bne.n	8004ca0 <HAL_SPI_Transmit+0x16e>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d102      	bne.n	8004ca6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004ca4:	e074      	b.n	8004d90 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1ce      	bne.n	8004c4e <HAL_SPI_Transmit+0x11c>
 8004cb0:	e04c      	b.n	8004d4c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d002      	beq.n	8004cc0 <HAL_SPI_Transmit+0x18e>
 8004cba:	8afb      	ldrh	r3, [r7, #22]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d140      	bne.n	8004d42 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	330c      	adds	r3, #12
 8004cca:	7812      	ldrb	r2, [r2, #0]
 8004ccc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd2:	1c5a      	adds	r2, r3, #1
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	b29a      	uxth	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004ce6:	e02c      	b.n	8004d42 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d113      	bne.n	8004d1e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	330c      	adds	r3, #12
 8004d00:	7812      	ldrb	r2, [r2, #0]
 8004d02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d08:	1c5a      	adds	r2, r3, #1
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	3b01      	subs	r3, #1
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	86da      	strh	r2, [r3, #54]	; 0x36
 8004d1c:	e011      	b.n	8004d42 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d1e:	f7fd fe65 	bl	80029ec <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	69bb      	ldr	r3, [r7, #24]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	683a      	ldr	r2, [r7, #0]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d803      	bhi.n	8004d36 <HAL_SPI_Transmit+0x204>
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d34:	d102      	bne.n	8004d3c <HAL_SPI_Transmit+0x20a>
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d102      	bne.n	8004d42 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d40:	e026      	b.n	8004d90 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1cd      	bne.n	8004ce8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d4c:	69ba      	ldr	r2, [r7, #24]
 8004d4e:	6839      	ldr	r1, [r7, #0]
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f000 fbd9 	bl	8005508 <SPI_EndRxTxTransaction>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d002      	beq.n	8004d62 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10a      	bne.n	8004d80 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	613b      	str	r3, [r7, #16]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	613b      	str	r3, [r7, #16]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	613b      	str	r3, [r7, #16]
 8004d7e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d002      	beq.n	8004d8e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	77fb      	strb	r3, [r7, #31]
 8004d8c:	e000      	b.n	8004d90 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004d8e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004da0:	7ffb      	ldrb	r3, [r7, #31]
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3720      	adds	r7, #32
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b088      	sub	sp, #32
 8004dae:	af02      	add	r7, sp, #8
 8004db0:	60f8      	str	r0, [r7, #12]
 8004db2:	60b9      	str	r1, [r7, #8]
 8004db4:	603b      	str	r3, [r7, #0]
 8004db6:	4613      	mov	r3, r2
 8004db8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dc6:	d112      	bne.n	8004dee <HAL_SPI_Receive+0x44>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10e      	bne.n	8004dee <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2204      	movs	r2, #4
 8004dd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004dd8:	88fa      	ldrh	r2, [r7, #6]
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	9300      	str	r3, [sp, #0]
 8004dde:	4613      	mov	r3, r2
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	68b9      	ldr	r1, [r7, #8]
 8004de4:	68f8      	ldr	r0, [r7, #12]
 8004de6:	f000 f8f1 	bl	8004fcc <HAL_SPI_TransmitReceive>
 8004dea:	4603      	mov	r3, r0
 8004dec:	e0ea      	b.n	8004fc4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d101      	bne.n	8004dfc <HAL_SPI_Receive+0x52>
 8004df8:	2302      	movs	r3, #2
 8004dfa:	e0e3      	b.n	8004fc4 <HAL_SPI_Receive+0x21a>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e04:	f7fd fdf2 	bl	80029ec <HAL_GetTick>
 8004e08:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d002      	beq.n	8004e1c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004e16:	2302      	movs	r3, #2
 8004e18:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e1a:	e0ca      	b.n	8004fb2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d002      	beq.n	8004e28 <HAL_SPI_Receive+0x7e>
 8004e22:	88fb      	ldrh	r3, [r7, #6]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d102      	bne.n	8004e2e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e2c:	e0c1      	b.n	8004fb2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2204      	movs	r2, #4
 8004e32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	88fa      	ldrh	r2, [r7, #6]
 8004e46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	88fa      	ldrh	r2, [r7, #6]
 8004e4c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e74:	d10f      	bne.n	8004e96 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e84:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004e94:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ea0:	2b40      	cmp	r3, #64	; 0x40
 8004ea2:	d007      	beq.n	8004eb4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004eb2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d162      	bne.n	8004f82 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004ebc:	e02e      	b.n	8004f1c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f003 0301 	and.w	r3, r3, #1
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d115      	bne.n	8004ef8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f103 020c 	add.w	r2, r3, #12
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed8:	7812      	ldrb	r2, [r2, #0]
 8004eda:	b2d2      	uxtb	r2, r2
 8004edc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee2:	1c5a      	adds	r2, r3, #1
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ef6:	e011      	b.n	8004f1c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ef8:	f7fd fd78 	bl	80029ec <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	683a      	ldr	r2, [r7, #0]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d803      	bhi.n	8004f10 <HAL_SPI_Receive+0x166>
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f0e:	d102      	bne.n	8004f16 <HAL_SPI_Receive+0x16c>
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d102      	bne.n	8004f1c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004f1a:	e04a      	b.n	8004fb2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1cb      	bne.n	8004ebe <HAL_SPI_Receive+0x114>
 8004f26:	e031      	b.n	8004f8c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d113      	bne.n	8004f5e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	68da      	ldr	r2, [r3, #12]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f40:	b292      	uxth	r2, r2
 8004f42:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f48:	1c9a      	adds	r2, r3, #2
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	3b01      	subs	r3, #1
 8004f56:	b29a      	uxth	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f5c:	e011      	b.n	8004f82 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f5e:	f7fd fd45 	bl	80029ec <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	683a      	ldr	r2, [r7, #0]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d803      	bhi.n	8004f76 <HAL_SPI_Receive+0x1cc>
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f74:	d102      	bne.n	8004f7c <HAL_SPI_Receive+0x1d2>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d102      	bne.n	8004f82 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004f80:	e017      	b.n	8004fb2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d1cd      	bne.n	8004f28 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	6839      	ldr	r1, [r7, #0]
 8004f90:	68f8      	ldr	r0, [r7, #12]
 8004f92:	f000 fa53 	bl	800543c <SPI_EndRxTransaction>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d002      	beq.n	8004fa2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2220      	movs	r2, #32
 8004fa0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d002      	beq.n	8004fb0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	75fb      	strb	r3, [r7, #23]
 8004fae:	e000      	b.n	8004fb2 <HAL_SPI_Receive+0x208>
  }

error :
 8004fb0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3718      	adds	r7, #24
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b08c      	sub	sp, #48	; 0x30
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
 8004fd8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d101      	bne.n	8004ff2 <HAL_SPI_TransmitReceive+0x26>
 8004fee:	2302      	movs	r3, #2
 8004ff0:	e18a      	b.n	8005308 <HAL_SPI_TransmitReceive+0x33c>
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ffa:	f7fd fcf7 	bl	80029ec <HAL_GetTick>
 8004ffe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005006:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005010:	887b      	ldrh	r3, [r7, #2]
 8005012:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005014:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005018:	2b01      	cmp	r3, #1
 800501a:	d00f      	beq.n	800503c <HAL_SPI_TransmitReceive+0x70>
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005022:	d107      	bne.n	8005034 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d103      	bne.n	8005034 <HAL_SPI_TransmitReceive+0x68>
 800502c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005030:	2b04      	cmp	r3, #4
 8005032:	d003      	beq.n	800503c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005034:	2302      	movs	r3, #2
 8005036:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800503a:	e15b      	b.n	80052f4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d005      	beq.n	800504e <HAL_SPI_TransmitReceive+0x82>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d002      	beq.n	800504e <HAL_SPI_TransmitReceive+0x82>
 8005048:	887b      	ldrh	r3, [r7, #2]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d103      	bne.n	8005056 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005054:	e14e      	b.n	80052f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2b04      	cmp	r3, #4
 8005060:	d003      	beq.n	800506a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2205      	movs	r2, #5
 8005066:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	887a      	ldrh	r2, [r7, #2]
 800507a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	887a      	ldrh	r2, [r7, #2]
 8005080:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	887a      	ldrh	r2, [r7, #2]
 800508c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	887a      	ldrh	r2, [r7, #2]
 8005092:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050aa:	2b40      	cmp	r3, #64	; 0x40
 80050ac:	d007      	beq.n	80050be <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050c6:	d178      	bne.n	80051ba <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d002      	beq.n	80050d6 <HAL_SPI_TransmitReceive+0x10a>
 80050d0:	8b7b      	ldrh	r3, [r7, #26]
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d166      	bne.n	80051a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050da:	881a      	ldrh	r2, [r3, #0]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e6:	1c9a      	adds	r2, r3, #2
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	3b01      	subs	r3, #1
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050fa:	e053      	b.n	80051a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f003 0302 	and.w	r3, r3, #2
 8005106:	2b02      	cmp	r3, #2
 8005108:	d11b      	bne.n	8005142 <HAL_SPI_TransmitReceive+0x176>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800510e:	b29b      	uxth	r3, r3
 8005110:	2b00      	cmp	r3, #0
 8005112:	d016      	beq.n	8005142 <HAL_SPI_TransmitReceive+0x176>
 8005114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005116:	2b01      	cmp	r3, #1
 8005118:	d113      	bne.n	8005142 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800511e:	881a      	ldrh	r2, [r3, #0]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800512a:	1c9a      	adds	r2, r3, #2
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005134:	b29b      	uxth	r3, r3
 8005136:	3b01      	subs	r3, #1
 8005138:	b29a      	uxth	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800513e:	2300      	movs	r3, #0
 8005140:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	f003 0301 	and.w	r3, r3, #1
 800514c:	2b01      	cmp	r3, #1
 800514e:	d119      	bne.n	8005184 <HAL_SPI_TransmitReceive+0x1b8>
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005154:	b29b      	uxth	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	d014      	beq.n	8005184 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68da      	ldr	r2, [r3, #12]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005164:	b292      	uxth	r2, r2
 8005166:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800516c:	1c9a      	adds	r2, r3, #2
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005176:	b29b      	uxth	r3, r3
 8005178:	3b01      	subs	r3, #1
 800517a:	b29a      	uxth	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005180:	2301      	movs	r3, #1
 8005182:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005184:	f7fd fc32 	bl	80029ec <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005190:	429a      	cmp	r2, r3
 8005192:	d807      	bhi.n	80051a4 <HAL_SPI_TransmitReceive+0x1d8>
 8005194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800519a:	d003      	beq.n	80051a4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800519c:	2303      	movs	r3, #3
 800519e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80051a2:	e0a7      	b.n	80052f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d1a6      	bne.n	80050fc <HAL_SPI_TransmitReceive+0x130>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d1a1      	bne.n	80050fc <HAL_SPI_TransmitReceive+0x130>
 80051b8:	e07c      	b.n	80052b4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d002      	beq.n	80051c8 <HAL_SPI_TransmitReceive+0x1fc>
 80051c2:	8b7b      	ldrh	r3, [r7, #26]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d16b      	bne.n	80052a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	330c      	adds	r3, #12
 80051d2:	7812      	ldrb	r2, [r2, #0]
 80051d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051da:	1c5a      	adds	r2, r3, #1
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	3b01      	subs	r3, #1
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051ee:	e057      	b.n	80052a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 0302 	and.w	r3, r3, #2
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d11c      	bne.n	8005238 <HAL_SPI_TransmitReceive+0x26c>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005202:	b29b      	uxth	r3, r3
 8005204:	2b00      	cmp	r3, #0
 8005206:	d017      	beq.n	8005238 <HAL_SPI_TransmitReceive+0x26c>
 8005208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800520a:	2b01      	cmp	r3, #1
 800520c:	d114      	bne.n	8005238 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	330c      	adds	r3, #12
 8005218:	7812      	ldrb	r2, [r2, #0]
 800521a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005220:	1c5a      	adds	r2, r3, #1
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800522a:	b29b      	uxth	r3, r3
 800522c:	3b01      	subs	r3, #1
 800522e:	b29a      	uxth	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005234:	2300      	movs	r3, #0
 8005236:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	f003 0301 	and.w	r3, r3, #1
 8005242:	2b01      	cmp	r3, #1
 8005244:	d119      	bne.n	800527a <HAL_SPI_TransmitReceive+0x2ae>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800524a:	b29b      	uxth	r3, r3
 800524c:	2b00      	cmp	r3, #0
 800524e:	d014      	beq.n	800527a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68da      	ldr	r2, [r3, #12]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525a:	b2d2      	uxtb	r2, r2
 800525c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005262:	1c5a      	adds	r2, r3, #1
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800526c:	b29b      	uxth	r3, r3
 800526e:	3b01      	subs	r3, #1
 8005270:	b29a      	uxth	r2, r3
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005276:	2301      	movs	r3, #1
 8005278:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800527a:	f7fd fbb7 	bl	80029ec <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005286:	429a      	cmp	r2, r3
 8005288:	d803      	bhi.n	8005292 <HAL_SPI_TransmitReceive+0x2c6>
 800528a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800528c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005290:	d102      	bne.n	8005298 <HAL_SPI_TransmitReceive+0x2cc>
 8005292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005294:	2b00      	cmp	r3, #0
 8005296:	d103      	bne.n	80052a0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800529e:	e029      	b.n	80052f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d1a2      	bne.n	80051f0 <HAL_SPI_TransmitReceive+0x224>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d19d      	bne.n	80051f0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80052b8:	68f8      	ldr	r0, [r7, #12]
 80052ba:	f000 f925 	bl	8005508 <SPI_EndRxTxTransaction>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d006      	beq.n	80052d2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2220      	movs	r2, #32
 80052ce:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80052d0:	e010      	b.n	80052f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d10b      	bne.n	80052f2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052da:	2300      	movs	r3, #0
 80052dc:	617b      	str	r3, [r7, #20]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	617b      	str	r3, [r7, #20]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	617b      	str	r3, [r7, #20]
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	e000      	b.n	80052f4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80052f2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2200      	movs	r2, #0
 8005300:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005304:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005308:	4618      	mov	r0, r3
 800530a:	3730      	adds	r7, #48	; 0x30
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800531e:	b2db      	uxtb	r3, r3
}
 8005320:	4618      	mov	r0, r3
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b088      	sub	sp, #32
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	603b      	str	r3, [r7, #0]
 8005338:	4613      	mov	r3, r2
 800533a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800533c:	f7fd fb56 	bl	80029ec <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005344:	1a9b      	subs	r3, r3, r2
 8005346:	683a      	ldr	r2, [r7, #0]
 8005348:	4413      	add	r3, r2
 800534a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800534c:	f7fd fb4e 	bl	80029ec <HAL_GetTick>
 8005350:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005352:	4b39      	ldr	r3, [pc, #228]	; (8005438 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	015b      	lsls	r3, r3, #5
 8005358:	0d1b      	lsrs	r3, r3, #20
 800535a:	69fa      	ldr	r2, [r7, #28]
 800535c:	fb02 f303 	mul.w	r3, r2, r3
 8005360:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005362:	e054      	b.n	800540e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800536a:	d050      	beq.n	800540e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800536c:	f7fd fb3e 	bl	80029ec <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	69fa      	ldr	r2, [r7, #28]
 8005378:	429a      	cmp	r2, r3
 800537a:	d902      	bls.n	8005382 <SPI_WaitFlagStateUntilTimeout+0x56>
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d13d      	bne.n	80053fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005390:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800539a:	d111      	bne.n	80053c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053a4:	d004      	beq.n	80053b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053ae:	d107      	bne.n	80053c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053c8:	d10f      	bne.n	80053ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053d8:	601a      	str	r2, [r3, #0]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2200      	movs	r2, #0
 80053f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e017      	b.n	800542e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d101      	bne.n	8005408 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005404:	2300      	movs	r3, #0
 8005406:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	3b01      	subs	r3, #1
 800540c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	689a      	ldr	r2, [r3, #8]
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	4013      	ands	r3, r2
 8005418:	68ba      	ldr	r2, [r7, #8]
 800541a:	429a      	cmp	r2, r3
 800541c:	bf0c      	ite	eq
 800541e:	2301      	moveq	r3, #1
 8005420:	2300      	movne	r3, #0
 8005422:	b2db      	uxtb	r3, r3
 8005424:	461a      	mov	r2, r3
 8005426:	79fb      	ldrb	r3, [r7, #7]
 8005428:	429a      	cmp	r2, r3
 800542a:	d19b      	bne.n	8005364 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3720      	adds	r7, #32
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
 8005436:	bf00      	nop
 8005438:	20000010 	.word	0x20000010

0800543c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b086      	sub	sp, #24
 8005440:	af02      	add	r7, sp, #8
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	60b9      	str	r1, [r7, #8]
 8005446:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005450:	d111      	bne.n	8005476 <SPI_EndRxTransaction+0x3a>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800545a:	d004      	beq.n	8005466 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005464:	d107      	bne.n	8005476 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005474:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800547e:	d12a      	bne.n	80054d6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005488:	d012      	beq.n	80054b0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	9300      	str	r3, [sp, #0]
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	2200      	movs	r2, #0
 8005492:	2180      	movs	r1, #128	; 0x80
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	f7ff ff49 	bl	800532c <SPI_WaitFlagStateUntilTimeout>
 800549a:	4603      	mov	r3, r0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d02d      	beq.n	80054fc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054a4:	f043 0220 	orr.w	r2, r3, #32
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e026      	b.n	80054fe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	9300      	str	r3, [sp, #0]
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2200      	movs	r2, #0
 80054b8:	2101      	movs	r1, #1
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f7ff ff36 	bl	800532c <SPI_WaitFlagStateUntilTimeout>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d01a      	beq.n	80054fc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054ca:	f043 0220 	orr.w	r2, r3, #32
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e013      	b.n	80054fe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	2200      	movs	r2, #0
 80054de:	2101      	movs	r1, #1
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f7ff ff23 	bl	800532c <SPI_WaitFlagStateUntilTimeout>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d007      	beq.n	80054fc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f0:	f043 0220 	orr.w	r2, r3, #32
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e000      	b.n	80054fe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3710      	adds	r7, #16
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
	...

08005508 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b088      	sub	sp, #32
 800550c:	af02      	add	r7, sp, #8
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005514:	4b1b      	ldr	r3, [pc, #108]	; (8005584 <SPI_EndRxTxTransaction+0x7c>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a1b      	ldr	r2, [pc, #108]	; (8005588 <SPI_EndRxTxTransaction+0x80>)
 800551a:	fba2 2303 	umull	r2, r3, r2, r3
 800551e:	0d5b      	lsrs	r3, r3, #21
 8005520:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005524:	fb02 f303 	mul.w	r3, r2, r3
 8005528:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005532:	d112      	bne.n	800555a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	2200      	movs	r2, #0
 800553c:	2180      	movs	r1, #128	; 0x80
 800553e:	68f8      	ldr	r0, [r7, #12]
 8005540:	f7ff fef4 	bl	800532c <SPI_WaitFlagStateUntilTimeout>
 8005544:	4603      	mov	r3, r0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d016      	beq.n	8005578 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800554e:	f043 0220 	orr.w	r2, r3, #32
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e00f      	b.n	800557a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d00a      	beq.n	8005576 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	3b01      	subs	r3, #1
 8005564:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005570:	2b80      	cmp	r3, #128	; 0x80
 8005572:	d0f2      	beq.n	800555a <SPI_EndRxTxTransaction+0x52>
 8005574:	e000      	b.n	8005578 <SPI_EndRxTxTransaction+0x70>
        break;
 8005576:	bf00      	nop
  }

  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3718      	adds	r7, #24
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	20000010 	.word	0x20000010
 8005588:	165e9f81 	.word	0x165e9f81

0800558c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e041      	b.n	8005622 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d106      	bne.n	80055b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f7fc ffd2 	bl	800255c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2202      	movs	r2, #2
 80055bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	3304      	adds	r3, #4
 80055c8:	4619      	mov	r1, r3
 80055ca:	4610      	mov	r0, r2
 80055cc:	f000 f82e 	bl	800562c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3708      	adds	r7, #8
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
	...

0800562c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800562c:	b480      	push	{r7}
 800562e:	b085      	sub	sp, #20
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a40      	ldr	r2, [pc, #256]	; (8005740 <TIM_Base_SetConfig+0x114>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d013      	beq.n	800566c <TIM_Base_SetConfig+0x40>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800564a:	d00f      	beq.n	800566c <TIM_Base_SetConfig+0x40>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a3d      	ldr	r2, [pc, #244]	; (8005744 <TIM_Base_SetConfig+0x118>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d00b      	beq.n	800566c <TIM_Base_SetConfig+0x40>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a3c      	ldr	r2, [pc, #240]	; (8005748 <TIM_Base_SetConfig+0x11c>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d007      	beq.n	800566c <TIM_Base_SetConfig+0x40>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a3b      	ldr	r2, [pc, #236]	; (800574c <TIM_Base_SetConfig+0x120>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d003      	beq.n	800566c <TIM_Base_SetConfig+0x40>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a3a      	ldr	r2, [pc, #232]	; (8005750 <TIM_Base_SetConfig+0x124>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d108      	bne.n	800567e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005672:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	4313      	orrs	r3, r2
 800567c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a2f      	ldr	r2, [pc, #188]	; (8005740 <TIM_Base_SetConfig+0x114>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d02b      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800568c:	d027      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a2c      	ldr	r2, [pc, #176]	; (8005744 <TIM_Base_SetConfig+0x118>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d023      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a2b      	ldr	r2, [pc, #172]	; (8005748 <TIM_Base_SetConfig+0x11c>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d01f      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a2a      	ldr	r2, [pc, #168]	; (800574c <TIM_Base_SetConfig+0x120>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d01b      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a29      	ldr	r2, [pc, #164]	; (8005750 <TIM_Base_SetConfig+0x124>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d017      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a28      	ldr	r2, [pc, #160]	; (8005754 <TIM_Base_SetConfig+0x128>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d013      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a27      	ldr	r2, [pc, #156]	; (8005758 <TIM_Base_SetConfig+0x12c>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00f      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a26      	ldr	r2, [pc, #152]	; (800575c <TIM_Base_SetConfig+0x130>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d00b      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a25      	ldr	r2, [pc, #148]	; (8005760 <TIM_Base_SetConfig+0x134>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d007      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a24      	ldr	r2, [pc, #144]	; (8005764 <TIM_Base_SetConfig+0x138>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d003      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a23      	ldr	r2, [pc, #140]	; (8005768 <TIM_Base_SetConfig+0x13c>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d108      	bne.n	80056f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	689a      	ldr	r2, [r3, #8]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a0a      	ldr	r2, [pc, #40]	; (8005740 <TIM_Base_SetConfig+0x114>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d003      	beq.n	8005724 <TIM_Base_SetConfig+0xf8>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a0c      	ldr	r2, [pc, #48]	; (8005750 <TIM_Base_SetConfig+0x124>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d103      	bne.n	800572c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	691a      	ldr	r2, [r3, #16]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	615a      	str	r2, [r3, #20]
}
 8005732:	bf00      	nop
 8005734:	3714      	adds	r7, #20
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	40010000 	.word	0x40010000
 8005744:	40000400 	.word	0x40000400
 8005748:	40000800 	.word	0x40000800
 800574c:	40000c00 	.word	0x40000c00
 8005750:	40010400 	.word	0x40010400
 8005754:	40014000 	.word	0x40014000
 8005758:	40014400 	.word	0x40014400
 800575c:	40014800 	.word	0x40014800
 8005760:	40001800 	.word	0x40001800
 8005764:	40001c00 	.word	0x40001c00
 8005768:	40002000 	.word	0x40002000

0800576c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d123      	bne.n	80057c6 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005786:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	6851      	ldr	r1, [r2, #4]
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	6892      	ldr	r2, [r2, #8]
 8005792:	4311      	orrs	r1, r2
 8005794:	683a      	ldr	r2, [r7, #0]
 8005796:	68d2      	ldr	r2, [r2, #12]
 8005798:	4311      	orrs	r1, r2
 800579a:	683a      	ldr	r2, [r7, #0]
 800579c:	6912      	ldr	r2, [r2, #16]
 800579e:	4311      	orrs	r1, r2
 80057a0:	683a      	ldr	r2, [r7, #0]
 80057a2:	6952      	ldr	r2, [r2, #20]
 80057a4:	4311      	orrs	r1, r2
 80057a6:	683a      	ldr	r2, [r7, #0]
 80057a8:	6992      	ldr	r2, [r2, #24]
 80057aa:	4311      	orrs	r1, r2
 80057ac:	683a      	ldr	r2, [r7, #0]
 80057ae:	69d2      	ldr	r2, [r2, #28]
 80057b0:	4311      	orrs	r1, r2
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	6a12      	ldr	r2, [r2, #32]
 80057b6:	4311      	orrs	r1, r2
 80057b8:	683a      	ldr	r2, [r7, #0]
 80057ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80057bc:	430a      	orrs	r2, r1
 80057be:	431a      	orrs	r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	e028      	b.n	8005818 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	69d9      	ldr	r1, [r3, #28]
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	6a1b      	ldr	r3, [r3, #32]
 80057d6:	4319      	orrs	r1, r3
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057dc:	430b      	orrs	r3, r1
 80057de:	431a      	orrs	r2, r3
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80057ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80057f0:	683a      	ldr	r2, [r7, #0]
 80057f2:	6851      	ldr	r1, [r2, #4]
 80057f4:	683a      	ldr	r2, [r7, #0]
 80057f6:	6892      	ldr	r2, [r2, #8]
 80057f8:	4311      	orrs	r1, r2
 80057fa:	683a      	ldr	r2, [r7, #0]
 80057fc:	68d2      	ldr	r2, [r2, #12]
 80057fe:	4311      	orrs	r1, r2
 8005800:	683a      	ldr	r2, [r7, #0]
 8005802:	6912      	ldr	r2, [r2, #16]
 8005804:	4311      	orrs	r1, r2
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	6952      	ldr	r2, [r2, #20]
 800580a:	4311      	orrs	r1, r2
 800580c:	683a      	ldr	r2, [r7, #0]
 800580e:	6992      	ldr	r2, [r2, #24]
 8005810:	430a      	orrs	r2, r1
 8005812:	431a      	orrs	r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8005818:	2300      	movs	r3, #0
}
 800581a:	4618      	mov	r0, r3
 800581c:	370c      	adds	r7, #12
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr

08005826 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005826:	b480      	push	{r7}
 8005828:	b085      	sub	sp, #20
 800582a:	af00      	add	r7, sp, #0
 800582c:	60f8      	str	r0, [r7, #12]
 800582e:	60b9      	str	r1, [r7, #8]
 8005830:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d128      	bne.n	800588a <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	1e59      	subs	r1, r3, #1
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	3b01      	subs	r3, #1
 800584c:	011b      	lsls	r3, r3, #4
 800584e:	4319      	orrs	r1, r3
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	3b01      	subs	r3, #1
 8005856:	021b      	lsls	r3, r3, #8
 8005858:	4319      	orrs	r1, r3
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	3b01      	subs	r3, #1
 8005860:	031b      	lsls	r3, r3, #12
 8005862:	4319      	orrs	r1, r3
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	3b01      	subs	r3, #1
 800586a:	041b      	lsls	r3, r3, #16
 800586c:	4319      	orrs	r1, r3
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	3b01      	subs	r3, #1
 8005874:	051b      	lsls	r3, r3, #20
 8005876:	4319      	orrs	r1, r3
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	3b01      	subs	r3, #1
 800587e:	061b      	lsls	r3, r3, #24
 8005880:	430b      	orrs	r3, r1
 8005882:	431a      	orrs	r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	609a      	str	r2, [r3, #8]
 8005888:	e02f      	b.n	80058ea <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005892:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005896:	68ba      	ldr	r2, [r7, #8]
 8005898:	68d2      	ldr	r2, [r2, #12]
 800589a:	3a01      	subs	r2, #1
 800589c:	0311      	lsls	r1, r2, #12
 800589e:	68ba      	ldr	r2, [r7, #8]
 80058a0:	6952      	ldr	r2, [r2, #20]
 80058a2:	3a01      	subs	r2, #1
 80058a4:	0512      	lsls	r2, r2, #20
 80058a6:	430a      	orrs	r2, r1
 80058a8:	431a      	orrs	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	1e59      	subs	r1, r3, #1
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	3b01      	subs	r3, #1
 80058c2:	011b      	lsls	r3, r3, #4
 80058c4:	4319      	orrs	r1, r3
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	3b01      	subs	r3, #1
 80058cc:	021b      	lsls	r3, r3, #8
 80058ce:	4319      	orrs	r1, r3
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	3b01      	subs	r3, #1
 80058d6:	041b      	lsls	r3, r3, #16
 80058d8:	4319      	orrs	r1, r3
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	3b01      	subs	r3, #1
 80058e0:	061b      	lsls	r3, r3, #24
 80058e2:	430b      	orrs	r3, r1
 80058e4:	431a      	orrs	r2, r3
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3714      	adds	r7, #20
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <__NVIC_SetPriority>:
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	4603      	mov	r3, r0
 8005900:	6039      	str	r1, [r7, #0]
 8005902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005908:	2b00      	cmp	r3, #0
 800590a:	db0a      	blt.n	8005922 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	b2da      	uxtb	r2, r3
 8005910:	490c      	ldr	r1, [pc, #48]	; (8005944 <__NVIC_SetPriority+0x4c>)
 8005912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005916:	0112      	lsls	r2, r2, #4
 8005918:	b2d2      	uxtb	r2, r2
 800591a:	440b      	add	r3, r1
 800591c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005920:	e00a      	b.n	8005938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	b2da      	uxtb	r2, r3
 8005926:	4908      	ldr	r1, [pc, #32]	; (8005948 <__NVIC_SetPriority+0x50>)
 8005928:	79fb      	ldrb	r3, [r7, #7]
 800592a:	f003 030f 	and.w	r3, r3, #15
 800592e:	3b04      	subs	r3, #4
 8005930:	0112      	lsls	r2, r2, #4
 8005932:	b2d2      	uxtb	r2, r2
 8005934:	440b      	add	r3, r1
 8005936:	761a      	strb	r2, [r3, #24]
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr
 8005944:	e000e100 	.word	0xe000e100
 8005948:	e000ed00 	.word	0xe000ed00

0800594c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800594c:	b580      	push	{r7, lr}
 800594e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005950:	2100      	movs	r1, #0
 8005952:	f06f 0004 	mvn.w	r0, #4
 8005956:	f7ff ffcf 	bl	80058f8 <__NVIC_SetPriority>
#endif
}
 800595a:	bf00      	nop
 800595c:	bd80      	pop	{r7, pc}
	...

08005960 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005966:	f3ef 8305 	mrs	r3, IPSR
 800596a:	603b      	str	r3, [r7, #0]
  return(result);
 800596c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800596e:	2b00      	cmp	r3, #0
 8005970:	d003      	beq.n	800597a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005972:	f06f 0305 	mvn.w	r3, #5
 8005976:	607b      	str	r3, [r7, #4]
 8005978:	e00c      	b.n	8005994 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800597a:	4b0a      	ldr	r3, [pc, #40]	; (80059a4 <osKernelInitialize+0x44>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d105      	bne.n	800598e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005982:	4b08      	ldr	r3, [pc, #32]	; (80059a4 <osKernelInitialize+0x44>)
 8005984:	2201      	movs	r2, #1
 8005986:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005988:	2300      	movs	r3, #0
 800598a:	607b      	str	r3, [r7, #4]
 800598c:	e002      	b.n	8005994 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800598e:	f04f 33ff 	mov.w	r3, #4294967295
 8005992:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005994:	687b      	ldr	r3, [r7, #4]
}
 8005996:	4618      	mov	r0, r3
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	20025c24 	.word	0x20025c24

080059a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059ae:	f3ef 8305 	mrs	r3, IPSR
 80059b2:	603b      	str	r3, [r7, #0]
  return(result);
 80059b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d003      	beq.n	80059c2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80059ba:	f06f 0305 	mvn.w	r3, #5
 80059be:	607b      	str	r3, [r7, #4]
 80059c0:	e010      	b.n	80059e4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80059c2:	4b0b      	ldr	r3, [pc, #44]	; (80059f0 <osKernelStart+0x48>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d109      	bne.n	80059de <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80059ca:	f7ff ffbf 	bl	800594c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80059ce:	4b08      	ldr	r3, [pc, #32]	; (80059f0 <osKernelStart+0x48>)
 80059d0:	2202      	movs	r2, #2
 80059d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80059d4:	f002 fa04 	bl	8007de0 <vTaskStartScheduler>
      stat = osOK;
 80059d8:	2300      	movs	r3, #0
 80059da:	607b      	str	r3, [r7, #4]
 80059dc:	e002      	b.n	80059e4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80059de:	f04f 33ff 	mov.w	r3, #4294967295
 80059e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80059e4:	687b      	ldr	r3, [r7, #4]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3708      	adds	r7, #8
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	20025c24 	.word	0x20025c24

080059f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b08e      	sub	sp, #56	; 0x38
 80059f8:	af04      	add	r7, sp, #16
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005a00:	2300      	movs	r3, #0
 8005a02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a04:	f3ef 8305 	mrs	r3, IPSR
 8005a08:	617b      	str	r3, [r7, #20]
  return(result);
 8005a0a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d17e      	bne.n	8005b0e <osThreadNew+0x11a>
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d07b      	beq.n	8005b0e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005a16:	2380      	movs	r3, #128	; 0x80
 8005a18:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005a1a:	2318      	movs	r3, #24
 8005a1c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005a22:	f04f 33ff 	mov.w	r3, #4294967295
 8005a26:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d045      	beq.n	8005aba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d002      	beq.n	8005a3c <osThreadNew+0x48>
        name = attr->name;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d002      	beq.n	8005a4a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	699b      	ldr	r3, [r3, #24]
 8005a48:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d008      	beq.n	8005a62 <osThreadNew+0x6e>
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	2b38      	cmp	r3, #56	; 0x38
 8005a54:	d805      	bhi.n	8005a62 <osThreadNew+0x6e>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f003 0301 	and.w	r3, r3, #1
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d001      	beq.n	8005a66 <osThreadNew+0x72>
        return (NULL);
 8005a62:	2300      	movs	r3, #0
 8005a64:	e054      	b.n	8005b10 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	089b      	lsrs	r3, r3, #2
 8005a74:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00e      	beq.n	8005a9c <osThreadNew+0xa8>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	2b6b      	cmp	r3, #107	; 0x6b
 8005a84:	d90a      	bls.n	8005a9c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d006      	beq.n	8005a9c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	695b      	ldr	r3, [r3, #20]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d002      	beq.n	8005a9c <osThreadNew+0xa8>
        mem = 1;
 8005a96:	2301      	movs	r3, #1
 8005a98:	61bb      	str	r3, [r7, #24]
 8005a9a:	e010      	b.n	8005abe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d10c      	bne.n	8005abe <osThreadNew+0xca>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d108      	bne.n	8005abe <osThreadNew+0xca>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d104      	bne.n	8005abe <osThreadNew+0xca>
          mem = 0;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	61bb      	str	r3, [r7, #24]
 8005ab8:	e001      	b.n	8005abe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005aba:	2300      	movs	r3, #0
 8005abc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d110      	bne.n	8005ae6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005acc:	9202      	str	r2, [sp, #8]
 8005ace:	9301      	str	r3, [sp, #4]
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	9300      	str	r3, [sp, #0]
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	6a3a      	ldr	r2, [r7, #32]
 8005ad8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005ada:	68f8      	ldr	r0, [r7, #12]
 8005adc:	f001 ff88 	bl	80079f0 <xTaskCreateStatic>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	613b      	str	r3, [r7, #16]
 8005ae4:	e013      	b.n	8005b0e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d110      	bne.n	8005b0e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005aec:	6a3b      	ldr	r3, [r7, #32]
 8005aee:	b29a      	uxth	r2, r3
 8005af0:	f107 0310 	add.w	r3, r7, #16
 8005af4:	9301      	str	r3, [sp, #4]
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	9300      	str	r3, [sp, #0]
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005afe:	68f8      	ldr	r0, [r7, #12]
 8005b00:	f001 ffd3 	bl	8007aaa <xTaskCreate>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d001      	beq.n	8005b0e <osThreadNew+0x11a>
            hTask = NULL;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005b0e:	693b      	ldr	r3, [r7, #16]
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3728      	adds	r7, #40	; 0x28
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b20:	f3ef 8305 	mrs	r3, IPSR
 8005b24:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b26:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d003      	beq.n	8005b34 <osDelay+0x1c>
    stat = osErrorISR;
 8005b2c:	f06f 0305 	mvn.w	r3, #5
 8005b30:	60fb      	str	r3, [r7, #12]
 8005b32:	e007      	b.n	8005b44 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005b34:	2300      	movs	r3, #0
 8005b36:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d002      	beq.n	8005b44 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f002 f916 	bl	8007d70 <vTaskDelay>
    }
  }

  return (stat);
 8005b44:	68fb      	ldr	r3, [r7, #12]
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}

08005b4e <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	b084      	sub	sp, #16
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f003 fc89 	bl	800946e <pvTimerGetTimerID>
 8005b5c:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d005      	beq.n	8005b70 <TimerCallback+0x22>
    callb->func (callb->arg);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	6852      	ldr	r2, [r2, #4]
 8005b6c:	4610      	mov	r0, r2
 8005b6e:	4798      	blx	r3
  }
}
 8005b70:	bf00      	nop
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b08c      	sub	sp, #48	; 0x30
 8005b7c:	af02      	add	r7, sp, #8
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	607a      	str	r2, [r7, #4]
 8005b82:	603b      	str	r3, [r7, #0]
 8005b84:	460b      	mov	r3, r1
 8005b86:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b8c:	f3ef 8305 	mrs	r3, IPSR
 8005b90:	613b      	str	r3, [r7, #16]
  return(result);
 8005b92:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d163      	bne.n	8005c60 <osTimerNew+0xe8>
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d060      	beq.n	8005c60 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8005b9e:	2008      	movs	r0, #8
 8005ba0:	f003 fef2 	bl	8009988 <pvPortMalloc>
 8005ba4:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d059      	beq.n	8005c60 <osTimerNew+0xe8>
      callb->func = func;
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	68fa      	ldr	r2, [r7, #12]
 8005bb0:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	687a      	ldr	r2, [r7, #4]
 8005bb6:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8005bb8:	7afb      	ldrb	r3, [r7, #11]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d102      	bne.n	8005bc4 <osTimerNew+0x4c>
        reload = pdFALSE;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	61fb      	str	r3, [r7, #28]
 8005bc2:	e001      	b.n	8005bc8 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8005bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8005bcc:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d01c      	beq.n	8005c12 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d002      	beq.n	8005be6 <osTimerNew+0x6e>
          name = attr->name;
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d006      	beq.n	8005bfc <osTimerNew+0x84>
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	2b2b      	cmp	r3, #43	; 0x2b
 8005bf4:	d902      	bls.n	8005bfc <osTimerNew+0x84>
          mem = 1;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	61bb      	str	r3, [r7, #24]
 8005bfa:	e00c      	b.n	8005c16 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d108      	bne.n	8005c16 <osTimerNew+0x9e>
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d104      	bne.n	8005c16 <osTimerNew+0x9e>
            mem = 0;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	61bb      	str	r3, [r7, #24]
 8005c10:	e001      	b.n	8005c16 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8005c12:	2300      	movs	r3, #0
 8005c14:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d10c      	bne.n	8005c36 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	9301      	str	r3, [sp, #4]
 8005c22:	4b12      	ldr	r3, [pc, #72]	; (8005c6c <osTimerNew+0xf4>)
 8005c24:	9300      	str	r3, [sp, #0]
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	69fa      	ldr	r2, [r7, #28]
 8005c2a:	2101      	movs	r1, #1
 8005c2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005c2e:	f003 f876 	bl	8008d1e <xTimerCreateStatic>
 8005c32:	6238      	str	r0, [r7, #32]
 8005c34:	e00b      	b.n	8005c4e <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d108      	bne.n	8005c4e <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8005c3c:	4b0b      	ldr	r3, [pc, #44]	; (8005c6c <osTimerNew+0xf4>)
 8005c3e:	9300      	str	r3, [sp, #0]
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	69fa      	ldr	r2, [r7, #28]
 8005c44:	2101      	movs	r1, #1
 8005c46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005c48:	f003 f848 	bl	8008cdc <xTimerCreate>
 8005c4c:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8005c4e:	6a3b      	ldr	r3, [r7, #32]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d105      	bne.n	8005c60 <osTimerNew+0xe8>
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d002      	beq.n	8005c60 <osTimerNew+0xe8>
        vPortFree (callb);
 8005c5a:	6978      	ldr	r0, [r7, #20]
 8005c5c:	f003 ff60 	bl	8009b20 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8005c60:	6a3b      	ldr	r3, [r7, #32]
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3728      	adds	r7, #40	; 0x28
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	08005b4f 	.word	0x08005b4f

08005c70 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b088      	sub	sp, #32
 8005c74:	af02      	add	r7, sp, #8
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c7e:	f3ef 8305 	mrs	r3, IPSR
 8005c82:	60fb      	str	r3, [r7, #12]
  return(result);
 8005c84:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d003      	beq.n	8005c92 <osTimerStart+0x22>
    stat = osErrorISR;
 8005c8a:	f06f 0305 	mvn.w	r3, #5
 8005c8e:	617b      	str	r3, [r7, #20]
 8005c90:	e017      	b.n	8005cc2 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d103      	bne.n	8005ca0 <osTimerStart+0x30>
    stat = osErrorParameter;
 8005c98:	f06f 0303 	mvn.w	r3, #3
 8005c9c:	617b      	str	r3, [r7, #20]
 8005c9e:	e010      	b.n	8005cc2 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	9300      	str	r3, [sp, #0]
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	683a      	ldr	r2, [r7, #0]
 8005ca8:	2104      	movs	r1, #4
 8005caa:	6938      	ldr	r0, [r7, #16]
 8005cac:	f003 f8b0 	bl	8008e10 <xTimerGenericCommand>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d102      	bne.n	8005cbc <osTimerStart+0x4c>
      stat = osOK;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	617b      	str	r3, [r7, #20]
 8005cba:	e002      	b.n	8005cc2 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8005cbc:	f06f 0302 	mvn.w	r3, #2
 8005cc0:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8005cc2:	697b      	ldr	r3, [r7, #20]
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3718      	adds	r7, #24
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}

08005ccc <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b088      	sub	sp, #32
 8005cd0:	af02      	add	r7, sp, #8
 8005cd2:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cd8:	f3ef 8305 	mrs	r3, IPSR
 8005cdc:	60fb      	str	r3, [r7, #12]
  return(result);
 8005cde:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d003      	beq.n	8005cec <osTimerStop+0x20>
    stat = osErrorISR;
 8005ce4:	f06f 0305 	mvn.w	r3, #5
 8005ce8:	617b      	str	r3, [r7, #20]
 8005cea:	e021      	b.n	8005d30 <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d103      	bne.n	8005cfa <osTimerStop+0x2e>
    stat = osErrorParameter;
 8005cf2:	f06f 0303 	mvn.w	r3, #3
 8005cf6:	617b      	str	r3, [r7, #20]
 8005cf8:	e01a      	b.n	8005d30 <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 8005cfa:	6938      	ldr	r0, [r7, #16]
 8005cfc:	f003 fb8e 	bl	800941c <xTimerIsTimerActive>
 8005d00:	4603      	mov	r3, r0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d103      	bne.n	8005d0e <osTimerStop+0x42>
      stat = osErrorResource;
 8005d06:	f06f 0302 	mvn.w	r3, #2
 8005d0a:	617b      	str	r3, [r7, #20]
 8005d0c:	e010      	b.n	8005d30 <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 8005d0e:	2300      	movs	r3, #0
 8005d10:	9300      	str	r3, [sp, #0]
 8005d12:	2300      	movs	r3, #0
 8005d14:	2200      	movs	r2, #0
 8005d16:	2103      	movs	r1, #3
 8005d18:	6938      	ldr	r0, [r7, #16]
 8005d1a:	f003 f879 	bl	8008e10 <xTimerGenericCommand>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d102      	bne.n	8005d2a <osTimerStop+0x5e>
        stat = osOK;
 8005d24:	2300      	movs	r3, #0
 8005d26:	617b      	str	r3, [r7, #20]
 8005d28:	e002      	b.n	8005d30 <osTimerStop+0x64>
      } else {
        stat = osError;
 8005d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8005d2e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005d30:	697b      	ldr	r3, [r7, #20]
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3718      	adds	r7, #24
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <osTimerIsRunning>:

uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 8005d3a:	b580      	push	{r7, lr}
 8005d3c:	b086      	sub	sp, #24
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d46:	f3ef 8305 	mrs	r3, IPSR
 8005d4a:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
  uint32_t running;

  if (IS_IRQ() || (hTimer == NULL)) {
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d102      	bne.n	8005d58 <osTimerIsRunning+0x1e>
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d102      	bne.n	8005d5e <osTimerIsRunning+0x24>
    running = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	617b      	str	r3, [r7, #20]
 8005d5c:	e004      	b.n	8005d68 <osTimerIsRunning+0x2e>
  } else {
    running = (uint32_t)xTimerIsTimerActive (hTimer);
 8005d5e:	6938      	ldr	r0, [r7, #16]
 8005d60:	f003 fb5c 	bl	800941c <xTimerIsTimerActive>
 8005d64:	4603      	mov	r3, r0
 8005d66:	617b      	str	r3, [r7, #20]
  }

  return (running);
 8005d68:	697b      	ldr	r3, [r7, #20]
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3718      	adds	r7, #24
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b086      	sub	sp, #24
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d7e:	f3ef 8305 	mrs	r3, IPSR
 8005d82:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d84:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d12d      	bne.n	8005de6 <osEventFlagsNew+0x74>
    mem = -1;
 8005d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8005d8e:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d015      	beq.n	8005dc2 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d006      	beq.n	8005dac <osEventFlagsNew+0x3a>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	2b1f      	cmp	r3, #31
 8005da4:	d902      	bls.n	8005dac <osEventFlagsNew+0x3a>
        mem = 1;
 8005da6:	2301      	movs	r3, #1
 8005da8:	613b      	str	r3, [r7, #16]
 8005daa:	e00c      	b.n	8005dc6 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d108      	bne.n	8005dc6 <osEventFlagsNew+0x54>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d104      	bne.n	8005dc6 <osEventFlagsNew+0x54>
          mem = 0;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	613b      	str	r3, [r7, #16]
 8005dc0:	e001      	b.n	8005dc6 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d106      	bne.n	8005dda <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f000 fab3 	bl	800633c <xEventGroupCreateStatic>
 8005dd6:	6178      	str	r0, [r7, #20]
 8005dd8:	e005      	b.n	8005de6 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d102      	bne.n	8005de6 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8005de0:	f000 fae3 	bl	80063aa <xEventGroupCreate>
 8005de4:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8005de6:	697b      	ldr	r3, [r7, #20]
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3718      	adds	r7, #24
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b086      	sub	sp, #24
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d004      	beq.n	8005e0e <osEventFlagsSet+0x1e>
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d003      	beq.n	8005e16 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8005e0e:	f06f 0303 	mvn.w	r3, #3
 8005e12:	617b      	str	r3, [r7, #20]
 8005e14:	e028      	b.n	8005e68 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e16:	f3ef 8305 	mrs	r3, IPSR
 8005e1a:	60fb      	str	r3, [r7, #12]
  return(result);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d01d      	beq.n	8005e5e <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8005e22:	2300      	movs	r3, #0
 8005e24:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8005e26:	f107 0308 	add.w	r3, r7, #8
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	6839      	ldr	r1, [r7, #0]
 8005e2e:	6938      	ldr	r0, [r7, #16]
 8005e30:	f000 fb6e 	bl	8006510 <xEventGroupSetBitsFromISR>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d103      	bne.n	8005e42 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8005e3a:	f06f 0302 	mvn.w	r3, #2
 8005e3e:	617b      	str	r3, [r7, #20]
 8005e40:	e012      	b.n	8005e68 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00d      	beq.n	8005e68 <osEventFlagsSet+0x78>
 8005e4c:	4b09      	ldr	r3, [pc, #36]	; (8005e74 <osEventFlagsSet+0x84>)
 8005e4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e52:	601a      	str	r2, [r3, #0]
 8005e54:	f3bf 8f4f 	dsb	sy
 8005e58:	f3bf 8f6f 	isb	sy
 8005e5c:	e004      	b.n	8005e68 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8005e5e:	6839      	ldr	r1, [r7, #0]
 8005e60:	6938      	ldr	r0, [r7, #16]
 8005e62:	f000 fabc 	bl	80063de <xEventGroupSetBits>
 8005e66:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8005e68:	697b      	ldr	r3, [r7, #20]
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3718      	adds	r7, #24
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	e000ed04 	.word	0xe000ed04

08005e78 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b088      	sub	sp, #32
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8005e80:	2300      	movs	r3, #0
 8005e82:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e84:	f3ef 8305 	mrs	r3, IPSR
 8005e88:	60bb      	str	r3, [r7, #8]
  return(result);
 8005e8a:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d174      	bne.n	8005f7a <osMutexNew+0x102>
    if (attr != NULL) {
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d003      	beq.n	8005e9e <osMutexNew+0x26>
      type = attr->attr_bits;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	61bb      	str	r3, [r7, #24]
 8005e9c:	e001      	b.n	8005ea2 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d002      	beq.n	8005eb2 <osMutexNew+0x3a>
      rmtx = 1U;
 8005eac:	2301      	movs	r3, #1
 8005eae:	617b      	str	r3, [r7, #20]
 8005eb0:	e001      	b.n	8005eb6 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	f003 0308 	and.w	r3, r3, #8
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d15c      	bne.n	8005f7a <osMutexNew+0x102>
      mem = -1;
 8005ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ec4:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d015      	beq.n	8005ef8 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d006      	beq.n	8005ee2 <osMutexNew+0x6a>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	2b4f      	cmp	r3, #79	; 0x4f
 8005eda:	d902      	bls.n	8005ee2 <osMutexNew+0x6a>
          mem = 1;
 8005edc:	2301      	movs	r3, #1
 8005ede:	613b      	str	r3, [r7, #16]
 8005ee0:	e00c      	b.n	8005efc <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d108      	bne.n	8005efc <osMutexNew+0x84>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d104      	bne.n	8005efc <osMutexNew+0x84>
            mem = 0;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	613b      	str	r3, [r7, #16]
 8005ef6:	e001      	b.n	8005efc <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d112      	bne.n	8005f28 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d007      	beq.n	8005f18 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	2004      	movs	r0, #4
 8005f10:	f000 fd3b 	bl	800698a <xQueueCreateMutexStatic>
 8005f14:	61f8      	str	r0, [r7, #28]
 8005f16:	e016      	b.n	8005f46 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	2001      	movs	r0, #1
 8005f20:	f000 fd33 	bl	800698a <xQueueCreateMutexStatic>
 8005f24:	61f8      	str	r0, [r7, #28]
 8005f26:	e00e      	b.n	8005f46 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d10b      	bne.n	8005f46 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d004      	beq.n	8005f3e <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005f34:	2004      	movs	r0, #4
 8005f36:	f000 fd10 	bl	800695a <xQueueCreateMutex>
 8005f3a:	61f8      	str	r0, [r7, #28]
 8005f3c:	e003      	b.n	8005f46 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005f3e:	2001      	movs	r0, #1
 8005f40:	f000 fd0b 	bl	800695a <xQueueCreateMutex>
 8005f44:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00c      	beq.n	8005f66 <osMutexNew+0xee>
        if (attr != NULL) {
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d003      	beq.n	8005f5a <osMutexNew+0xe2>
          name = attr->name;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	60fb      	str	r3, [r7, #12]
 8005f58:	e001      	b.n	8005f5e <osMutexNew+0xe6>
        } else {
          name = NULL;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8005f5e:	68f9      	ldr	r1, [r7, #12]
 8005f60:	69f8      	ldr	r0, [r7, #28]
 8005f62:	f001 fcb5 	bl	80078d0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d006      	beq.n	8005f7a <osMutexNew+0x102>
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d003      	beq.n	8005f7a <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	f043 0301 	orr.w	r3, r3, #1
 8005f78:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005f7a:	69fb      	ldr	r3, [r7, #28]
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3720      	adds	r7, #32
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f023 0301 	bic.w	r3, r3, #1
 8005f94:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fa2:	f3ef 8305 	mrs	r3, IPSR
 8005fa6:	60bb      	str	r3, [r7, #8]
  return(result);
 8005fa8:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d003      	beq.n	8005fb6 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8005fae:	f06f 0305 	mvn.w	r3, #5
 8005fb2:	617b      	str	r3, [r7, #20]
 8005fb4:	e02c      	b.n	8006010 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d103      	bne.n	8005fc4 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8005fbc:	f06f 0303 	mvn.w	r3, #3
 8005fc0:	617b      	str	r3, [r7, #20]
 8005fc2:	e025      	b.n	8006010 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d011      	beq.n	8005fee <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005fca:	6839      	ldr	r1, [r7, #0]
 8005fcc:	6938      	ldr	r0, [r7, #16]
 8005fce:	f000 fd2b 	bl	8006a28 <xQueueTakeMutexRecursive>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d01b      	beq.n	8006010 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d003      	beq.n	8005fe6 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8005fde:	f06f 0301 	mvn.w	r3, #1
 8005fe2:	617b      	str	r3, [r7, #20]
 8005fe4:	e014      	b.n	8006010 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005fe6:	f06f 0302 	mvn.w	r3, #2
 8005fea:	617b      	str	r3, [r7, #20]
 8005fec:	e010      	b.n	8006010 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005fee:	6839      	ldr	r1, [r7, #0]
 8005ff0:	6938      	ldr	r0, [r7, #16]
 8005ff2:	f001 f93f 	bl	8007274 <xQueueSemaphoreTake>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d009      	beq.n	8006010 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d003      	beq.n	800600a <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8006002:	f06f 0301 	mvn.w	r3, #1
 8006006:	617b      	str	r3, [r7, #20]
 8006008:	e002      	b.n	8006010 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800600a:	f06f 0302 	mvn.w	r3, #2
 800600e:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8006010:	697b      	ldr	r3, [r7, #20]
}
 8006012:	4618      	mov	r0, r3
 8006014:	3718      	adds	r7, #24
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}

0800601a <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800601a:	b580      	push	{r7, lr}
 800601c:	b086      	sub	sp, #24
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f023 0301 	bic.w	r3, r3, #1
 8006028:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f003 0301 	and.w	r3, r3, #1
 8006030:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006032:	2300      	movs	r3, #0
 8006034:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006036:	f3ef 8305 	mrs	r3, IPSR
 800603a:	60bb      	str	r3, [r7, #8]
  return(result);
 800603c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800603e:	2b00      	cmp	r3, #0
 8006040:	d003      	beq.n	800604a <osMutexRelease+0x30>
    stat = osErrorISR;
 8006042:	f06f 0305 	mvn.w	r3, #5
 8006046:	617b      	str	r3, [r7, #20]
 8006048:	e01f      	b.n	800608a <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d103      	bne.n	8006058 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006050:	f06f 0303 	mvn.w	r3, #3
 8006054:	617b      	str	r3, [r7, #20]
 8006056:	e018      	b.n	800608a <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d009      	beq.n	8006072 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800605e:	6938      	ldr	r0, [r7, #16]
 8006060:	f000 fcae 	bl	80069c0 <xQueueGiveMutexRecursive>
 8006064:	4603      	mov	r3, r0
 8006066:	2b01      	cmp	r3, #1
 8006068:	d00f      	beq.n	800608a <osMutexRelease+0x70>
        stat = osErrorResource;
 800606a:	f06f 0302 	mvn.w	r3, #2
 800606e:	617b      	str	r3, [r7, #20]
 8006070:	e00b      	b.n	800608a <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006072:	2300      	movs	r3, #0
 8006074:	2200      	movs	r2, #0
 8006076:	2100      	movs	r1, #0
 8006078:	6938      	ldr	r0, [r7, #16]
 800607a:	f000 fd75 	bl	8006b68 <xQueueGenericSend>
 800607e:	4603      	mov	r3, r0
 8006080:	2b01      	cmp	r3, #1
 8006082:	d002      	beq.n	800608a <osMutexRelease+0x70>
        stat = osErrorResource;
 8006084:	f06f 0302 	mvn.w	r3, #2
 8006088:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800608a:	697b      	ldr	r3, [r7, #20]
}
 800608c:	4618      	mov	r0, r3
 800608e:	3718      	adds	r7, #24
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}

08006094 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006094:	b580      	push	{r7, lr}
 8006096:	b08a      	sub	sp, #40	; 0x28
 8006098:	af02      	add	r7, sp, #8
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80060a0:	2300      	movs	r3, #0
 80060a2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060a4:	f3ef 8305 	mrs	r3, IPSR
 80060a8:	613b      	str	r3, [r7, #16]
  return(result);
 80060aa:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d175      	bne.n	800619c <osSemaphoreNew+0x108>
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d072      	beq.n	800619c <osSemaphoreNew+0x108>
 80060b6:	68ba      	ldr	r2, [r7, #8]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d86e      	bhi.n	800619c <osSemaphoreNew+0x108>
    mem = -1;
 80060be:	f04f 33ff 	mov.w	r3, #4294967295
 80060c2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d015      	beq.n	80060f6 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d006      	beq.n	80060e0 <osSemaphoreNew+0x4c>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	2b4f      	cmp	r3, #79	; 0x4f
 80060d8:	d902      	bls.n	80060e0 <osSemaphoreNew+0x4c>
        mem = 1;
 80060da:	2301      	movs	r3, #1
 80060dc:	61bb      	str	r3, [r7, #24]
 80060de:	e00c      	b.n	80060fa <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d108      	bne.n	80060fa <osSemaphoreNew+0x66>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d104      	bne.n	80060fa <osSemaphoreNew+0x66>
          mem = 0;
 80060f0:	2300      	movs	r3, #0
 80060f2:	61bb      	str	r3, [r7, #24]
 80060f4:	e001      	b.n	80060fa <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80060f6:	2300      	movs	r3, #0
 80060f8:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006100:	d04c      	beq.n	800619c <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2b01      	cmp	r3, #1
 8006106:	d128      	bne.n	800615a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	2b01      	cmp	r3, #1
 800610c:	d10a      	bne.n	8006124 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	2203      	movs	r2, #3
 8006114:	9200      	str	r2, [sp, #0]
 8006116:	2200      	movs	r2, #0
 8006118:	2100      	movs	r1, #0
 800611a:	2001      	movs	r0, #1
 800611c:	f000 fb28 	bl	8006770 <xQueueGenericCreateStatic>
 8006120:	61f8      	str	r0, [r7, #28]
 8006122:	e005      	b.n	8006130 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006124:	2203      	movs	r2, #3
 8006126:	2100      	movs	r1, #0
 8006128:	2001      	movs	r0, #1
 800612a:	f000 fb99 	bl	8006860 <xQueueGenericCreate>
 800612e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d022      	beq.n	800617c <osSemaphoreNew+0xe8>
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d01f      	beq.n	800617c <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800613c:	2300      	movs	r3, #0
 800613e:	2200      	movs	r2, #0
 8006140:	2100      	movs	r1, #0
 8006142:	69f8      	ldr	r0, [r7, #28]
 8006144:	f000 fd10 	bl	8006b68 <xQueueGenericSend>
 8006148:	4603      	mov	r3, r0
 800614a:	2b01      	cmp	r3, #1
 800614c:	d016      	beq.n	800617c <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800614e:	69f8      	ldr	r0, [r7, #28]
 8006150:	f001 fa6a 	bl	8007628 <vQueueDelete>
            hSemaphore = NULL;
 8006154:	2300      	movs	r3, #0
 8006156:	61fb      	str	r3, [r7, #28]
 8006158:	e010      	b.n	800617c <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	2b01      	cmp	r3, #1
 800615e:	d108      	bne.n	8006172 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	461a      	mov	r2, r3
 8006166:	68b9      	ldr	r1, [r7, #8]
 8006168:	68f8      	ldr	r0, [r7, #12]
 800616a:	f000 fc93 	bl	8006a94 <xQueueCreateCountingSemaphoreStatic>
 800616e:	61f8      	str	r0, [r7, #28]
 8006170:	e004      	b.n	800617c <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006172:	68b9      	ldr	r1, [r7, #8]
 8006174:	68f8      	ldr	r0, [r7, #12]
 8006176:	f000 fcc4 	bl	8006b02 <xQueueCreateCountingSemaphore>
 800617a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d00c      	beq.n	800619c <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d003      	beq.n	8006190 <osSemaphoreNew+0xfc>
          name = attr->name;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	617b      	str	r3, [r7, #20]
 800618e:	e001      	b.n	8006194 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006190:	2300      	movs	r3, #0
 8006192:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006194:	6979      	ldr	r1, [r7, #20]
 8006196:	69f8      	ldr	r0, [r7, #28]
 8006198:	f001 fb9a 	bl	80078d0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800619c:	69fb      	ldr	r3, [r7, #28]
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3720      	adds	r7, #32
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
	...

080061a8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b086      	sub	sp, #24
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80061b6:	2300      	movs	r3, #0
 80061b8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d103      	bne.n	80061c8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80061c0:	f06f 0303 	mvn.w	r3, #3
 80061c4:	617b      	str	r3, [r7, #20]
 80061c6:	e039      	b.n	800623c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061c8:	f3ef 8305 	mrs	r3, IPSR
 80061cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80061ce:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d022      	beq.n	800621a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d003      	beq.n	80061e2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80061da:	f06f 0303 	mvn.w	r3, #3
 80061de:	617b      	str	r3, [r7, #20]
 80061e0:	e02c      	b.n	800623c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80061e2:	2300      	movs	r3, #0
 80061e4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80061e6:	f107 0308 	add.w	r3, r7, #8
 80061ea:	461a      	mov	r2, r3
 80061ec:	2100      	movs	r1, #0
 80061ee:	6938      	ldr	r0, [r7, #16]
 80061f0:	f001 f97c 	bl	80074ec <xQueueReceiveFromISR>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d003      	beq.n	8006202 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80061fa:	f06f 0302 	mvn.w	r3, #2
 80061fe:	617b      	str	r3, [r7, #20]
 8006200:	e01c      	b.n	800623c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d019      	beq.n	800623c <osSemaphoreAcquire+0x94>
 8006208:	4b0f      	ldr	r3, [pc, #60]	; (8006248 <osSemaphoreAcquire+0xa0>)
 800620a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800620e:	601a      	str	r2, [r3, #0]
 8006210:	f3bf 8f4f 	dsb	sy
 8006214:	f3bf 8f6f 	isb	sy
 8006218:	e010      	b.n	800623c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800621a:	6839      	ldr	r1, [r7, #0]
 800621c:	6938      	ldr	r0, [r7, #16]
 800621e:	f001 f829 	bl	8007274 <xQueueSemaphoreTake>
 8006222:	4603      	mov	r3, r0
 8006224:	2b01      	cmp	r3, #1
 8006226:	d009      	beq.n	800623c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d003      	beq.n	8006236 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800622e:	f06f 0301 	mvn.w	r3, #1
 8006232:	617b      	str	r3, [r7, #20]
 8006234:	e002      	b.n	800623c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8006236:	f06f 0302 	mvn.w	r3, #2
 800623a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800623c:	697b      	ldr	r3, [r7, #20]
}
 800623e:	4618      	mov	r0, r3
 8006240:	3718      	adds	r7, #24
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	e000ed04 	.word	0xe000ed04

0800624c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800624c:	b580      	push	{r7, lr}
 800624e:	b086      	sub	sp, #24
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006258:	2300      	movs	r3, #0
 800625a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d103      	bne.n	800626a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8006262:	f06f 0303 	mvn.w	r3, #3
 8006266:	617b      	str	r3, [r7, #20]
 8006268:	e02c      	b.n	80062c4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800626a:	f3ef 8305 	mrs	r3, IPSR
 800626e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006270:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006272:	2b00      	cmp	r3, #0
 8006274:	d01a      	beq.n	80062ac <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006276:	2300      	movs	r3, #0
 8006278:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800627a:	f107 0308 	add.w	r3, r7, #8
 800627e:	4619      	mov	r1, r3
 8006280:	6938      	ldr	r0, [r7, #16]
 8006282:	f000 fe46 	bl	8006f12 <xQueueGiveFromISR>
 8006286:	4603      	mov	r3, r0
 8006288:	2b01      	cmp	r3, #1
 800628a:	d003      	beq.n	8006294 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800628c:	f06f 0302 	mvn.w	r3, #2
 8006290:	617b      	str	r3, [r7, #20]
 8006292:	e017      	b.n	80062c4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d014      	beq.n	80062c4 <osSemaphoreRelease+0x78>
 800629a:	4b0d      	ldr	r3, [pc, #52]	; (80062d0 <osSemaphoreRelease+0x84>)
 800629c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062a0:	601a      	str	r2, [r3, #0]
 80062a2:	f3bf 8f4f 	dsb	sy
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	e00b      	b.n	80062c4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80062ac:	2300      	movs	r3, #0
 80062ae:	2200      	movs	r2, #0
 80062b0:	2100      	movs	r1, #0
 80062b2:	6938      	ldr	r0, [r7, #16]
 80062b4:	f000 fc58 	bl	8006b68 <xQueueGenericSend>
 80062b8:	4603      	mov	r3, r0
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d002      	beq.n	80062c4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80062be:	f06f 0302 	mvn.w	r3, #2
 80062c2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80062c4:	697b      	ldr	r3, [r7, #20]
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3718      	adds	r7, #24
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
 80062ce:	bf00      	nop
 80062d0:	e000ed04 	.word	0xe000ed04

080062d4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80062d4:	b480      	push	{r7}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	4a07      	ldr	r2, [pc, #28]	; (8006300 <vApplicationGetIdleTaskMemory+0x2c>)
 80062e4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	4a06      	ldr	r2, [pc, #24]	; (8006304 <vApplicationGetIdleTaskMemory+0x30>)
 80062ea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2280      	movs	r2, #128	; 0x80
 80062f0:	601a      	str	r2, [r3, #0]
}
 80062f2:	bf00      	nop
 80062f4:	3714      	adds	r7, #20
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	20025c28 	.word	0x20025c28
 8006304:	20025c94 	.word	0x20025c94

08006308 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	4a07      	ldr	r2, [pc, #28]	; (8006334 <vApplicationGetTimerTaskMemory+0x2c>)
 8006318:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	4a06      	ldr	r2, [pc, #24]	; (8006338 <vApplicationGetTimerTaskMemory+0x30>)
 800631e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006326:	601a      	str	r2, [r3, #0]
}
 8006328:	bf00      	nop
 800632a:	3714      	adds	r7, #20
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr
 8006334:	20025e94 	.word	0x20025e94
 8006338:	20025f00 	.word	0x20025f00

0800633c <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800633c:	b580      	push	{r7, lr}
 800633e:	b086      	sub	sp, #24
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d10a      	bne.n	8006360 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800634a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800634e:	f383 8811 	msr	BASEPRI, r3
 8006352:	f3bf 8f6f 	isb	sy
 8006356:	f3bf 8f4f 	dsb	sy
 800635a:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800635c:	bf00      	nop
 800635e:	e7fe      	b.n	800635e <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8006360:	2320      	movs	r3, #32
 8006362:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	2b20      	cmp	r3, #32
 8006368:	d00a      	beq.n	8006380 <xEventGroupCreateStatic+0x44>
	__asm volatile
 800636a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800636e:	f383 8811 	msr	BASEPRI, r3
 8006372:	f3bf 8f6f 	isb	sy
 8006376:	f3bf 8f4f 	dsb	sy
 800637a:	60fb      	str	r3, [r7, #12]
}
 800637c:	bf00      	nop
 800637e:	e7fe      	b.n	800637e <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00a      	beq.n	80063a0 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	2200      	movs	r2, #0
 800638e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	3304      	adds	r3, #4
 8006394:	4618      	mov	r0, r3
 8006396:	f000 f8cf 	bl	8006538 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	2201      	movs	r2, #1
 800639e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80063a0:	697b      	ldr	r3, [r7, #20]
	}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3718      	adds	r7, #24
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}

080063aa <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80063aa:	b580      	push	{r7, lr}
 80063ac:	b082      	sub	sp, #8
 80063ae:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80063b0:	2020      	movs	r0, #32
 80063b2:	f003 fae9 	bl	8009988 <pvPortMalloc>
 80063b6:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00a      	beq.n	80063d4 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	3304      	adds	r3, #4
 80063c8:	4618      	mov	r0, r3
 80063ca:	f000 f8b5 	bl	8006538 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80063d4:	687b      	ldr	r3, [r7, #4]
	}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3708      	adds	r7, #8
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b08e      	sub	sp, #56	; 0x38
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
 80063e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80063e8:	2300      	movs	r3, #0
 80063ea:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 80063f0:	2300      	movs	r3, #0
 80063f2:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10a      	bne.n	8006410 <xEventGroupSetBits+0x32>
	__asm volatile
 80063fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fe:	f383 8811 	msr	BASEPRI, r3
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	613b      	str	r3, [r7, #16]
}
 800640c:	bf00      	nop
 800640e:	e7fe      	b.n	800640e <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d00a      	beq.n	8006430 <xEventGroupSetBits+0x52>
	__asm volatile
 800641a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800641e:	f383 8811 	msr	BASEPRI, r3
 8006422:	f3bf 8f6f 	isb	sy
 8006426:	f3bf 8f4f 	dsb	sy
 800642a:	60fb      	str	r3, [r7, #12]
}
 800642c:	bf00      	nop
 800642e:	e7fe      	b.n	800642e <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8006430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006432:	3304      	adds	r3, #4
 8006434:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006438:	3308      	adds	r3, #8
 800643a:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800643c:	f001 fd4c 	bl	8007ed8 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8006440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8006446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	431a      	orrs	r2, r3
 800644e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006450:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8006452:	e03c      	b.n	80064ce <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8006454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800645a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8006460:	2300      	movs	r3, #0
 8006462:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8006464:	69bb      	ldr	r3, [r7, #24]
 8006466:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800646a:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800646c:	69bb      	ldr	r3, [r7, #24]
 800646e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006472:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d108      	bne.n	8006490 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800647e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	4013      	ands	r3, r2
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00b      	beq.n	80064a2 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 800648a:	2301      	movs	r3, #1
 800648c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800648e:	e008      	b.n	80064a2 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8006490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	4013      	ands	r3, r2
 8006498:	69ba      	ldr	r2, [r7, #24]
 800649a:	429a      	cmp	r2, r3
 800649c:	d101      	bne.n	80064a2 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800649e:	2301      	movs	r3, #1
 80064a0:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80064a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d010      	beq.n	80064ca <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d003      	beq.n	80064ba <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80064b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80064ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80064c2:	4619      	mov	r1, r3
 80064c4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80064c6:	f001 ffc1 	bl	800844c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80064ca:	69fb      	ldr	r3, [r7, #28]
 80064cc:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 80064ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064d0:	6a3b      	ldr	r3, [r7, #32]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d1be      	bne.n	8006454 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80064d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064dc:	43db      	mvns	r3, r3
 80064de:	401a      	ands	r2, r3
 80064e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e2:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80064e4:	f001 fd06 	bl	8007ef4 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80064e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ea:	681b      	ldr	r3, [r3, #0]
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3738      	adds	r7, #56	; 0x38
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80064fe:	6839      	ldr	r1, [r7, #0]
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f7ff ff6c 	bl	80063de <xEventGroupSetBits>
}
 8006506:	bf00      	nop
 8006508:	3708      	adds	r7, #8
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
	...

08006510 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006510:	b580      	push	{r7, lr}
 8006512:	b086      	sub	sp, #24
 8006514:	af00      	add	r7, sp, #0
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	60b9      	str	r1, [r7, #8]
 800651a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	68ba      	ldr	r2, [r7, #8]
 8006520:	68f9      	ldr	r1, [r7, #12]
 8006522:	4804      	ldr	r0, [pc, #16]	; (8006534 <xEventGroupSetBitsFromISR+0x24>)
 8006524:	f002 ffc4 	bl	80094b0 <xTimerPendFunctionCallFromISR>
 8006528:	6178      	str	r0, [r7, #20]

		return xReturn;
 800652a:	697b      	ldr	r3, [r7, #20]
	}
 800652c:	4618      	mov	r0, r3
 800652e:	3718      	adds	r7, #24
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}
 8006534:	080064f5 	.word	0x080064f5

08006538 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f103 0208 	add.w	r2, r3, #8
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f04f 32ff 	mov.w	r2, #4294967295
 8006550:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f103 0208 	add.w	r2, r3, #8
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	f103 0208 	add.w	r2, r3, #8
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800656c:	bf00      	nop
 800656e:	370c      	adds	r7, #12
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006578:	b480      	push	{r7}
 800657a:	b083      	sub	sp, #12
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006586:	bf00      	nop
 8006588:	370c      	adds	r7, #12
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr

08006592 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006592:	b480      	push	{r7}
 8006594:	b085      	sub	sp, #20
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
 800659a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	68fa      	ldr	r2, [r7, #12]
 80065a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	689a      	ldr	r2, [r3, #8]
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	683a      	ldr	r2, [r7, #0]
 80065b6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	683a      	ldr	r2, [r7, #0]
 80065bc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	1c5a      	adds	r2, r3, #1
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	601a      	str	r2, [r3, #0]
}
 80065ce:	bf00      	nop
 80065d0:	3714      	adds	r7, #20
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr

080065da <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80065da:	b480      	push	{r7}
 80065dc:	b085      	sub	sp, #20
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
 80065e2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f0:	d103      	bne.n	80065fa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	60fb      	str	r3, [r7, #12]
 80065f8:	e00c      	b.n	8006614 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	3308      	adds	r3, #8
 80065fe:	60fb      	str	r3, [r7, #12]
 8006600:	e002      	b.n	8006608 <vListInsert+0x2e>
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	60fb      	str	r3, [r7, #12]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	68ba      	ldr	r2, [r7, #8]
 8006610:	429a      	cmp	r2, r3
 8006612:	d2f6      	bcs.n	8006602 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	685a      	ldr	r2, [r3, #4]
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	683a      	ldr	r2, [r7, #0]
 8006622:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	68fa      	ldr	r2, [r7, #12]
 8006628:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	1c5a      	adds	r2, r3, #1
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	601a      	str	r2, [r3, #0]
}
 8006640:	bf00      	nop
 8006642:	3714      	adds	r7, #20
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800664c:	b480      	push	{r7}
 800664e:	b085      	sub	sp, #20
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	6892      	ldr	r2, [r2, #8]
 8006662:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	687a      	ldr	r2, [r7, #4]
 800666a:	6852      	ldr	r2, [r2, #4]
 800666c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	687a      	ldr	r2, [r7, #4]
 8006674:	429a      	cmp	r2, r3
 8006676:	d103      	bne.n	8006680 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	689a      	ldr	r2, [r3, #8]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	1e5a      	subs	r2, r3, #1
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
}
 8006694:	4618      	mov	r0, r3
 8006696:	3714      	adds	r7, #20
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b084      	sub	sp, #16
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d10a      	bne.n	80066ca <xQueueGenericReset+0x2a>
	__asm volatile
 80066b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b8:	f383 8811 	msr	BASEPRI, r3
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	60bb      	str	r3, [r7, #8]
}
 80066c6:	bf00      	nop
 80066c8:	e7fe      	b.n	80066c8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80066ca:	f003 f83b 	bl	8009744 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066d6:	68f9      	ldr	r1, [r7, #12]
 80066d8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80066da:	fb01 f303 	mul.w	r3, r1, r3
 80066de:	441a      	add	r2, r3
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066fa:	3b01      	subs	r3, #1
 80066fc:	68f9      	ldr	r1, [r7, #12]
 80066fe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006700:	fb01 f303 	mul.w	r3, r1, r3
 8006704:	441a      	add	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	22ff      	movs	r2, #255	; 0xff
 800670e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	22ff      	movs	r2, #255	; 0xff
 8006716:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d114      	bne.n	800674a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d01a      	beq.n	800675e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	3310      	adds	r3, #16
 800672c:	4618      	mov	r0, r3
 800672e:	f001 fe25 	bl	800837c <xTaskRemoveFromEventList>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d012      	beq.n	800675e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006738:	4b0c      	ldr	r3, [pc, #48]	; (800676c <xQueueGenericReset+0xcc>)
 800673a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800673e:	601a      	str	r2, [r3, #0]
 8006740:	f3bf 8f4f 	dsb	sy
 8006744:	f3bf 8f6f 	isb	sy
 8006748:	e009      	b.n	800675e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	3310      	adds	r3, #16
 800674e:	4618      	mov	r0, r3
 8006750:	f7ff fef2 	bl	8006538 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	3324      	adds	r3, #36	; 0x24
 8006758:	4618      	mov	r0, r3
 800675a:	f7ff feed 	bl	8006538 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800675e:	f003 f821 	bl	80097a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006762:	2301      	movs	r3, #1
}
 8006764:	4618      	mov	r0, r3
 8006766:	3710      	adds	r7, #16
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	e000ed04 	.word	0xe000ed04

08006770 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006770:	b580      	push	{r7, lr}
 8006772:	b08e      	sub	sp, #56	; 0x38
 8006774:	af02      	add	r7, sp, #8
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
 800677c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10a      	bne.n	800679a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006788:	f383 8811 	msr	BASEPRI, r3
 800678c:	f3bf 8f6f 	isb	sy
 8006790:	f3bf 8f4f 	dsb	sy
 8006794:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006796:	bf00      	nop
 8006798:	e7fe      	b.n	8006798 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d10a      	bne.n	80067b6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80067a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a4:	f383 8811 	msr	BASEPRI, r3
 80067a8:	f3bf 8f6f 	isb	sy
 80067ac:	f3bf 8f4f 	dsb	sy
 80067b0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80067b2:	bf00      	nop
 80067b4:	e7fe      	b.n	80067b4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d002      	beq.n	80067c2 <xQueueGenericCreateStatic+0x52>
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d001      	beq.n	80067c6 <xQueueGenericCreateStatic+0x56>
 80067c2:	2301      	movs	r3, #1
 80067c4:	e000      	b.n	80067c8 <xQueueGenericCreateStatic+0x58>
 80067c6:	2300      	movs	r3, #0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d10a      	bne.n	80067e2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80067cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d0:	f383 8811 	msr	BASEPRI, r3
 80067d4:	f3bf 8f6f 	isb	sy
 80067d8:	f3bf 8f4f 	dsb	sy
 80067dc:	623b      	str	r3, [r7, #32]
}
 80067de:	bf00      	nop
 80067e0:	e7fe      	b.n	80067e0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d102      	bne.n	80067ee <xQueueGenericCreateStatic+0x7e>
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <xQueueGenericCreateStatic+0x82>
 80067ee:	2301      	movs	r3, #1
 80067f0:	e000      	b.n	80067f4 <xQueueGenericCreateStatic+0x84>
 80067f2:	2300      	movs	r3, #0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d10a      	bne.n	800680e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80067f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067fc:	f383 8811 	msr	BASEPRI, r3
 8006800:	f3bf 8f6f 	isb	sy
 8006804:	f3bf 8f4f 	dsb	sy
 8006808:	61fb      	str	r3, [r7, #28]
}
 800680a:	bf00      	nop
 800680c:	e7fe      	b.n	800680c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800680e:	2350      	movs	r3, #80	; 0x50
 8006810:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	2b50      	cmp	r3, #80	; 0x50
 8006816:	d00a      	beq.n	800682e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800681c:	f383 8811 	msr	BASEPRI, r3
 8006820:	f3bf 8f6f 	isb	sy
 8006824:	f3bf 8f4f 	dsb	sy
 8006828:	61bb      	str	r3, [r7, #24]
}
 800682a:	bf00      	nop
 800682c:	e7fe      	b.n	800682c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800682e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006836:	2b00      	cmp	r3, #0
 8006838:	d00d      	beq.n	8006856 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800683a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800683c:	2201      	movs	r2, #1
 800683e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006842:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006848:	9300      	str	r3, [sp, #0]
 800684a:	4613      	mov	r3, r2
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	68b9      	ldr	r1, [r7, #8]
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f000 f83f 	bl	80068d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006858:	4618      	mov	r0, r3
 800685a:	3730      	adds	r7, #48	; 0x30
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006860:	b580      	push	{r7, lr}
 8006862:	b08a      	sub	sp, #40	; 0x28
 8006864:	af02      	add	r7, sp, #8
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	4613      	mov	r3, r2
 800686c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d10a      	bne.n	800688a <xQueueGenericCreate+0x2a>
	__asm volatile
 8006874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006878:	f383 8811 	msr	BASEPRI, r3
 800687c:	f3bf 8f6f 	isb	sy
 8006880:	f3bf 8f4f 	dsb	sy
 8006884:	613b      	str	r3, [r7, #16]
}
 8006886:	bf00      	nop
 8006888:	e7fe      	b.n	8006888 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	68ba      	ldr	r2, [r7, #8]
 800688e:	fb02 f303 	mul.w	r3, r2, r3
 8006892:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	3350      	adds	r3, #80	; 0x50
 8006898:	4618      	mov	r0, r3
 800689a:	f003 f875 	bl	8009988 <pvPortMalloc>
 800689e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d011      	beq.n	80068ca <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	3350      	adds	r3, #80	; 0x50
 80068ae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80068b0:	69bb      	ldr	r3, [r7, #24]
 80068b2:	2200      	movs	r2, #0
 80068b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80068b8:	79fa      	ldrb	r2, [r7, #7]
 80068ba:	69bb      	ldr	r3, [r7, #24]
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	4613      	mov	r3, r2
 80068c0:	697a      	ldr	r2, [r7, #20]
 80068c2:	68b9      	ldr	r1, [r7, #8]
 80068c4:	68f8      	ldr	r0, [r7, #12]
 80068c6:	f000 f805 	bl	80068d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80068ca:	69bb      	ldr	r3, [r7, #24]
	}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3720      	adds	r7, #32
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	607a      	str	r2, [r7, #4]
 80068e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d103      	bne.n	80068f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	69ba      	ldr	r2, [r7, #24]
 80068ec:	601a      	str	r2, [r3, #0]
 80068ee:	e002      	b.n	80068f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80068f0:	69bb      	ldr	r3, [r7, #24]
 80068f2:	687a      	ldr	r2, [r7, #4]
 80068f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	68ba      	ldr	r2, [r7, #8]
 8006900:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006902:	2101      	movs	r1, #1
 8006904:	69b8      	ldr	r0, [r7, #24]
 8006906:	f7ff fecb 	bl	80066a0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	78fa      	ldrb	r2, [r7, #3]
 800690e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 8006912:	78fb      	ldrb	r3, [r7, #3]
 8006914:	68ba      	ldr	r2, [r7, #8]
 8006916:	68f9      	ldr	r1, [r7, #12]
 8006918:	2073      	movs	r0, #115	; 0x73
 800691a:	f003 fef9 	bl	800a710 <SEGGER_SYSVIEW_RecordU32x3>
}
 800691e:	bf00      	nop
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006926:	b580      	push	{r7, lr}
 8006928:	b082      	sub	sp, #8
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00e      	beq.n	8006952 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006946:	2300      	movs	r3, #0
 8006948:	2200      	movs	r2, #0
 800694a:	2100      	movs	r1, #0
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 f90b 	bl	8006b68 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006952:	bf00      	nop
 8006954:	3708      	adds	r7, #8
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800695a:	b580      	push	{r7, lr}
 800695c:	b086      	sub	sp, #24
 800695e:	af00      	add	r7, sp, #0
 8006960:	4603      	mov	r3, r0
 8006962:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006964:	2301      	movs	r3, #1
 8006966:	617b      	str	r3, [r7, #20]
 8006968:	2300      	movs	r3, #0
 800696a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800696c:	79fb      	ldrb	r3, [r7, #7]
 800696e:	461a      	mov	r2, r3
 8006970:	6939      	ldr	r1, [r7, #16]
 8006972:	6978      	ldr	r0, [r7, #20]
 8006974:	f7ff ff74 	bl	8006860 <xQueueGenericCreate>
 8006978:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f7ff ffd3 	bl	8006926 <prvInitialiseMutex>

		return xNewQueue;
 8006980:	68fb      	ldr	r3, [r7, #12]
	}
 8006982:	4618      	mov	r0, r3
 8006984:	3718      	adds	r7, #24
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800698a:	b580      	push	{r7, lr}
 800698c:	b088      	sub	sp, #32
 800698e:	af02      	add	r7, sp, #8
 8006990:	4603      	mov	r3, r0
 8006992:	6039      	str	r1, [r7, #0]
 8006994:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006996:	2301      	movs	r3, #1
 8006998:	617b      	str	r3, [r7, #20]
 800699a:	2300      	movs	r3, #0
 800699c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800699e:	79fb      	ldrb	r3, [r7, #7]
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	2200      	movs	r2, #0
 80069a6:	6939      	ldr	r1, [r7, #16]
 80069a8:	6978      	ldr	r0, [r7, #20]
 80069aa:	f7ff fee1 	bl	8006770 <xQueueGenericCreateStatic>
 80069ae:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80069b0:	68f8      	ldr	r0, [r7, #12]
 80069b2:	f7ff ffb8 	bl	8006926 <prvInitialiseMutex>

		return xNewQueue;
 80069b6:	68fb      	ldr	r3, [r7, #12]
	}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3718      	adds	r7, #24
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80069c0:	b590      	push	{r4, r7, lr}
 80069c2:	b087      	sub	sp, #28
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10a      	bne.n	80069e8 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 80069d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d6:	f383 8811 	msr	BASEPRI, r3
 80069da:	f3bf 8f6f 	isb	sy
 80069de:	f3bf 8f4f 	dsb	sy
 80069e2:	60fb      	str	r3, [r7, #12]
}
 80069e4:	bf00      	nop
 80069e6:	e7fe      	b.n	80069e6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	689c      	ldr	r4, [r3, #8]
 80069ec:	f001 ff26 	bl	800883c <xTaskGetCurrentTaskHandle>
 80069f0:	4603      	mov	r3, r0
 80069f2:	429c      	cmp	r4, r3
 80069f4:	d111      	bne.n	8006a1a <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	1e5a      	subs	r2, r3, #1
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	68db      	ldr	r3, [r3, #12]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d105      	bne.n	8006a14 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006a08:	2300      	movs	r3, #0
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	2100      	movs	r1, #0
 8006a0e:	6938      	ldr	r0, [r7, #16]
 8006a10:	f000 f8aa 	bl	8006b68 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006a14:	2301      	movs	r3, #1
 8006a16:	617b      	str	r3, [r7, #20]
 8006a18:	e001      	b.n	8006a1e <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006a1e:	697b      	ldr	r3, [r7, #20]
	}
 8006a20:	4618      	mov	r0, r3
 8006a22:	371c      	adds	r7, #28
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd90      	pop	{r4, r7, pc}

08006a28 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006a28:	b590      	push	{r4, r7, lr}
 8006a2a:	b087      	sub	sp, #28
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d10a      	bne.n	8006a52 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8006a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a40:	f383 8811 	msr	BASEPRI, r3
 8006a44:	f3bf 8f6f 	isb	sy
 8006a48:	f3bf 8f4f 	dsb	sy
 8006a4c:	60fb      	str	r3, [r7, #12]
}
 8006a4e:	bf00      	nop
 8006a50:	e7fe      	b.n	8006a50 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	689c      	ldr	r4, [r3, #8]
 8006a56:	f001 fef1 	bl	800883c <xTaskGetCurrentTaskHandle>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	429c      	cmp	r4, r3
 8006a5e:	d107      	bne.n	8006a70 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	1c5a      	adds	r2, r3, #1
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	617b      	str	r3, [r7, #20]
 8006a6e:	e00c      	b.n	8006a8a <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006a70:	6839      	ldr	r1, [r7, #0]
 8006a72:	6938      	ldr	r0, [r7, #16]
 8006a74:	f000 fbfe 	bl	8007274 <xQueueSemaphoreTake>
 8006a78:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d004      	beq.n	8006a8a <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	68db      	ldr	r3, [r3, #12]
 8006a84:	1c5a      	adds	r2, r3, #1
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006a8a:	697b      	ldr	r3, [r7, #20]
	}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	371c      	adds	r7, #28
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd90      	pop	{r4, r7, pc}

08006a94 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b08a      	sub	sp, #40	; 0x28
 8006a98:	af02      	add	r7, sp, #8
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d10a      	bne.n	8006abc <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8006aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aaa:	f383 8811 	msr	BASEPRI, r3
 8006aae:	f3bf 8f6f 	isb	sy
 8006ab2:	f3bf 8f4f 	dsb	sy
 8006ab6:	61bb      	str	r3, [r7, #24]
}
 8006ab8:	bf00      	nop
 8006aba:	e7fe      	b.n	8006aba <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006abc:	68ba      	ldr	r2, [r7, #8]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	d90a      	bls.n	8006ada <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8006ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ac8:	f383 8811 	msr	BASEPRI, r3
 8006acc:	f3bf 8f6f 	isb	sy
 8006ad0:	f3bf 8f4f 	dsb	sy
 8006ad4:	617b      	str	r3, [r7, #20]
}
 8006ad6:	bf00      	nop
 8006ad8:	e7fe      	b.n	8006ad8 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006ada:	2302      	movs	r3, #2
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	2100      	movs	r1, #0
 8006ae4:	68f8      	ldr	r0, [r7, #12]
 8006ae6:	f7ff fe43 	bl	8006770 <xQueueGenericCreateStatic>
 8006aea:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006aec:	69fb      	ldr	r3, [r7, #28]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d002      	beq.n	8006af8 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006af2:	69fb      	ldr	r3, [r7, #28]
 8006af4:	68ba      	ldr	r2, [r7, #8]
 8006af6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006af8:	69fb      	ldr	r3, [r7, #28]
	}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3720      	adds	r7, #32
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}

08006b02 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b086      	sub	sp, #24
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
 8006b0a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10a      	bne.n	8006b28 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8006b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b16:	f383 8811 	msr	BASEPRI, r3
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	f3bf 8f4f 	dsb	sy
 8006b22:	613b      	str	r3, [r7, #16]
}
 8006b24:	bf00      	nop
 8006b26:	e7fe      	b.n	8006b26 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006b28:	683a      	ldr	r2, [r7, #0]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d90a      	bls.n	8006b46 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8006b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b34:	f383 8811 	msr	BASEPRI, r3
 8006b38:	f3bf 8f6f 	isb	sy
 8006b3c:	f3bf 8f4f 	dsb	sy
 8006b40:	60fb      	str	r3, [r7, #12]
}
 8006b42:	bf00      	nop
 8006b44:	e7fe      	b.n	8006b44 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006b46:	2202      	movs	r2, #2
 8006b48:	2100      	movs	r1, #0
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7ff fe88 	bl	8006860 <xQueueGenericCreate>
 8006b50:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d002      	beq.n	8006b5e <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	683a      	ldr	r2, [r7, #0]
 8006b5c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006b5e:	697b      	ldr	r3, [r7, #20]
	}
 8006b60:	4618      	mov	r0, r3
 8006b62:	3718      	adds	r7, #24
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bd80      	pop	{r7, pc}

08006b68 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b090      	sub	sp, #64	; 0x40
 8006b6c:	af02      	add	r7, sp, #8
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	607a      	str	r2, [r7, #4]
 8006b74:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006b76:	2300      	movs	r3, #0
 8006b78:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d10a      	bne.n	8006b9a <xQueueGenericSend+0x32>
	__asm volatile
 8006b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b88:	f383 8811 	msr	BASEPRI, r3
 8006b8c:	f3bf 8f6f 	isb	sy
 8006b90:	f3bf 8f4f 	dsb	sy
 8006b94:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006b96:	bf00      	nop
 8006b98:	e7fe      	b.n	8006b98 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d103      	bne.n	8006ba8 <xQueueGenericSend+0x40>
 8006ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d101      	bne.n	8006bac <xQueueGenericSend+0x44>
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e000      	b.n	8006bae <xQueueGenericSend+0x46>
 8006bac:	2300      	movs	r3, #0
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10a      	bne.n	8006bc8 <xQueueGenericSend+0x60>
	__asm volatile
 8006bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb6:	f383 8811 	msr	BASEPRI, r3
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	f3bf 8f4f 	dsb	sy
 8006bc2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006bc4:	bf00      	nop
 8006bc6:	e7fe      	b.n	8006bc6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	2b02      	cmp	r3, #2
 8006bcc:	d103      	bne.n	8006bd6 <xQueueGenericSend+0x6e>
 8006bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d101      	bne.n	8006bda <xQueueGenericSend+0x72>
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e000      	b.n	8006bdc <xQueueGenericSend+0x74>
 8006bda:	2300      	movs	r3, #0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d10a      	bne.n	8006bf6 <xQueueGenericSend+0x8e>
	__asm volatile
 8006be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be4:	f383 8811 	msr	BASEPRI, r3
 8006be8:	f3bf 8f6f 	isb	sy
 8006bec:	f3bf 8f4f 	dsb	sy
 8006bf0:	623b      	str	r3, [r7, #32]
}
 8006bf2:	bf00      	nop
 8006bf4:	e7fe      	b.n	8006bf4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006bf6:	f001 fe31 	bl	800885c <xTaskGetSchedulerState>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d102      	bne.n	8006c06 <xQueueGenericSend+0x9e>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d101      	bne.n	8006c0a <xQueueGenericSend+0xa2>
 8006c06:	2301      	movs	r3, #1
 8006c08:	e000      	b.n	8006c0c <xQueueGenericSend+0xa4>
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10a      	bne.n	8006c26 <xQueueGenericSend+0xbe>
	__asm volatile
 8006c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	61fb      	str	r3, [r7, #28]
}
 8006c22:	bf00      	nop
 8006c24:	e7fe      	b.n	8006c24 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c26:	f002 fd8d 	bl	8009744 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d302      	bcc.n	8006c3c <xQueueGenericSend+0xd4>
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	2b02      	cmp	r3, #2
 8006c3a:	d136      	bne.n	8006caa <xQueueGenericSend+0x142>
			{
				traceQUEUE_SEND( pxQueue );
 8006c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f004 fad2 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8006c44:	68ba      	ldr	r2, [r7, #8]
 8006c46:	6879      	ldr	r1, [r7, #4]
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	4601      	mov	r1, r0
 8006c50:	205a      	movs	r0, #90	; 0x5a
 8006c52:	f003 fdd3 	bl	800a7fc <SEGGER_SYSVIEW_RecordU32x4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006c56:	683a      	ldr	r2, [r7, #0]
 8006c58:	68b9      	ldr	r1, [r7, #8]
 8006c5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c5c:	f000 fd28 	bl	80076b0 <prvCopyDataToQueue>
 8006c60:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d010      	beq.n	8006c8c <xQueueGenericSend+0x124>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c6c:	3324      	adds	r3, #36	; 0x24
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f001 fb84 	bl	800837c <xTaskRemoveFromEventList>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d013      	beq.n	8006ca2 <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006c7a:	4b4d      	ldr	r3, [pc, #308]	; (8006db0 <xQueueGenericSend+0x248>)
 8006c7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c80:	601a      	str	r2, [r3, #0]
 8006c82:	f3bf 8f4f 	dsb	sy
 8006c86:	f3bf 8f6f 	isb	sy
 8006c8a:	e00a      	b.n	8006ca2 <xQueueGenericSend+0x13a>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d007      	beq.n	8006ca2 <xQueueGenericSend+0x13a>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006c92:	4b47      	ldr	r3, [pc, #284]	; (8006db0 <xQueueGenericSend+0x248>)
 8006c94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c98:	601a      	str	r2, [r3, #0]
 8006c9a:	f3bf 8f4f 	dsb	sy
 8006c9e:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006ca2:	f002 fd7f 	bl	80097a4 <vPortExitCritical>
				return pdPASS;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e07d      	b.n	8006da6 <xQueueGenericSend+0x23e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d110      	bne.n	8006cd2 <xQueueGenericSend+0x16a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006cb0:	f002 fd78 	bl	80097a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 8006cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f004 fa96 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8006cbc:	68ba      	ldr	r2, [r7, #8]
 8006cbe:	6879      	ldr	r1, [r7, #4]
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	9300      	str	r3, [sp, #0]
 8006cc4:	460b      	mov	r3, r1
 8006cc6:	4601      	mov	r1, r0
 8006cc8:	205a      	movs	r0, #90	; 0x5a
 8006cca:	f003 fd97 	bl	800a7fc <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	e069      	b.n	8006da6 <xQueueGenericSend+0x23e>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d106      	bne.n	8006ce6 <xQueueGenericSend+0x17e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006cd8:	f107 0314 	add.w	r3, r7, #20
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f001 fc1b 	bl	8008518 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ce6:	f002 fd5d 	bl	80097a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006cea:	f001 f8f5 	bl	8007ed8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006cee:	f002 fd29 	bl	8009744 <vPortEnterCritical>
 8006cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cf4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006cf8:	b25b      	sxtb	r3, r3
 8006cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cfe:	d103      	bne.n	8006d08 <xQueueGenericSend+0x1a0>
 8006d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d02:	2200      	movs	r2, #0
 8006d04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d0e:	b25b      	sxtb	r3, r3
 8006d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d14:	d103      	bne.n	8006d1e <xQueueGenericSend+0x1b6>
 8006d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d1e:	f002 fd41 	bl	80097a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d22:	1d3a      	adds	r2, r7, #4
 8006d24:	f107 0314 	add.w	r3, r7, #20
 8006d28:	4611      	mov	r1, r2
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f001 fc0a 	bl	8008544 <xTaskCheckForTimeOut>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d124      	bne.n	8006d80 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006d36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d38:	f000 fdb2 	bl	80078a0 <prvIsQueueFull>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d018      	beq.n	8006d74 <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d44:	3310      	adds	r3, #16
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	4611      	mov	r1, r2
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f001 fac4 	bl	80082d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006d50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d52:	f000 fd3d 	bl	80077d0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006d56:	f001 f8cd 	bl	8007ef4 <xTaskResumeAll>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f47f af62 	bne.w	8006c26 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006d62:	4b13      	ldr	r3, [pc, #76]	; (8006db0 <xQueueGenericSend+0x248>)
 8006d64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d68:	601a      	str	r2, [r3, #0]
 8006d6a:	f3bf 8f4f 	dsb	sy
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	e758      	b.n	8006c26 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006d74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d76:	f000 fd2b 	bl	80077d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d7a:	f001 f8bb 	bl	8007ef4 <xTaskResumeAll>
 8006d7e:	e752      	b.n	8006c26 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006d80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d82:	f000 fd25 	bl	80077d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d86:	f001 f8b5 	bl	8007ef4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8006d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f004 fa2b 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8006d92:	68ba      	ldr	r2, [r7, #8]
 8006d94:	6879      	ldr	r1, [r7, #4]
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	9300      	str	r3, [sp, #0]
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	4601      	mov	r1, r0
 8006d9e:	205a      	movs	r0, #90	; 0x5a
 8006da0:	f003 fd2c 	bl	800a7fc <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 8006da4:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3738      	adds	r7, #56	; 0x38
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	e000ed04 	.word	0xe000ed04

08006db4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b090      	sub	sp, #64	; 0x40
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	607a      	str	r2, [r7, #4]
 8006dc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d10a      	bne.n	8006de2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dd0:	f383 8811 	msr	BASEPRI, r3
 8006dd4:	f3bf 8f6f 	isb	sy
 8006dd8:	f3bf 8f4f 	dsb	sy
 8006ddc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006dde:	bf00      	nop
 8006de0:	e7fe      	b.n	8006de0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d103      	bne.n	8006df0 <xQueueGenericSendFromISR+0x3c>
 8006de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d101      	bne.n	8006df4 <xQueueGenericSendFromISR+0x40>
 8006df0:	2301      	movs	r3, #1
 8006df2:	e000      	b.n	8006df6 <xQueueGenericSendFromISR+0x42>
 8006df4:	2300      	movs	r3, #0
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d10a      	bne.n	8006e10 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dfe:	f383 8811 	msr	BASEPRI, r3
 8006e02:	f3bf 8f6f 	isb	sy
 8006e06:	f3bf 8f4f 	dsb	sy
 8006e0a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006e0c:	bf00      	nop
 8006e0e:	e7fe      	b.n	8006e0e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d103      	bne.n	8006e1e <xQueueGenericSendFromISR+0x6a>
 8006e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d101      	bne.n	8006e22 <xQueueGenericSendFromISR+0x6e>
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e000      	b.n	8006e24 <xQueueGenericSendFromISR+0x70>
 8006e22:	2300      	movs	r3, #0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d10a      	bne.n	8006e3e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e2c:	f383 8811 	msr	BASEPRI, r3
 8006e30:	f3bf 8f6f 	isb	sy
 8006e34:	f3bf 8f4f 	dsb	sy
 8006e38:	623b      	str	r3, [r7, #32]
}
 8006e3a:	bf00      	nop
 8006e3c:	e7fe      	b.n	8006e3c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006e3e:	f002 fd63 	bl	8009908 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006e42:	f3ef 8211 	mrs	r2, BASEPRI
 8006e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e4a:	f383 8811 	msr	BASEPRI, r3
 8006e4e:	f3bf 8f6f 	isb	sy
 8006e52:	f3bf 8f4f 	dsb	sy
 8006e56:	61fa      	str	r2, [r7, #28]
 8006e58:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006e5a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e5c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d302      	bcc.n	8006e70 <xQueueGenericSendFromISR+0xbc>
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d139      	bne.n	8006ee4 <xQueueGenericSendFromISR+0x130>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e7e:	62fb      	str	r3, [r7, #44]	; 0x2c

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8006e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e82:	4618      	mov	r0, r3
 8006e84:	f004 f9b0 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8006e88:	4601      	mov	r1, r0
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	461a      	mov	r2, r3
 8006e8e:	2060      	movs	r0, #96	; 0x60
 8006e90:	f003 fbe4 	bl	800a65c <SEGGER_SYSVIEW_RecordU32x2>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006e94:	683a      	ldr	r2, [r7, #0]
 8006e96:	68b9      	ldr	r1, [r7, #8]
 8006e98:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006e9a:	f000 fc09 	bl	80076b0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006e9e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea6:	d112      	bne.n	8006ece <xQueueGenericSendFromISR+0x11a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d016      	beq.n	8006ede <xQueueGenericSendFromISR+0x12a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb2:	3324      	adds	r3, #36	; 0x24
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f001 fa61 	bl	800837c <xTaskRemoveFromEventList>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00e      	beq.n	8006ede <xQueueGenericSendFromISR+0x12a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00b      	beq.n	8006ede <xQueueGenericSendFromISR+0x12a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	601a      	str	r2, [r3, #0]
 8006ecc:	e007      	b.n	8006ede <xQueueGenericSendFromISR+0x12a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ece:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	b2db      	uxtb	r3, r3
 8006ed6:	b25a      	sxtb	r2, r3
 8006ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006ee2:	e00b      	b.n	8006efc <xQueueGenericSendFromISR+0x148>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8006ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f004 f97e 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8006eec:	4601      	mov	r1, r0
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	2060      	movs	r0, #96	; 0x60
 8006ef4:	f003 fbb2 	bl	800a65c <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006efe:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006f06:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006f08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3740      	adds	r7, #64	; 0x40
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b08e      	sub	sp, #56	; 0x38
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
 8006f1a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d10a      	bne.n	8006f3c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f2a:	f383 8811 	msr	BASEPRI, r3
 8006f2e:	f3bf 8f6f 	isb	sy
 8006f32:	f3bf 8f4f 	dsb	sy
 8006f36:	623b      	str	r3, [r7, #32]
}
 8006f38:	bf00      	nop
 8006f3a:	e7fe      	b.n	8006f3a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d00a      	beq.n	8006f5a <xQueueGiveFromISR+0x48>
	__asm volatile
 8006f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f48:	f383 8811 	msr	BASEPRI, r3
 8006f4c:	f3bf 8f6f 	isb	sy
 8006f50:	f3bf 8f4f 	dsb	sy
 8006f54:	61fb      	str	r3, [r7, #28]
}
 8006f56:	bf00      	nop
 8006f58:	e7fe      	b.n	8006f58 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d103      	bne.n	8006f6a <xQueueGiveFromISR+0x58>
 8006f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d101      	bne.n	8006f6e <xQueueGiveFromISR+0x5c>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e000      	b.n	8006f70 <xQueueGiveFromISR+0x5e>
 8006f6e:	2300      	movs	r3, #0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d10a      	bne.n	8006f8a <xQueueGiveFromISR+0x78>
	__asm volatile
 8006f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f78:	f383 8811 	msr	BASEPRI, r3
 8006f7c:	f3bf 8f6f 	isb	sy
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	61bb      	str	r3, [r7, #24]
}
 8006f86:	bf00      	nop
 8006f88:	e7fe      	b.n	8006f88 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f8a:	f002 fcbd 	bl	8009908 <vPortValidateInterruptPriority>
	__asm volatile
 8006f8e:	f3ef 8211 	mrs	r2, BASEPRI
 8006f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f96:	f383 8811 	msr	BASEPRI, r3
 8006f9a:	f3bf 8f6f 	isb	sy
 8006f9e:	f3bf 8f4f 	dsb	sy
 8006fa2:	617a      	str	r2, [r7, #20]
 8006fa4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006fa6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fae:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d235      	bcs.n	8007026 <xQueueGiveFromISR+0x114>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fbc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8006fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f004 f90e 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8006fcc:	4601      	mov	r1, r0
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	2060      	movs	r0, #96	; 0x60
 8006fd4:	f003 fb42 	bl	800a65c <SEGGER_SYSVIEW_RecordU32x2>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fde:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006fe0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fe8:	d112      	bne.n	8007010 <xQueueGiveFromISR+0xfe>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d016      	beq.n	8007020 <xQueueGiveFromISR+0x10e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff4:	3324      	adds	r3, #36	; 0x24
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f001 f9c0 	bl	800837c <xTaskRemoveFromEventList>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d00e      	beq.n	8007020 <xQueueGiveFromISR+0x10e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d00b      	beq.n	8007020 <xQueueGiveFromISR+0x10e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	2201      	movs	r2, #1
 800700c:	601a      	str	r2, [r3, #0]
 800700e:	e007      	b.n	8007020 <xQueueGiveFromISR+0x10e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007010:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007014:	3301      	adds	r3, #1
 8007016:	b2db      	uxtb	r3, r3
 8007018:	b25a      	sxtb	r2, r3
 800701a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800701c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007020:	2301      	movs	r3, #1
 8007022:	637b      	str	r3, [r7, #52]	; 0x34
 8007024:	e00b      	b.n	800703e <xQueueGiveFromISR+0x12c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8007026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007028:	4618      	mov	r0, r3
 800702a:	f004 f8dd 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 800702e:	4601      	mov	r1, r0
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	461a      	mov	r2, r3
 8007034:	2060      	movs	r0, #96	; 0x60
 8007036:	f003 fb11 	bl	800a65c <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 800703a:	2300      	movs	r3, #0
 800703c:	637b      	str	r3, [r7, #52]	; 0x34
 800703e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007040:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f383 8811 	msr	BASEPRI, r3
}
 8007048:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800704a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800704c:	4618      	mov	r0, r3
 800704e:	3738      	adds	r7, #56	; 0x38
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007054:	b590      	push	{r4, r7, lr}
 8007056:	b08f      	sub	sp, #60	; 0x3c
 8007058:	af02      	add	r7, sp, #8
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	60b9      	str	r1, [r7, #8]
 800705e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007060:	2300      	movs	r3, #0
 8007062:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800706a:	2b00      	cmp	r3, #0
 800706c:	d10a      	bne.n	8007084 <xQueueReceive+0x30>
	__asm volatile
 800706e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007072:	f383 8811 	msr	BASEPRI, r3
 8007076:	f3bf 8f6f 	isb	sy
 800707a:	f3bf 8f4f 	dsb	sy
 800707e:	623b      	str	r3, [r7, #32]
}
 8007080:	bf00      	nop
 8007082:	e7fe      	b.n	8007082 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d103      	bne.n	8007092 <xQueueReceive+0x3e>
 800708a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800708c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800708e:	2b00      	cmp	r3, #0
 8007090:	d101      	bne.n	8007096 <xQueueReceive+0x42>
 8007092:	2301      	movs	r3, #1
 8007094:	e000      	b.n	8007098 <xQueueReceive+0x44>
 8007096:	2300      	movs	r3, #0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d10a      	bne.n	80070b2 <xQueueReceive+0x5e>
	__asm volatile
 800709c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a0:	f383 8811 	msr	BASEPRI, r3
 80070a4:	f3bf 8f6f 	isb	sy
 80070a8:	f3bf 8f4f 	dsb	sy
 80070ac:	61fb      	str	r3, [r7, #28]
}
 80070ae:	bf00      	nop
 80070b0:	e7fe      	b.n	80070b0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070b2:	f001 fbd3 	bl	800885c <xTaskGetSchedulerState>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d102      	bne.n	80070c2 <xQueueReceive+0x6e>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <xQueueReceive+0x72>
 80070c2:	2301      	movs	r3, #1
 80070c4:	e000      	b.n	80070c8 <xQueueReceive+0x74>
 80070c6:	2300      	movs	r3, #0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d10a      	bne.n	80070e2 <xQueueReceive+0x8e>
	__asm volatile
 80070cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d0:	f383 8811 	msr	BASEPRI, r3
 80070d4:	f3bf 8f6f 	isb	sy
 80070d8:	f3bf 8f4f 	dsb	sy
 80070dc:	61bb      	str	r3, [r7, #24]
}
 80070de:	bf00      	nop
 80070e0:	e7fe      	b.n	80070e0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80070e2:	f002 fb2f 	bl	8009744 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80070e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ea:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80070ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d02f      	beq.n	8007152 <xQueueReceive+0xfe>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80070f2:	68b9      	ldr	r1, [r7, #8]
 80070f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070f6:	f000 fb45 	bl	8007784 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 80070fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070fc:	4618      	mov	r0, r3
 80070fe:	f004 f873 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8007102:	4604      	mov	r4, r0
 8007104:	2000      	movs	r0, #0
 8007106:	f004 f86f 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 800710a:	4602      	mov	r2, r0
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2101      	movs	r1, #1
 8007110:	9100      	str	r1, [sp, #0]
 8007112:	4621      	mov	r1, r4
 8007114:	205c      	movs	r0, #92	; 0x5c
 8007116:	f003 fb71 	bl	800a7fc <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800711a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711c:	1e5a      	subs	r2, r3, #1
 800711e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007120:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007124:	691b      	ldr	r3, [r3, #16]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00f      	beq.n	800714a <xQueueReceive+0xf6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800712a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800712c:	3310      	adds	r3, #16
 800712e:	4618      	mov	r0, r3
 8007130:	f001 f924 	bl	800837c <xTaskRemoveFromEventList>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d007      	beq.n	800714a <xQueueReceive+0xf6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800713a:	4b4d      	ldr	r3, [pc, #308]	; (8007270 <xQueueReceive+0x21c>)
 800713c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007140:	601a      	str	r2, [r3, #0]
 8007142:	f3bf 8f4f 	dsb	sy
 8007146:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800714a:	f002 fb2b 	bl	80097a4 <vPortExitCritical>
				return pdPASS;
 800714e:	2301      	movs	r3, #1
 8007150:	e08a      	b.n	8007268 <xQueueReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d113      	bne.n	8007180 <xQueueReceive+0x12c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007158:	f002 fb24 	bl	80097a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 800715c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800715e:	4618      	mov	r0, r3
 8007160:	f004 f842 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8007164:	4604      	mov	r4, r0
 8007166:	2000      	movs	r0, #0
 8007168:	f004 f83e 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 800716c:	4602      	mov	r2, r0
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2101      	movs	r1, #1
 8007172:	9100      	str	r1, [sp, #0]
 8007174:	4621      	mov	r1, r4
 8007176:	205c      	movs	r0, #92	; 0x5c
 8007178:	f003 fb40 	bl	800a7fc <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 800717c:	2300      	movs	r3, #0
 800717e:	e073      	b.n	8007268 <xQueueReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007182:	2b00      	cmp	r3, #0
 8007184:	d106      	bne.n	8007194 <xQueueReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007186:	f107 0310 	add.w	r3, r7, #16
 800718a:	4618      	mov	r0, r3
 800718c:	f001 f9c4 	bl	8008518 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007190:	2301      	movs	r3, #1
 8007192:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007194:	f002 fb06 	bl	80097a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007198:	f000 fe9e 	bl	8007ed8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800719c:	f002 fad2 	bl	8009744 <vPortEnterCritical>
 80071a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071a6:	b25b      	sxtb	r3, r3
 80071a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ac:	d103      	bne.n	80071b6 <xQueueReceive+0x162>
 80071ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071bc:	b25b      	sxtb	r3, r3
 80071be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c2:	d103      	bne.n	80071cc <xQueueReceive+0x178>
 80071c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071c6:	2200      	movs	r2, #0
 80071c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071cc:	f002 faea 	bl	80097a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071d0:	1d3a      	adds	r2, r7, #4
 80071d2:	f107 0310 	add.w	r3, r7, #16
 80071d6:	4611      	mov	r1, r2
 80071d8:	4618      	mov	r0, r3
 80071da:	f001 f9b3 	bl	8008544 <xTaskCheckForTimeOut>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d124      	bne.n	800722e <xQueueReceive+0x1da>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071e6:	f000 fb45 	bl	8007874 <prvIsQueueEmpty>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d018      	beq.n	8007222 <xQueueReceive+0x1ce>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80071f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f2:	3324      	adds	r3, #36	; 0x24
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	4611      	mov	r1, r2
 80071f8:	4618      	mov	r0, r3
 80071fa:	f001 f86d 	bl	80082d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80071fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007200:	f000 fae6 	bl	80077d0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007204:	f000 fe76 	bl	8007ef4 <xTaskResumeAll>
 8007208:	4603      	mov	r3, r0
 800720a:	2b00      	cmp	r3, #0
 800720c:	f47f af69 	bne.w	80070e2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007210:	4b17      	ldr	r3, [pc, #92]	; (8007270 <xQueueReceive+0x21c>)
 8007212:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007216:	601a      	str	r2, [r3, #0]
 8007218:	f3bf 8f4f 	dsb	sy
 800721c:	f3bf 8f6f 	isb	sy
 8007220:	e75f      	b.n	80070e2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007222:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007224:	f000 fad4 	bl	80077d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007228:	f000 fe64 	bl	8007ef4 <xTaskResumeAll>
 800722c:	e759      	b.n	80070e2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800722e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007230:	f000 face 	bl	80077d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007234:	f000 fe5e 	bl	8007ef4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007238:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800723a:	f000 fb1b 	bl	8007874 <prvIsQueueEmpty>
 800723e:	4603      	mov	r3, r0
 8007240:	2b00      	cmp	r3, #0
 8007242:	f43f af4e 	beq.w	80070e2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8007246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007248:	4618      	mov	r0, r3
 800724a:	f003 ffcd 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 800724e:	4604      	mov	r4, r0
 8007250:	2000      	movs	r0, #0
 8007252:	f003 ffc9 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8007256:	4602      	mov	r2, r0
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2101      	movs	r1, #1
 800725c:	9100      	str	r1, [sp, #0]
 800725e:	4621      	mov	r1, r4
 8007260:	205c      	movs	r0, #92	; 0x5c
 8007262:	f003 facb 	bl	800a7fc <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 8007266:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007268:	4618      	mov	r0, r3
 800726a:	3734      	adds	r7, #52	; 0x34
 800726c:	46bd      	mov	sp, r7
 800726e:	bd90      	pop	{r4, r7, pc}
 8007270:	e000ed04 	.word	0xe000ed04

08007274 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007274:	b590      	push	{r4, r7, lr}
 8007276:	b091      	sub	sp, #68	; 0x44
 8007278:	af02      	add	r7, sp, #8
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800727e:	2300      	movs	r3, #0
 8007280:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007286:	2300      	movs	r3, #0
 8007288:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800728a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800728c:	2b00      	cmp	r3, #0
 800728e:	d10a      	bne.n	80072a6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007294:	f383 8811 	msr	BASEPRI, r3
 8007298:	f3bf 8f6f 	isb	sy
 800729c:	f3bf 8f4f 	dsb	sy
 80072a0:	623b      	str	r3, [r7, #32]
}
 80072a2:	bf00      	nop
 80072a4:	e7fe      	b.n	80072a4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80072a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d00a      	beq.n	80072c4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80072ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072b2:	f383 8811 	msr	BASEPRI, r3
 80072b6:	f3bf 8f6f 	isb	sy
 80072ba:	f3bf 8f4f 	dsb	sy
 80072be:	61fb      	str	r3, [r7, #28]
}
 80072c0:	bf00      	nop
 80072c2:	e7fe      	b.n	80072c2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072c4:	f001 faca 	bl	800885c <xTaskGetSchedulerState>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d102      	bne.n	80072d4 <xQueueSemaphoreTake+0x60>
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d101      	bne.n	80072d8 <xQueueSemaphoreTake+0x64>
 80072d4:	2301      	movs	r3, #1
 80072d6:	e000      	b.n	80072da <xQueueSemaphoreTake+0x66>
 80072d8:	2300      	movs	r3, #0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d10a      	bne.n	80072f4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80072de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072e2:	f383 8811 	msr	BASEPRI, r3
 80072e6:	f3bf 8f6f 	isb	sy
 80072ea:	f3bf 8f4f 	dsb	sy
 80072ee:	61bb      	str	r3, [r7, #24]
}
 80072f0:	bf00      	nop
 80072f2:	e7fe      	b.n	80072f2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80072f4:	f002 fa26 	bl	8009744 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80072f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072fc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80072fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007300:	2b00      	cmp	r3, #0
 8007302:	d034      	beq.n	800736e <xQueueSemaphoreTake+0xfa>
			{
				traceQUEUE_RECEIVE( pxQueue );
 8007304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007306:	4618      	mov	r0, r3
 8007308:	f003 ff6e 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 800730c:	4604      	mov	r4, r0
 800730e:	2000      	movs	r0, #0
 8007310:	f003 ff6a 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8007314:	4602      	mov	r2, r0
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	2101      	movs	r1, #1
 800731a:	9100      	str	r1, [sp, #0]
 800731c:	4621      	mov	r1, r4
 800731e:	205c      	movs	r0, #92	; 0x5c
 8007320:	f003 fa6c 	bl	800a7fc <SEGGER_SYSVIEW_RecordU32x4>

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007326:	1e5a      	subs	r2, r3, #1
 8007328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800732a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800732c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d104      	bne.n	800733e <xQueueSemaphoreTake+0xca>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007334:	f001 fc22 	bl	8008b7c <pvTaskIncrementMutexHeldCount>
 8007338:	4602      	mov	r2, r0
 800733a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800733c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800733e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007340:	691b      	ldr	r3, [r3, #16]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d00f      	beq.n	8007366 <xQueueSemaphoreTake+0xf2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007348:	3310      	adds	r3, #16
 800734a:	4618      	mov	r0, r3
 800734c:	f001 f816 	bl	800837c <xTaskRemoveFromEventList>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d007      	beq.n	8007366 <xQueueSemaphoreTake+0xf2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007356:	4b64      	ldr	r3, [pc, #400]	; (80074e8 <xQueueSemaphoreTake+0x274>)
 8007358:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800735c:	601a      	str	r2, [r3, #0]
 800735e:	f3bf 8f4f 	dsb	sy
 8007362:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007366:	f002 fa1d 	bl	80097a4 <vPortExitCritical>
				return pdPASS;
 800736a:	2301      	movs	r3, #1
 800736c:	e0b7      	b.n	80074de <xQueueSemaphoreTake+0x26a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d121      	bne.n	80073b8 <xQueueSemaphoreTake+0x144>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00a      	beq.n	8007390 <xQueueSemaphoreTake+0x11c>
	__asm volatile
 800737a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800737e:	f383 8811 	msr	BASEPRI, r3
 8007382:	f3bf 8f6f 	isb	sy
 8007386:	f3bf 8f4f 	dsb	sy
 800738a:	617b      	str	r3, [r7, #20]
}
 800738c:	bf00      	nop
 800738e:	e7fe      	b.n	800738e <xQueueSemaphoreTake+0x11a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007390:	f002 fa08 	bl	80097a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8007394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007396:	4618      	mov	r0, r3
 8007398:	f003 ff26 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 800739c:	4604      	mov	r4, r0
 800739e:	2000      	movs	r0, #0
 80073a0:	f003 ff22 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 80073a4:	4602      	mov	r2, r0
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	2101      	movs	r1, #1
 80073aa:	9100      	str	r1, [sp, #0]
 80073ac:	4621      	mov	r1, r4
 80073ae:	205c      	movs	r0, #92	; 0x5c
 80073b0:	f003 fa24 	bl	800a7fc <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 80073b4:	2300      	movs	r3, #0
 80073b6:	e092      	b.n	80074de <xQueueSemaphoreTake+0x26a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80073b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d106      	bne.n	80073cc <xQueueSemaphoreTake+0x158>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80073be:	f107 030c 	add.w	r3, r7, #12
 80073c2:	4618      	mov	r0, r3
 80073c4:	f001 f8a8 	bl	8008518 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80073c8:	2301      	movs	r3, #1
 80073ca:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80073cc:	f002 f9ea 	bl	80097a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80073d0:	f000 fd82 	bl	8007ed8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80073d4:	f002 f9b6 	bl	8009744 <vPortEnterCritical>
 80073d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80073de:	b25b      	sxtb	r3, r3
 80073e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e4:	d103      	bne.n	80073ee <xQueueSemaphoreTake+0x17a>
 80073e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80073f4:	b25b      	sxtb	r3, r3
 80073f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073fa:	d103      	bne.n	8007404 <xQueueSemaphoreTake+0x190>
 80073fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073fe:	2200      	movs	r2, #0
 8007400:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007404:	f002 f9ce 	bl	80097a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007408:	463a      	mov	r2, r7
 800740a:	f107 030c 	add.w	r3, r7, #12
 800740e:	4611      	mov	r1, r2
 8007410:	4618      	mov	r0, r3
 8007412:	f001 f897 	bl	8008544 <xTaskCheckForTimeOut>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d132      	bne.n	8007482 <xQueueSemaphoreTake+0x20e>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800741c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800741e:	f000 fa29 	bl	8007874 <prvIsQueueEmpty>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d026      	beq.n	8007476 <xQueueSemaphoreTake+0x202>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d109      	bne.n	8007444 <xQueueSemaphoreTake+0x1d0>
					{
						taskENTER_CRITICAL();
 8007430:	f002 f988 	bl	8009744 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	4618      	mov	r0, r3
 800743a:	f001 fa2d 	bl	8008898 <xTaskPriorityInherit>
 800743e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007440:	f002 f9b0 	bl	80097a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007446:	3324      	adds	r3, #36	; 0x24
 8007448:	683a      	ldr	r2, [r7, #0]
 800744a:	4611      	mov	r1, r2
 800744c:	4618      	mov	r0, r3
 800744e:	f000 ff43 	bl	80082d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007452:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007454:	f000 f9bc 	bl	80077d0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007458:	f000 fd4c 	bl	8007ef4 <xTaskResumeAll>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	f47f af48 	bne.w	80072f4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007464:	4b20      	ldr	r3, [pc, #128]	; (80074e8 <xQueueSemaphoreTake+0x274>)
 8007466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800746a:	601a      	str	r2, [r3, #0]
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	f3bf 8f6f 	isb	sy
 8007474:	e73e      	b.n	80072f4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007476:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007478:	f000 f9aa 	bl	80077d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800747c:	f000 fd3a 	bl	8007ef4 <xTaskResumeAll>
 8007480:	e738      	b.n	80072f4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007482:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007484:	f000 f9a4 	bl	80077d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007488:	f000 fd34 	bl	8007ef4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800748c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800748e:	f000 f9f1 	bl	8007874 <prvIsQueueEmpty>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	f43f af2d 	beq.w	80072f4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800749a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749c:	2b00      	cmp	r3, #0
 800749e:	d00d      	beq.n	80074bc <xQueueSemaphoreTake+0x248>
					{
						taskENTER_CRITICAL();
 80074a0:	f002 f950 	bl	8009744 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80074a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80074a6:	f000 f8eb 	bl	8007680 <prvGetDisinheritPriorityAfterTimeout>
 80074aa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80074ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80074b2:	4618      	mov	r0, r3
 80074b4:	f001 fad8 	bl	8008a68 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80074b8:	f002 f974 	bl	80097a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 80074bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074be:	4618      	mov	r0, r3
 80074c0:	f003 fe92 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 80074c4:	4604      	mov	r4, r0
 80074c6:	2000      	movs	r0, #0
 80074c8:	f003 fe8e 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 80074cc:	4602      	mov	r2, r0
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	2101      	movs	r1, #1
 80074d2:	9100      	str	r1, [sp, #0]
 80074d4:	4621      	mov	r1, r4
 80074d6:	205c      	movs	r0, #92	; 0x5c
 80074d8:	f003 f990 	bl	800a7fc <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 80074dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80074de:	4618      	mov	r0, r3
 80074e0:	373c      	adds	r7, #60	; 0x3c
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd90      	pop	{r4, r7, pc}
 80074e6:	bf00      	nop
 80074e8:	e000ed04 	.word	0xe000ed04

080074ec <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80074ec:	b590      	push	{r4, r7, lr}
 80074ee:	b08f      	sub	sp, #60	; 0x3c
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80074fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d10a      	bne.n	8007518 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8007502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007506:	f383 8811 	msr	BASEPRI, r3
 800750a:	f3bf 8f6f 	isb	sy
 800750e:	f3bf 8f4f 	dsb	sy
 8007512:	623b      	str	r3, [r7, #32]
}
 8007514:	bf00      	nop
 8007516:	e7fe      	b.n	8007516 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d103      	bne.n	8007526 <xQueueReceiveFromISR+0x3a>
 800751e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007522:	2b00      	cmp	r3, #0
 8007524:	d101      	bne.n	800752a <xQueueReceiveFromISR+0x3e>
 8007526:	2301      	movs	r3, #1
 8007528:	e000      	b.n	800752c <xQueueReceiveFromISR+0x40>
 800752a:	2300      	movs	r3, #0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d10a      	bne.n	8007546 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8007530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007534:	f383 8811 	msr	BASEPRI, r3
 8007538:	f3bf 8f6f 	isb	sy
 800753c:	f3bf 8f4f 	dsb	sy
 8007540:	61fb      	str	r3, [r7, #28]
}
 8007542:	bf00      	nop
 8007544:	e7fe      	b.n	8007544 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007546:	f002 f9df 	bl	8009908 <vPortValidateInterruptPriority>
	__asm volatile
 800754a:	f3ef 8211 	mrs	r2, BASEPRI
 800754e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007552:	f383 8811 	msr	BASEPRI, r3
 8007556:	f3bf 8f6f 	isb	sy
 800755a:	f3bf 8f4f 	dsb	sy
 800755e:	61ba      	str	r2, [r7, #24]
 8007560:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007562:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007564:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800756a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800756c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800756e:	2b00      	cmp	r3, #0
 8007570:	d03e      	beq.n	80075f0 <xQueueReceiveFromISR+0x104>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007574:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007578:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 800757c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800757e:	4618      	mov	r0, r3
 8007580:	f003 fe32 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8007584:	4604      	mov	r4, r0
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	4618      	mov	r0, r3
 800758a:	f003 fe2d 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 800758e:	4602      	mov	r2, r0
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	4621      	mov	r1, r4
 8007594:	2062      	movs	r0, #98	; 0x62
 8007596:	f003 f8bb 	bl	800a710 <SEGGER_SYSVIEW_RecordU32x3>

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800759a:	68b9      	ldr	r1, [r7, #8]
 800759c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800759e:	f000 f8f1 	bl	8007784 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80075a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a4:	1e5a      	subs	r2, r3, #1
 80075a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a8:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80075aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80075ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b2:	d112      	bne.n	80075da <xQueueReceiveFromISR+0xee>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075b6:	691b      	ldr	r3, [r3, #16]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d016      	beq.n	80075ea <xQueueReceiveFromISR+0xfe>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075be:	3310      	adds	r3, #16
 80075c0:	4618      	mov	r0, r3
 80075c2:	f000 fedb 	bl	800837c <xTaskRemoveFromEventList>
 80075c6:	4603      	mov	r3, r0
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d00e      	beq.n	80075ea <xQueueReceiveFromISR+0xfe>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00b      	beq.n	80075ea <xQueueReceiveFromISR+0xfe>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2201      	movs	r2, #1
 80075d6:	601a      	str	r2, [r3, #0]
 80075d8:	e007      	b.n	80075ea <xQueueReceiveFromISR+0xfe>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80075da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80075de:	3301      	adds	r3, #1
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	b25a      	sxtb	r2, r3
 80075e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80075ea:	2301      	movs	r3, #1
 80075ec:	637b      	str	r3, [r7, #52]	; 0x34
 80075ee:	e010      	b.n	8007612 <xQueueReceiveFromISR+0x126>
		}
		else
		{
			xReturn = pdFAIL;
 80075f0:	2300      	movs	r3, #0
 80075f2:	637b      	str	r3, [r7, #52]	; 0x34
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 80075f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075f6:	4618      	mov	r0, r3
 80075f8:	f003 fdf6 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 80075fc:	4604      	mov	r4, r0
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	4618      	mov	r0, r3
 8007602:	f003 fdf1 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8007606:	4602      	mov	r2, r0
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4621      	mov	r1, r4
 800760c:	2062      	movs	r0, #98	; 0x62
 800760e:	f003 f87f 	bl	800a710 <SEGGER_SYSVIEW_RecordU32x3>
 8007612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007614:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	f383 8811 	msr	BASEPRI, r3
}
 800761c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800761e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007620:	4618      	mov	r0, r3
 8007622:	373c      	adds	r7, #60	; 0x3c
 8007624:	46bd      	mov	sp, r7
 8007626:	bd90      	pop	{r4, r7, pc}

08007628 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d10a      	bne.n	8007650 <vQueueDelete+0x28>
	__asm volatile
 800763a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800763e:	f383 8811 	msr	BASEPRI, r3
 8007642:	f3bf 8f6f 	isb	sy
 8007646:	f3bf 8f4f 	dsb	sy
 800764a:	60bb      	str	r3, [r7, #8]
}
 800764c:	bf00      	nop
 800764e:	e7fe      	b.n	800764e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	4618      	mov	r0, r3
 8007654:	f003 fdc8 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 8007658:	4603      	mov	r3, r0
 800765a:	4619      	mov	r1, r3
 800765c:	205f      	movs	r0, #95	; 0x5f
 800765e:	f002 ffc1 	bl	800a5e4 <SEGGER_SYSVIEW_RecordU32>

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007662:	68f8      	ldr	r0, [r7, #12]
 8007664:	f000 f966 	bl	8007934 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800766e:	2b00      	cmp	r3, #0
 8007670:	d102      	bne.n	8007678 <vQueueDelete+0x50>
		{
			vPortFree( pxQueue );
 8007672:	68f8      	ldr	r0, [r7, #12]
 8007674:	f002 fa54 	bl	8009b20 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007678:	bf00      	nop
 800767a:	3710      	adds	r7, #16
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800768c:	2b00      	cmp	r3, #0
 800768e:	d006      	beq.n	800769e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800769a:	60fb      	str	r3, [r7, #12]
 800769c:	e001      	b.n	80076a2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800769e:	2300      	movs	r3, #0
 80076a0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80076a2:	68fb      	ldr	r3, [r7, #12]
	}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3714      	adds	r7, #20
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b086      	sub	sp, #24
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	60f8      	str	r0, [r7, #12]
 80076b8:	60b9      	str	r1, [r7, #8]
 80076ba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80076bc:	2300      	movs	r3, #0
 80076be:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d10d      	bne.n	80076ea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d14d      	bne.n	8007772 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	4618      	mov	r0, r3
 80076dc:	f001 f94e 	bl	800897c <xTaskPriorityDisinherit>
 80076e0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2200      	movs	r2, #0
 80076e6:	609a      	str	r2, [r3, #8]
 80076e8:	e043      	b.n	8007772 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d119      	bne.n	8007724 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6858      	ldr	r0, [r3, #4]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f8:	461a      	mov	r2, r3
 80076fa:	68b9      	ldr	r1, [r7, #8]
 80076fc:	f004 fa8b 	bl	800bc16 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	685a      	ldr	r2, [r3, #4]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007708:	441a      	add	r2, r3
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	685a      	ldr	r2, [r3, #4]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	429a      	cmp	r2, r3
 8007718:	d32b      	bcc.n	8007772 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	605a      	str	r2, [r3, #4]
 8007722:	e026      	b.n	8007772 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	68d8      	ldr	r0, [r3, #12]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800772c:	461a      	mov	r2, r3
 800772e:	68b9      	ldr	r1, [r7, #8]
 8007730:	f004 fa71 	bl	800bc16 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	68da      	ldr	r2, [r3, #12]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800773c:	425b      	negs	r3, r3
 800773e:	441a      	add	r2, r3
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	68da      	ldr	r2, [r3, #12]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	429a      	cmp	r2, r3
 800774e:	d207      	bcs.n	8007760 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	689a      	ldr	r2, [r3, #8]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007758:	425b      	negs	r3, r3
 800775a:	441a      	add	r2, r3
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2b02      	cmp	r3, #2
 8007764:	d105      	bne.n	8007772 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d002      	beq.n	8007772 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	3b01      	subs	r3, #1
 8007770:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	1c5a      	adds	r2, r3, #1
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800777a:	697b      	ldr	r3, [r7, #20]
}
 800777c:	4618      	mov	r0, r3
 800777e:	3718      	adds	r7, #24
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b082      	sub	sp, #8
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007792:	2b00      	cmp	r3, #0
 8007794:	d018      	beq.n	80077c8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	68da      	ldr	r2, [r3, #12]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800779e:	441a      	add	r2, r3
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	68da      	ldr	r2, [r3, #12]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d303      	bcc.n	80077b8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	68d9      	ldr	r1, [r3, #12]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077c0:	461a      	mov	r2, r3
 80077c2:	6838      	ldr	r0, [r7, #0]
 80077c4:	f004 fa27 	bl	800bc16 <memcpy>
	}
}
 80077c8:	bf00      	nop
 80077ca:	3708      	adds	r7, #8
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80077d8:	f001 ffb4 	bl	8009744 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077e2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077e4:	e011      	b.n	800780a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d012      	beq.n	8007814 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	3324      	adds	r3, #36	; 0x24
 80077f2:	4618      	mov	r0, r3
 80077f4:	f000 fdc2 	bl	800837c <xTaskRemoveFromEventList>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d001      	beq.n	8007802 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80077fe:	f000 ff03 	bl	8008608 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007802:	7bfb      	ldrb	r3, [r7, #15]
 8007804:	3b01      	subs	r3, #1
 8007806:	b2db      	uxtb	r3, r3
 8007808:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800780a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800780e:	2b00      	cmp	r3, #0
 8007810:	dce9      	bgt.n	80077e6 <prvUnlockQueue+0x16>
 8007812:	e000      	b.n	8007816 <prvUnlockQueue+0x46>
					break;
 8007814:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	22ff      	movs	r2, #255	; 0xff
 800781a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800781e:	f001 ffc1 	bl	80097a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007822:	f001 ff8f 	bl	8009744 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800782c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800782e:	e011      	b.n	8007854 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d012      	beq.n	800785e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	3310      	adds	r3, #16
 800783c:	4618      	mov	r0, r3
 800783e:	f000 fd9d 	bl	800837c <xTaskRemoveFromEventList>
 8007842:	4603      	mov	r3, r0
 8007844:	2b00      	cmp	r3, #0
 8007846:	d001      	beq.n	800784c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007848:	f000 fede 	bl	8008608 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800784c:	7bbb      	ldrb	r3, [r7, #14]
 800784e:	3b01      	subs	r3, #1
 8007850:	b2db      	uxtb	r3, r3
 8007852:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007854:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007858:	2b00      	cmp	r3, #0
 800785a:	dce9      	bgt.n	8007830 <prvUnlockQueue+0x60>
 800785c:	e000      	b.n	8007860 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800785e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	22ff      	movs	r2, #255	; 0xff
 8007864:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007868:	f001 ff9c 	bl	80097a4 <vPortExitCritical>
}
 800786c:	bf00      	nop
 800786e:	3710      	adds	r7, #16
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b084      	sub	sp, #16
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800787c:	f001 ff62 	bl	8009744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007884:	2b00      	cmp	r3, #0
 8007886:	d102      	bne.n	800788e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007888:	2301      	movs	r3, #1
 800788a:	60fb      	str	r3, [r7, #12]
 800788c:	e001      	b.n	8007892 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800788e:	2300      	movs	r3, #0
 8007890:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007892:	f001 ff87 	bl	80097a4 <vPortExitCritical>

	return xReturn;
 8007896:	68fb      	ldr	r3, [r7, #12]
}
 8007898:	4618      	mov	r0, r3
 800789a:	3710      	adds	r7, #16
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80078a8:	f001 ff4c 	bl	8009744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d102      	bne.n	80078be <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80078b8:	2301      	movs	r3, #1
 80078ba:	60fb      	str	r3, [r7, #12]
 80078bc:	e001      	b.n	80078c2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80078be:	2300      	movs	r3, #0
 80078c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80078c2:	f001 ff6f 	bl	80097a4 <vPortExitCritical>

	return xReturn;
 80078c6:	68fb      	ldr	r3, [r7, #12]
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3710      	adds	r7, #16
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b084      	sub	sp, #16
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80078da:	2300      	movs	r3, #0
 80078dc:	60fb      	str	r3, [r7, #12]
 80078de:	e01e      	b.n	800791e <vQueueAddToRegistry+0x4e>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80078e0:	4a13      	ldr	r2, [pc, #76]	; (8007930 <vQueueAddToRegistry+0x60>)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d115      	bne.n	8007918 <vQueueAddToRegistry+0x48>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80078ec:	4910      	ldr	r1, [pc, #64]	; (8007930 <vQueueAddToRegistry+0x60>)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	683a      	ldr	r2, [r7, #0]
 80078f2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80078f6:	4a0e      	ldr	r2, [pc, #56]	; (8007930 <vQueueAddToRegistry+0x60>)
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	00db      	lsls	r3, r3, #3
 80078fc:	4413      	add	r3, r2
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4618      	mov	r0, r3
 8007906:	f003 fc6f 	bl	800b1e8 <SEGGER_SYSVIEW_ShrinkId>
 800790a:	4601      	mov	r1, r0
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	461a      	mov	r2, r3
 8007910:	2071      	movs	r0, #113	; 0x71
 8007912:	f002 fea3 	bl	800a65c <SEGGER_SYSVIEW_RecordU32x2>
				break;
 8007916:	e006      	b.n	8007926 <vQueueAddToRegistry+0x56>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	3301      	adds	r3, #1
 800791c:	60fb      	str	r3, [r7, #12]
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2b07      	cmp	r3, #7
 8007922:	d9dd      	bls.n	80078e0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007924:	bf00      	nop
 8007926:	bf00      	nop
 8007928:	3710      	adds	r7, #16
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}
 800792e:	bf00      	nop
 8007930:	20026300 	.word	0x20026300

08007934 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007934:	b480      	push	{r7}
 8007936:	b085      	sub	sp, #20
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800793c:	2300      	movs	r3, #0
 800793e:	60fb      	str	r3, [r7, #12]
 8007940:	e016      	b.n	8007970 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007942:	4a10      	ldr	r2, [pc, #64]	; (8007984 <vQueueUnregisterQueue+0x50>)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	00db      	lsls	r3, r3, #3
 8007948:	4413      	add	r3, r2
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	687a      	ldr	r2, [r7, #4]
 800794e:	429a      	cmp	r2, r3
 8007950:	d10b      	bne.n	800796a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007952:	4a0c      	ldr	r2, [pc, #48]	; (8007984 <vQueueUnregisterQueue+0x50>)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2100      	movs	r1, #0
 8007958:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800795c:	4a09      	ldr	r2, [pc, #36]	; (8007984 <vQueueUnregisterQueue+0x50>)
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	00db      	lsls	r3, r3, #3
 8007962:	4413      	add	r3, r2
 8007964:	2200      	movs	r2, #0
 8007966:	605a      	str	r2, [r3, #4]
				break;
 8007968:	e006      	b.n	8007978 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	3301      	adds	r3, #1
 800796e:	60fb      	str	r3, [r7, #12]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2b07      	cmp	r3, #7
 8007974:	d9e5      	bls.n	8007942 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007976:	bf00      	nop
 8007978:	bf00      	nop
 800797a:	3714      	adds	r7, #20
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr
 8007984:	20026300 	.word	0x20026300

08007988 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007988:	b580      	push	{r7, lr}
 800798a:	b086      	sub	sp, #24
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007998:	f001 fed4 	bl	8009744 <vPortEnterCritical>
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079a2:	b25b      	sxtb	r3, r3
 80079a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a8:	d103      	bne.n	80079b2 <vQueueWaitForMessageRestricted+0x2a>
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	2200      	movs	r2, #0
 80079ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80079b8:	b25b      	sxtb	r3, r3
 80079ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079be:	d103      	bne.n	80079c8 <vQueueWaitForMessageRestricted+0x40>
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80079c8:	f001 feec 	bl	80097a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d106      	bne.n	80079e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	3324      	adds	r3, #36	; 0x24
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	68b9      	ldr	r1, [r7, #8]
 80079dc:	4618      	mov	r0, r3
 80079de:	f000 fc9f 	bl	8008320 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80079e2:	6978      	ldr	r0, [r7, #20]
 80079e4:	f7ff fef4 	bl	80077d0 <prvUnlockQueue>
	}
 80079e8:	bf00      	nop
 80079ea:	3718      	adds	r7, #24
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}

080079f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b08e      	sub	sp, #56	; 0x38
 80079f4:	af04      	add	r7, sp, #16
 80079f6:	60f8      	str	r0, [r7, #12]
 80079f8:	60b9      	str	r1, [r7, #8]
 80079fa:	607a      	str	r2, [r7, #4]
 80079fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80079fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d10a      	bne.n	8007a1a <xTaskCreateStatic+0x2a>
	__asm volatile
 8007a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a08:	f383 8811 	msr	BASEPRI, r3
 8007a0c:	f3bf 8f6f 	isb	sy
 8007a10:	f3bf 8f4f 	dsb	sy
 8007a14:	623b      	str	r3, [r7, #32]
}
 8007a16:	bf00      	nop
 8007a18:	e7fe      	b.n	8007a18 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d10a      	bne.n	8007a36 <xTaskCreateStatic+0x46>
	__asm volatile
 8007a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a24:	f383 8811 	msr	BASEPRI, r3
 8007a28:	f3bf 8f6f 	isb	sy
 8007a2c:	f3bf 8f4f 	dsb	sy
 8007a30:	61fb      	str	r3, [r7, #28]
}
 8007a32:	bf00      	nop
 8007a34:	e7fe      	b.n	8007a34 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007a36:	236c      	movs	r3, #108	; 0x6c
 8007a38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	2b6c      	cmp	r3, #108	; 0x6c
 8007a3e:	d00a      	beq.n	8007a56 <xTaskCreateStatic+0x66>
	__asm volatile
 8007a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a44:	f383 8811 	msr	BASEPRI, r3
 8007a48:	f3bf 8f6f 	isb	sy
 8007a4c:	f3bf 8f4f 	dsb	sy
 8007a50:	61bb      	str	r3, [r7, #24]
}
 8007a52:	bf00      	nop
 8007a54:	e7fe      	b.n	8007a54 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007a56:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d01e      	beq.n	8007a9c <xTaskCreateStatic+0xac>
 8007a5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d01b      	beq.n	8007a9c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a66:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a6c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a70:	2202      	movs	r2, #2
 8007a72:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007a76:	2300      	movs	r3, #0
 8007a78:	9303      	str	r3, [sp, #12]
 8007a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a7c:	9302      	str	r3, [sp, #8]
 8007a7e:	f107 0314 	add.w	r3, r7, #20
 8007a82:	9301      	str	r3, [sp, #4]
 8007a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a86:	9300      	str	r3, [sp, #0]
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	687a      	ldr	r2, [r7, #4]
 8007a8c:	68b9      	ldr	r1, [r7, #8]
 8007a8e:	68f8      	ldr	r0, [r7, #12]
 8007a90:	f000 f850 	bl	8007b34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007a96:	f000 f8dd 	bl	8007c54 <prvAddNewTaskToReadyList>
 8007a9a:	e001      	b.n	8007aa0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007aa0:	697b      	ldr	r3, [r7, #20]
	}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3728      	adds	r7, #40	; 0x28
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}

08007aaa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b08c      	sub	sp, #48	; 0x30
 8007aae:	af04      	add	r7, sp, #16
 8007ab0:	60f8      	str	r0, [r7, #12]
 8007ab2:	60b9      	str	r1, [r7, #8]
 8007ab4:	603b      	str	r3, [r7, #0]
 8007ab6:	4613      	mov	r3, r2
 8007ab8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007aba:	88fb      	ldrh	r3, [r7, #6]
 8007abc:	009b      	lsls	r3, r3, #2
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f001 ff62 	bl	8009988 <pvPortMalloc>
 8007ac4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00e      	beq.n	8007aea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007acc:	206c      	movs	r0, #108	; 0x6c
 8007ace:	f001 ff5b 	bl	8009988 <pvPortMalloc>
 8007ad2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d003      	beq.n	8007ae2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007ada:	69fb      	ldr	r3, [r7, #28]
 8007adc:	697a      	ldr	r2, [r7, #20]
 8007ade:	631a      	str	r2, [r3, #48]	; 0x30
 8007ae0:	e005      	b.n	8007aee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007ae2:	6978      	ldr	r0, [r7, #20]
 8007ae4:	f002 f81c 	bl	8009b20 <vPortFree>
 8007ae8:	e001      	b.n	8007aee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007aea:	2300      	movs	r3, #0
 8007aec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d017      	beq.n	8007b24 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007af4:	69fb      	ldr	r3, [r7, #28]
 8007af6:	2200      	movs	r2, #0
 8007af8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007afc:	88fa      	ldrh	r2, [r7, #6]
 8007afe:	2300      	movs	r3, #0
 8007b00:	9303      	str	r3, [sp, #12]
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	9302      	str	r3, [sp, #8]
 8007b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b08:	9301      	str	r3, [sp, #4]
 8007b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b0c:	9300      	str	r3, [sp, #0]
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	68b9      	ldr	r1, [r7, #8]
 8007b12:	68f8      	ldr	r0, [r7, #12]
 8007b14:	f000 f80e 	bl	8007b34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b18:	69f8      	ldr	r0, [r7, #28]
 8007b1a:	f000 f89b 	bl	8007c54 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	61bb      	str	r3, [r7, #24]
 8007b22:	e002      	b.n	8007b2a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007b24:	f04f 33ff 	mov.w	r3, #4294967295
 8007b28:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007b2a:	69bb      	ldr	r3, [r7, #24]
	}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3720      	adds	r7, #32
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b088      	sub	sp, #32
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	60b9      	str	r1, [r7, #8]
 8007b3e:	607a      	str	r2, [r7, #4]
 8007b40:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b44:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	009b      	lsls	r3, r3, #2
 8007b4a:	461a      	mov	r2, r3
 8007b4c:	21a5      	movs	r1, #165	; 0xa5
 8007b4e:	f003 ffe6 	bl	800bb1e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007b5c:	3b01      	subs	r3, #1
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	4413      	add	r3, r2
 8007b62:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007b64:	69bb      	ldr	r3, [r7, #24]
 8007b66:	f023 0307 	bic.w	r3, r3, #7
 8007b6a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	f003 0307 	and.w	r3, r3, #7
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d00a      	beq.n	8007b8c <prvInitialiseNewTask+0x58>
	__asm volatile
 8007b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b7a:	f383 8811 	msr	BASEPRI, r3
 8007b7e:	f3bf 8f6f 	isb	sy
 8007b82:	f3bf 8f4f 	dsb	sy
 8007b86:	617b      	str	r3, [r7, #20]
}
 8007b88:	bf00      	nop
 8007b8a:	e7fe      	b.n	8007b8a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d01f      	beq.n	8007bd2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b92:	2300      	movs	r3, #0
 8007b94:	61fb      	str	r3, [r7, #28]
 8007b96:	e012      	b.n	8007bbe <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007b98:	68ba      	ldr	r2, [r7, #8]
 8007b9a:	69fb      	ldr	r3, [r7, #28]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	7819      	ldrb	r1, [r3, #0]
 8007ba0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ba2:	69fb      	ldr	r3, [r7, #28]
 8007ba4:	4413      	add	r3, r2
 8007ba6:	3334      	adds	r3, #52	; 0x34
 8007ba8:	460a      	mov	r2, r1
 8007baa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007bac:	68ba      	ldr	r2, [r7, #8]
 8007bae:	69fb      	ldr	r3, [r7, #28]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d006      	beq.n	8007bc6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	3301      	adds	r3, #1
 8007bbc:	61fb      	str	r3, [r7, #28]
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	2b1d      	cmp	r3, #29
 8007bc2:	d9e9      	bls.n	8007b98 <prvInitialiseNewTask+0x64>
 8007bc4:	e000      	b.n	8007bc8 <prvInitialiseNewTask+0x94>
			{
				break;
 8007bc6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8007bd0:	e003      	b.n	8007bda <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bdc:	2b37      	cmp	r3, #55	; 0x37
 8007bde:	d901      	bls.n	8007be4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007be0:	2337      	movs	r3, #55	; 0x37
 8007be2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007be6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007be8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007bee:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 8007bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bf8:	3304      	adds	r3, #4
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f7fe fcbc 	bl	8006578 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c02:	3318      	adds	r3, #24
 8007c04:	4618      	mov	r0, r3
 8007c06:	f7fe fcb7 	bl	8006578 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c0e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c12:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c18:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c1e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c22:	2200      	movs	r2, #0
 8007c24:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c28:	2200      	movs	r2, #0
 8007c2a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007c2e:	683a      	ldr	r2, [r7, #0]
 8007c30:	68f9      	ldr	r1, [r7, #12]
 8007c32:	69b8      	ldr	r0, [r7, #24]
 8007c34:	f001 fc5c 	bl	80094f0 <pxPortInitialiseStack>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c3c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d002      	beq.n	8007c4a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c4a:	bf00      	nop
 8007c4c:	3720      	adds	r7, #32
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
	...

08007c54 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007c54:	b5b0      	push	{r4, r5, r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af02      	add	r7, sp, #8
 8007c5a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007c5c:	f001 fd72 	bl	8009744 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007c60:	4b3c      	ldr	r3, [pc, #240]	; (8007d54 <prvAddNewTaskToReadyList+0x100>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	3301      	adds	r3, #1
 8007c66:	4a3b      	ldr	r2, [pc, #236]	; (8007d54 <prvAddNewTaskToReadyList+0x100>)
 8007c68:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007c6a:	4b3b      	ldr	r3, [pc, #236]	; (8007d58 <prvAddNewTaskToReadyList+0x104>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d109      	bne.n	8007c86 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007c72:	4a39      	ldr	r2, [pc, #228]	; (8007d58 <prvAddNewTaskToReadyList+0x104>)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007c78:	4b36      	ldr	r3, [pc, #216]	; (8007d54 <prvAddNewTaskToReadyList+0x100>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d110      	bne.n	8007ca2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007c80:	f000 fce6 	bl	8008650 <prvInitialiseTaskLists>
 8007c84:	e00d      	b.n	8007ca2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007c86:	4b35      	ldr	r3, [pc, #212]	; (8007d5c <prvAddNewTaskToReadyList+0x108>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d109      	bne.n	8007ca2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007c8e:	4b32      	ldr	r3, [pc, #200]	; (8007d58 <prvAddNewTaskToReadyList+0x104>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d802      	bhi.n	8007ca2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007c9c:	4a2e      	ldr	r2, [pc, #184]	; (8007d58 <prvAddNewTaskToReadyList+0x104>)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007ca2:	4b2f      	ldr	r3, [pc, #188]	; (8007d60 <prvAddNewTaskToReadyList+0x10c>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	3301      	adds	r3, #1
 8007ca8:	4a2d      	ldr	r2, [pc, #180]	; (8007d60 <prvAddNewTaskToReadyList+0x10c>)
 8007caa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007cac:	4b2c      	ldr	r3, [pc, #176]	; (8007d60 <prvAddNewTaskToReadyList+0x10c>)
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d016      	beq.n	8007ce8 <prvAddNewTaskToReadyList+0x94>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f003 f9cd 	bl	800b05c <SEGGER_SYSVIEW_OnTaskCreate>
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cd2:	461d      	mov	r5, r3
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	461c      	mov	r4, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cde:	1ae3      	subs	r3, r4, r3
 8007ce0:	9300      	str	r3, [sp, #0]
 8007ce2:	462b      	mov	r3, r5
 8007ce4:	f003 fd4c 	bl	800b780 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	4618      	mov	r0, r3
 8007cec:	f003 fa3a 	bl	800b164 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cf4:	4b1b      	ldr	r3, [pc, #108]	; (8007d64 <prvAddNewTaskToReadyList+0x110>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d903      	bls.n	8007d04 <prvAddNewTaskToReadyList+0xb0>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d00:	4a18      	ldr	r2, [pc, #96]	; (8007d64 <prvAddNewTaskToReadyList+0x110>)
 8007d02:	6013      	str	r3, [r2, #0]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d08:	4613      	mov	r3, r2
 8007d0a:	009b      	lsls	r3, r3, #2
 8007d0c:	4413      	add	r3, r2
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	4a15      	ldr	r2, [pc, #84]	; (8007d68 <prvAddNewTaskToReadyList+0x114>)
 8007d12:	441a      	add	r2, r3
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	3304      	adds	r3, #4
 8007d18:	4619      	mov	r1, r3
 8007d1a:	4610      	mov	r0, r2
 8007d1c:	f7fe fc39 	bl	8006592 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007d20:	f001 fd40 	bl	80097a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007d24:	4b0d      	ldr	r3, [pc, #52]	; (8007d5c <prvAddNewTaskToReadyList+0x108>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d00e      	beq.n	8007d4a <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007d2c:	4b0a      	ldr	r3, [pc, #40]	; (8007d58 <prvAddNewTaskToReadyList+0x104>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d207      	bcs.n	8007d4a <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007d3a:	4b0c      	ldr	r3, [pc, #48]	; (8007d6c <prvAddNewTaskToReadyList+0x118>)
 8007d3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d40:	601a      	str	r2, [r3, #0]
 8007d42:	f3bf 8f4f 	dsb	sy
 8007d46:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d4a:	bf00      	nop
 8007d4c:	3708      	adds	r7, #8
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bdb0      	pop	{r4, r5, r7, pc}
 8007d52:	bf00      	nop
 8007d54:	20026814 	.word	0x20026814
 8007d58:	20026340 	.word	0x20026340
 8007d5c:	20026820 	.word	0x20026820
 8007d60:	20026830 	.word	0x20026830
 8007d64:	2002681c 	.word	0x2002681c
 8007d68:	20026344 	.word	0x20026344
 8007d6c:	e000ed04 	.word	0xe000ed04

08007d70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b084      	sub	sp, #16
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d01b      	beq.n	8007dba <vTaskDelay+0x4a>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007d82:	4b15      	ldr	r3, [pc, #84]	; (8007dd8 <vTaskDelay+0x68>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d00a      	beq.n	8007da0 <vTaskDelay+0x30>
	__asm volatile
 8007d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d8e:	f383 8811 	msr	BASEPRI, r3
 8007d92:	f3bf 8f6f 	isb	sy
 8007d96:	f3bf 8f4f 	dsb	sy
 8007d9a:	60bb      	str	r3, [r7, #8]
}
 8007d9c:	bf00      	nop
 8007d9e:	e7fe      	b.n	8007d9e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007da0:	f000 f89a 	bl	8007ed8 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8007da4:	6879      	ldr	r1, [r7, #4]
 8007da6:	2023      	movs	r0, #35	; 0x23
 8007da8:	f002 fc1c 	bl	800a5e4 <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007dac:	2100      	movs	r1, #0
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 fef8 	bl	8008ba4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007db4:	f000 f89e 	bl	8007ef4 <xTaskResumeAll>
 8007db8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d107      	bne.n	8007dd0 <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
 8007dc0:	4b06      	ldr	r3, [pc, #24]	; (8007ddc <vTaskDelay+0x6c>)
 8007dc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dc6:	601a      	str	r2, [r3, #0]
 8007dc8:	f3bf 8f4f 	dsb	sy
 8007dcc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007dd0:	bf00      	nop
 8007dd2:	3710      	adds	r7, #16
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}
 8007dd8:	2002683c 	.word	0x2002683c
 8007ddc:	e000ed04 	.word	0xe000ed04

08007de0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b08a      	sub	sp, #40	; 0x28
 8007de4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007de6:	2300      	movs	r3, #0
 8007de8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007dea:	2300      	movs	r3, #0
 8007dec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007dee:	463a      	mov	r2, r7
 8007df0:	1d39      	adds	r1, r7, #4
 8007df2:	f107 0308 	add.w	r3, r7, #8
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7fe fa6c 	bl	80062d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007dfc:	6839      	ldr	r1, [r7, #0]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	68ba      	ldr	r2, [r7, #8]
 8007e02:	9202      	str	r2, [sp, #8]
 8007e04:	9301      	str	r3, [sp, #4]
 8007e06:	2300      	movs	r3, #0
 8007e08:	9300      	str	r3, [sp, #0]
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	460a      	mov	r2, r1
 8007e0e:	492b      	ldr	r1, [pc, #172]	; (8007ebc <vTaskStartScheduler+0xdc>)
 8007e10:	482b      	ldr	r0, [pc, #172]	; (8007ec0 <vTaskStartScheduler+0xe0>)
 8007e12:	f7ff fded 	bl	80079f0 <xTaskCreateStatic>
 8007e16:	4603      	mov	r3, r0
 8007e18:	4a2a      	ldr	r2, [pc, #168]	; (8007ec4 <vTaskStartScheduler+0xe4>)
 8007e1a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007e1c:	4b29      	ldr	r3, [pc, #164]	; (8007ec4 <vTaskStartScheduler+0xe4>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d002      	beq.n	8007e2a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007e24:	2301      	movs	r3, #1
 8007e26:	617b      	str	r3, [r7, #20]
 8007e28:	e001      	b.n	8007e2e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d102      	bne.n	8007e3a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007e34:	f000 ff0a 	bl	8008c4c <xTimerCreateTimerTask>
 8007e38:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d129      	bne.n	8007e94 <vTaskStartScheduler+0xb4>
	__asm volatile
 8007e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e44:	f383 8811 	msr	BASEPRI, r3
 8007e48:	f3bf 8f6f 	isb	sy
 8007e4c:	f3bf 8f4f 	dsb	sy
 8007e50:	613b      	str	r3, [r7, #16]
}
 8007e52:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007e54:	4b1c      	ldr	r3, [pc, #112]	; (8007ec8 <vTaskStartScheduler+0xe8>)
 8007e56:	f04f 32ff 	mov.w	r2, #4294967295
 8007e5a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007e5c:	4b1b      	ldr	r3, [pc, #108]	; (8007ecc <vTaskStartScheduler+0xec>)
 8007e5e:	2201      	movs	r2, #1
 8007e60:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007e62:	4b1b      	ldr	r3, [pc, #108]	; (8007ed0 <vTaskStartScheduler+0xf0>)
 8007e64:	2200      	movs	r2, #0
 8007e66:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 8007e68:	4b1a      	ldr	r3, [pc, #104]	; (8007ed4 <vTaskStartScheduler+0xf4>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	3334      	adds	r3, #52	; 0x34
 8007e6e:	2205      	movs	r2, #5
 8007e70:	4912      	ldr	r1, [pc, #72]	; (8007ebc <vTaskStartScheduler+0xdc>)
 8007e72:	4618      	mov	r0, r3
 8007e74:	f003 fe43 	bl	800bafe <memcmp>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d005      	beq.n	8007e8a <vTaskStartScheduler+0xaa>
 8007e7e:	4b15      	ldr	r3, [pc, #84]	; (8007ed4 <vTaskStartScheduler+0xf4>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4618      	mov	r0, r3
 8007e84:	f003 f92c 	bl	800b0e0 <SEGGER_SYSVIEW_OnTaskStartExec>
 8007e88:	e001      	b.n	8007e8e <vTaskStartScheduler+0xae>
 8007e8a:	f003 f8cb 	bl	800b024 <SEGGER_SYSVIEW_OnIdle>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007e8e:	f001 fbb7 	bl	8009600 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007e92:	e00e      	b.n	8007eb2 <vTaskStartScheduler+0xd2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e9a:	d10a      	bne.n	8007eb2 <vTaskStartScheduler+0xd2>
	__asm volatile
 8007e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ea0:	f383 8811 	msr	BASEPRI, r3
 8007ea4:	f3bf 8f6f 	isb	sy
 8007ea8:	f3bf 8f4f 	dsb	sy
 8007eac:	60fb      	str	r3, [r7, #12]
}
 8007eae:	bf00      	nop
 8007eb0:	e7fe      	b.n	8007eb0 <vTaskStartScheduler+0xd0>
}
 8007eb2:	bf00      	nop
 8007eb4:	3718      	adds	r7, #24
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	0800cb18 	.word	0x0800cb18
 8007ec0:	08008621 	.word	0x08008621
 8007ec4:	20026838 	.word	0x20026838
 8007ec8:	20026834 	.word	0x20026834
 8007ecc:	20026820 	.word	0x20026820
 8007ed0:	20026818 	.word	0x20026818
 8007ed4:	20026340 	.word	0x20026340

08007ed8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007ed8:	b480      	push	{r7}
 8007eda:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007edc:	4b04      	ldr	r3, [pc, #16]	; (8007ef0 <vTaskSuspendAll+0x18>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	4a03      	ldr	r2, [pc, #12]	; (8007ef0 <vTaskSuspendAll+0x18>)
 8007ee4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007ee6:	bf00      	nop
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr
 8007ef0:	2002683c 	.word	0x2002683c

08007ef4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b084      	sub	sp, #16
 8007ef8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007efa:	2300      	movs	r3, #0
 8007efc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007efe:	2300      	movs	r3, #0
 8007f00:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007f02:	4b44      	ldr	r3, [pc, #272]	; (8008014 <xTaskResumeAll+0x120>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d10a      	bne.n	8007f20 <xTaskResumeAll+0x2c>
	__asm volatile
 8007f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f0e:	f383 8811 	msr	BASEPRI, r3
 8007f12:	f3bf 8f6f 	isb	sy
 8007f16:	f3bf 8f4f 	dsb	sy
 8007f1a:	603b      	str	r3, [r7, #0]
}
 8007f1c:	bf00      	nop
 8007f1e:	e7fe      	b.n	8007f1e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007f20:	f001 fc10 	bl	8009744 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007f24:	4b3b      	ldr	r3, [pc, #236]	; (8008014 <xTaskResumeAll+0x120>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	3b01      	subs	r3, #1
 8007f2a:	4a3a      	ldr	r2, [pc, #232]	; (8008014 <xTaskResumeAll+0x120>)
 8007f2c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f2e:	4b39      	ldr	r3, [pc, #228]	; (8008014 <xTaskResumeAll+0x120>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d166      	bne.n	8008004 <xTaskResumeAll+0x110>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f36:	4b38      	ldr	r3, [pc, #224]	; (8008018 <xTaskResumeAll+0x124>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d062      	beq.n	8008004 <xTaskResumeAll+0x110>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f3e:	e033      	b.n	8007fa8 <xTaskResumeAll+0xb4>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f40:	4b36      	ldr	r3, [pc, #216]	; (800801c <xTaskResumeAll+0x128>)
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	68db      	ldr	r3, [r3, #12]
 8007f46:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	3318      	adds	r3, #24
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f7fe fb7d 	bl	800664c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	3304      	adds	r3, #4
 8007f56:	4618      	mov	r0, r3
 8007f58:	f7fe fb78 	bl	800664c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f003 f900 	bl	800b164 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f68:	4b2d      	ldr	r3, [pc, #180]	; (8008020 <xTaskResumeAll+0x12c>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	d903      	bls.n	8007f78 <xTaskResumeAll+0x84>
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f74:	4a2a      	ldr	r2, [pc, #168]	; (8008020 <xTaskResumeAll+0x12c>)
 8007f76:	6013      	str	r3, [r2, #0]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f7c:	4613      	mov	r3, r2
 8007f7e:	009b      	lsls	r3, r3, #2
 8007f80:	4413      	add	r3, r2
 8007f82:	009b      	lsls	r3, r3, #2
 8007f84:	4a27      	ldr	r2, [pc, #156]	; (8008024 <xTaskResumeAll+0x130>)
 8007f86:	441a      	add	r2, r3
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	3304      	adds	r3, #4
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	4610      	mov	r0, r2
 8007f90:	f7fe faff 	bl	8006592 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f98:	4b23      	ldr	r3, [pc, #140]	; (8008028 <xTaskResumeAll+0x134>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d302      	bcc.n	8007fa8 <xTaskResumeAll+0xb4>
					{
						xYieldPending = pdTRUE;
 8007fa2:	4b22      	ldr	r3, [pc, #136]	; (800802c <xTaskResumeAll+0x138>)
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007fa8:	4b1c      	ldr	r3, [pc, #112]	; (800801c <xTaskResumeAll+0x128>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1c7      	bne.n	8007f40 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d001      	beq.n	8007fba <xTaskResumeAll+0xc6>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007fb6:	f000 fc21 	bl	80087fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007fba:	4b1d      	ldr	r3, [pc, #116]	; (8008030 <xTaskResumeAll+0x13c>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d010      	beq.n	8007fe8 <xTaskResumeAll+0xf4>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007fc6:	f000 f859 	bl	800807c <xTaskIncrementTick>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d002      	beq.n	8007fd6 <xTaskResumeAll+0xe2>
							{
								xYieldPending = pdTRUE;
 8007fd0:	4b16      	ldr	r3, [pc, #88]	; (800802c <xTaskResumeAll+0x138>)
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	3b01      	subs	r3, #1
 8007fda:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d1f1      	bne.n	8007fc6 <xTaskResumeAll+0xd2>

						xPendedTicks = 0;
 8007fe2:	4b13      	ldr	r3, [pc, #76]	; (8008030 <xTaskResumeAll+0x13c>)
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007fe8:	4b10      	ldr	r3, [pc, #64]	; (800802c <xTaskResumeAll+0x138>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d009      	beq.n	8008004 <xTaskResumeAll+0x110>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007ff4:	4b0f      	ldr	r3, [pc, #60]	; (8008034 <xTaskResumeAll+0x140>)
 8007ff6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ffa:	601a      	str	r2, [r3, #0]
 8007ffc:	f3bf 8f4f 	dsb	sy
 8008000:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008004:	f001 fbce 	bl	80097a4 <vPortExitCritical>

	return xAlreadyYielded;
 8008008:	68bb      	ldr	r3, [r7, #8]
}
 800800a:	4618      	mov	r0, r3
 800800c:	3710      	adds	r7, #16
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	2002683c 	.word	0x2002683c
 8008018:	20026814 	.word	0x20026814
 800801c:	200267d4 	.word	0x200267d4
 8008020:	2002681c 	.word	0x2002681c
 8008024:	20026344 	.word	0x20026344
 8008028:	20026340 	.word	0x20026340
 800802c:	20026828 	.word	0x20026828
 8008030:	20026824 	.word	0x20026824
 8008034:	e000ed04 	.word	0xe000ed04

08008038 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008038:	b480      	push	{r7}
 800803a:	b083      	sub	sp, #12
 800803c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800803e:	4b05      	ldr	r3, [pc, #20]	; (8008054 <xTaskGetTickCount+0x1c>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008044:	687b      	ldr	r3, [r7, #4]
}
 8008046:	4618      	mov	r0, r3
 8008048:	370c      	adds	r7, #12
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	20026818 	.word	0x20026818

08008058 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800805e:	f001 fc53 	bl	8009908 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008062:	2300      	movs	r3, #0
 8008064:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008066:	4b04      	ldr	r3, [pc, #16]	; (8008078 <xTaskGetTickCountFromISR+0x20>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800806c:	683b      	ldr	r3, [r7, #0]
}
 800806e:	4618      	mov	r0, r3
 8008070:	3708      	adds	r7, #8
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
 8008076:	bf00      	nop
 8008078:	20026818 	.word	0x20026818

0800807c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b086      	sub	sp, #24
 8008080:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008082:	2300      	movs	r3, #0
 8008084:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008086:	4b51      	ldr	r3, [pc, #324]	; (80081cc <xTaskIncrementTick+0x150>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	2b00      	cmp	r3, #0
 800808c:	f040 8093 	bne.w	80081b6 <xTaskIncrementTick+0x13a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008090:	4b4f      	ldr	r3, [pc, #316]	; (80081d0 <xTaskIncrementTick+0x154>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	3301      	adds	r3, #1
 8008096:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008098:	4a4d      	ldr	r2, [pc, #308]	; (80081d0 <xTaskIncrementTick+0x154>)
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d120      	bne.n	80080e6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80080a4:	4b4b      	ldr	r3, [pc, #300]	; (80081d4 <xTaskIncrementTick+0x158>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d00a      	beq.n	80080c4 <xTaskIncrementTick+0x48>
	__asm volatile
 80080ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b2:	f383 8811 	msr	BASEPRI, r3
 80080b6:	f3bf 8f6f 	isb	sy
 80080ba:	f3bf 8f4f 	dsb	sy
 80080be:	603b      	str	r3, [r7, #0]
}
 80080c0:	bf00      	nop
 80080c2:	e7fe      	b.n	80080c2 <xTaskIncrementTick+0x46>
 80080c4:	4b43      	ldr	r3, [pc, #268]	; (80081d4 <xTaskIncrementTick+0x158>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	60fb      	str	r3, [r7, #12]
 80080ca:	4b43      	ldr	r3, [pc, #268]	; (80081d8 <xTaskIncrementTick+0x15c>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a41      	ldr	r2, [pc, #260]	; (80081d4 <xTaskIncrementTick+0x158>)
 80080d0:	6013      	str	r3, [r2, #0]
 80080d2:	4a41      	ldr	r2, [pc, #260]	; (80081d8 <xTaskIncrementTick+0x15c>)
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6013      	str	r3, [r2, #0]
 80080d8:	4b40      	ldr	r3, [pc, #256]	; (80081dc <xTaskIncrementTick+0x160>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	3301      	adds	r3, #1
 80080de:	4a3f      	ldr	r2, [pc, #252]	; (80081dc <xTaskIncrementTick+0x160>)
 80080e0:	6013      	str	r3, [r2, #0]
 80080e2:	f000 fb8b 	bl	80087fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80080e6:	4b3e      	ldr	r3, [pc, #248]	; (80081e0 <xTaskIncrementTick+0x164>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d34d      	bcc.n	800818c <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080f0:	4b38      	ldr	r3, [pc, #224]	; (80081d4 <xTaskIncrementTick+0x158>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d104      	bne.n	8008104 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080fa:	4b39      	ldr	r3, [pc, #228]	; (80081e0 <xTaskIncrementTick+0x164>)
 80080fc:	f04f 32ff 	mov.w	r2, #4294967295
 8008100:	601a      	str	r2, [r3, #0]
					break;
 8008102:	e043      	b.n	800818c <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008104:	4b33      	ldr	r3, [pc, #204]	; (80081d4 <xTaskIncrementTick+0x158>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008114:	693a      	ldr	r2, [r7, #16]
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	429a      	cmp	r2, r3
 800811a:	d203      	bcs.n	8008124 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800811c:	4a30      	ldr	r2, [pc, #192]	; (80081e0 <xTaskIncrementTick+0x164>)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008122:	e033      	b.n	800818c <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	3304      	adds	r3, #4
 8008128:	4618      	mov	r0, r3
 800812a:	f7fe fa8f 	bl	800664c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008132:	2b00      	cmp	r3, #0
 8008134:	d004      	beq.n	8008140 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	3318      	adds	r3, #24
 800813a:	4618      	mov	r0, r3
 800813c:	f7fe fa86 	bl	800664c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	4618      	mov	r0, r3
 8008144:	f003 f80e 	bl	800b164 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800814c:	4b25      	ldr	r3, [pc, #148]	; (80081e4 <xTaskIncrementTick+0x168>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	429a      	cmp	r2, r3
 8008152:	d903      	bls.n	800815c <xTaskIncrementTick+0xe0>
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008158:	4a22      	ldr	r2, [pc, #136]	; (80081e4 <xTaskIncrementTick+0x168>)
 800815a:	6013      	str	r3, [r2, #0]
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008160:	4613      	mov	r3, r2
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	4413      	add	r3, r2
 8008166:	009b      	lsls	r3, r3, #2
 8008168:	4a1f      	ldr	r2, [pc, #124]	; (80081e8 <xTaskIncrementTick+0x16c>)
 800816a:	441a      	add	r2, r3
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	3304      	adds	r3, #4
 8008170:	4619      	mov	r1, r3
 8008172:	4610      	mov	r0, r2
 8008174:	f7fe fa0d 	bl	8006592 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800817c:	4b1b      	ldr	r3, [pc, #108]	; (80081ec <xTaskIncrementTick+0x170>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008182:	429a      	cmp	r2, r3
 8008184:	d3b4      	bcc.n	80080f0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008186:	2301      	movs	r3, #1
 8008188:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800818a:	e7b1      	b.n	80080f0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800818c:	4b17      	ldr	r3, [pc, #92]	; (80081ec <xTaskIncrementTick+0x170>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008192:	4915      	ldr	r1, [pc, #84]	; (80081e8 <xTaskIncrementTick+0x16c>)
 8008194:	4613      	mov	r3, r2
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	4413      	add	r3, r2
 800819a:	009b      	lsls	r3, r3, #2
 800819c:	440b      	add	r3, r1
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	d901      	bls.n	80081a8 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 80081a4:	2301      	movs	r3, #1
 80081a6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80081a8:	4b11      	ldr	r3, [pc, #68]	; (80081f0 <xTaskIncrementTick+0x174>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d007      	beq.n	80081c0 <xTaskIncrementTick+0x144>
			{
				xSwitchRequired = pdTRUE;
 80081b0:	2301      	movs	r3, #1
 80081b2:	617b      	str	r3, [r7, #20]
 80081b4:	e004      	b.n	80081c0 <xTaskIncrementTick+0x144>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80081b6:	4b0f      	ldr	r3, [pc, #60]	; (80081f4 <xTaskIncrementTick+0x178>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	3301      	adds	r3, #1
 80081bc:	4a0d      	ldr	r2, [pc, #52]	; (80081f4 <xTaskIncrementTick+0x178>)
 80081be:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80081c0:	697b      	ldr	r3, [r7, #20]
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3718      	adds	r7, #24
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	2002683c 	.word	0x2002683c
 80081d0:	20026818 	.word	0x20026818
 80081d4:	200267cc 	.word	0x200267cc
 80081d8:	200267d0 	.word	0x200267d0
 80081dc:	2002682c 	.word	0x2002682c
 80081e0:	20026834 	.word	0x20026834
 80081e4:	2002681c 	.word	0x2002681c
 80081e8:	20026344 	.word	0x20026344
 80081ec:	20026340 	.word	0x20026340
 80081f0:	20026828 	.word	0x20026828
 80081f4:	20026824 	.word	0x20026824

080081f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b084      	sub	sp, #16
 80081fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80081fe:	4b30      	ldr	r3, [pc, #192]	; (80082c0 <vTaskSwitchContext+0xc8>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d003      	beq.n	800820e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008206:	4b2f      	ldr	r3, [pc, #188]	; (80082c4 <vTaskSwitchContext+0xcc>)
 8008208:	2201      	movs	r2, #1
 800820a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800820c:	e054      	b.n	80082b8 <vTaskSwitchContext+0xc0>
		xYieldPending = pdFALSE;
 800820e:	4b2d      	ldr	r3, [pc, #180]	; (80082c4 <vTaskSwitchContext+0xcc>)
 8008210:	2200      	movs	r2, #0
 8008212:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008214:	4b2c      	ldr	r3, [pc, #176]	; (80082c8 <vTaskSwitchContext+0xd0>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	60fb      	str	r3, [r7, #12]
 800821a:	e010      	b.n	800823e <vTaskSwitchContext+0x46>
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d10a      	bne.n	8008238 <vTaskSwitchContext+0x40>
	__asm volatile
 8008222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008226:	f383 8811 	msr	BASEPRI, r3
 800822a:	f3bf 8f6f 	isb	sy
 800822e:	f3bf 8f4f 	dsb	sy
 8008232:	607b      	str	r3, [r7, #4]
}
 8008234:	bf00      	nop
 8008236:	e7fe      	b.n	8008236 <vTaskSwitchContext+0x3e>
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	3b01      	subs	r3, #1
 800823c:	60fb      	str	r3, [r7, #12]
 800823e:	4923      	ldr	r1, [pc, #140]	; (80082cc <vTaskSwitchContext+0xd4>)
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	4613      	mov	r3, r2
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	4413      	add	r3, r2
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	440b      	add	r3, r1
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d0e4      	beq.n	800821c <vTaskSwitchContext+0x24>
 8008252:	68fa      	ldr	r2, [r7, #12]
 8008254:	4613      	mov	r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	4413      	add	r3, r2
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	4a1b      	ldr	r2, [pc, #108]	; (80082cc <vTaskSwitchContext+0xd4>)
 800825e:	4413      	add	r3, r2
 8008260:	60bb      	str	r3, [r7, #8]
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	685a      	ldr	r2, [r3, #4]
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	605a      	str	r2, [r3, #4]
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	685a      	ldr	r2, [r3, #4]
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	3308      	adds	r3, #8
 8008274:	429a      	cmp	r2, r3
 8008276:	d104      	bne.n	8008282 <vTaskSwitchContext+0x8a>
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	685a      	ldr	r2, [r3, #4]
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	605a      	str	r2, [r3, #4]
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	68db      	ldr	r3, [r3, #12]
 8008288:	4a11      	ldr	r2, [pc, #68]	; (80082d0 <vTaskSwitchContext+0xd8>)
 800828a:	6013      	str	r3, [r2, #0]
 800828c:	4a0e      	ldr	r2, [pc, #56]	; (80082c8 <vTaskSwitchContext+0xd0>)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 8008292:	4b0f      	ldr	r3, [pc, #60]	; (80082d0 <vTaskSwitchContext+0xd8>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	3334      	adds	r3, #52	; 0x34
 8008298:	2205      	movs	r2, #5
 800829a:	490e      	ldr	r1, [pc, #56]	; (80082d4 <vTaskSwitchContext+0xdc>)
 800829c:	4618      	mov	r0, r3
 800829e:	f003 fc2e 	bl	800bafe <memcmp>
 80082a2:	4603      	mov	r3, r0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d005      	beq.n	80082b4 <vTaskSwitchContext+0xbc>
 80082a8:	4b09      	ldr	r3, [pc, #36]	; (80082d0 <vTaskSwitchContext+0xd8>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4618      	mov	r0, r3
 80082ae:	f002 ff17 	bl	800b0e0 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80082b2:	e001      	b.n	80082b8 <vTaskSwitchContext+0xc0>
		traceTASK_SWITCHED_IN();
 80082b4:	f002 feb6 	bl	800b024 <SEGGER_SYSVIEW_OnIdle>
}
 80082b8:	bf00      	nop
 80082ba:	3710      	adds	r7, #16
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}
 80082c0:	2002683c 	.word	0x2002683c
 80082c4:	20026828 	.word	0x20026828
 80082c8:	2002681c 	.word	0x2002681c
 80082cc:	20026344 	.word	0x20026344
 80082d0:	20026340 	.word	0x20026340
 80082d4:	0800cb18 	.word	0x0800cb18

080082d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b084      	sub	sp, #16
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
 80082e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d10a      	bne.n	80082fe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80082e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ec:	f383 8811 	msr	BASEPRI, r3
 80082f0:	f3bf 8f6f 	isb	sy
 80082f4:	f3bf 8f4f 	dsb	sy
 80082f8:	60fb      	str	r3, [r7, #12]
}
 80082fa:	bf00      	nop
 80082fc:	e7fe      	b.n	80082fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80082fe:	4b07      	ldr	r3, [pc, #28]	; (800831c <vTaskPlaceOnEventList+0x44>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	3318      	adds	r3, #24
 8008304:	4619      	mov	r1, r3
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f7fe f967 	bl	80065da <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800830c:	2101      	movs	r1, #1
 800830e:	6838      	ldr	r0, [r7, #0]
 8008310:	f000 fc48 	bl	8008ba4 <prvAddCurrentTaskToDelayedList>
}
 8008314:	bf00      	nop
 8008316:	3710      	adds	r7, #16
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}
 800831c:	20026340 	.word	0x20026340

08008320 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008320:	b580      	push	{r7, lr}
 8008322:	b086      	sub	sp, #24
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d10a      	bne.n	8008348 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008336:	f383 8811 	msr	BASEPRI, r3
 800833a:	f3bf 8f6f 	isb	sy
 800833e:	f3bf 8f4f 	dsb	sy
 8008342:	617b      	str	r3, [r7, #20]
}
 8008344:	bf00      	nop
 8008346:	e7fe      	b.n	8008346 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008348:	4b0b      	ldr	r3, [pc, #44]	; (8008378 <vTaskPlaceOnEventListRestricted+0x58>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	3318      	adds	r3, #24
 800834e:	4619      	mov	r1, r3
 8008350:	68f8      	ldr	r0, [r7, #12]
 8008352:	f7fe f91e 	bl	8006592 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d002      	beq.n	8008362 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800835c:	f04f 33ff 	mov.w	r3, #4294967295
 8008360:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8008362:	2024      	movs	r0, #36	; 0x24
 8008364:	f002 f920 	bl	800a5a8 <SEGGER_SYSVIEW_RecordVoid>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008368:	6879      	ldr	r1, [r7, #4]
 800836a:	68b8      	ldr	r0, [r7, #8]
 800836c:	f000 fc1a 	bl	8008ba4 <prvAddCurrentTaskToDelayedList>
	}
 8008370:	bf00      	nop
 8008372:	3718      	adds	r7, #24
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}
 8008378:	20026340 	.word	0x20026340

0800837c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b086      	sub	sp, #24
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	68db      	ldr	r3, [r3, #12]
 800838a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d10a      	bne.n	80083a8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008396:	f383 8811 	msr	BASEPRI, r3
 800839a:	f3bf 8f6f 	isb	sy
 800839e:	f3bf 8f4f 	dsb	sy
 80083a2:	60fb      	str	r3, [r7, #12]
}
 80083a4:	bf00      	nop
 80083a6:	e7fe      	b.n	80083a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	3318      	adds	r3, #24
 80083ac:	4618      	mov	r0, r3
 80083ae:	f7fe f94d 	bl	800664c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083b2:	4b20      	ldr	r3, [pc, #128]	; (8008434 <xTaskRemoveFromEventList+0xb8>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d121      	bne.n	80083fe <xTaskRemoveFromEventList+0x82>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	3304      	adds	r3, #4
 80083be:	4618      	mov	r0, r3
 80083c0:	f7fe f944 	bl	800664c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	4618      	mov	r0, r3
 80083c8:	f002 fecc 	bl	800b164 <SEGGER_SYSVIEW_OnTaskStartReady>
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083d0:	4b19      	ldr	r3, [pc, #100]	; (8008438 <xTaskRemoveFromEventList+0xbc>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	429a      	cmp	r2, r3
 80083d6:	d903      	bls.n	80083e0 <xTaskRemoveFromEventList+0x64>
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083dc:	4a16      	ldr	r2, [pc, #88]	; (8008438 <xTaskRemoveFromEventList+0xbc>)
 80083de:	6013      	str	r3, [r2, #0]
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083e4:	4613      	mov	r3, r2
 80083e6:	009b      	lsls	r3, r3, #2
 80083e8:	4413      	add	r3, r2
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	4a13      	ldr	r2, [pc, #76]	; (800843c <xTaskRemoveFromEventList+0xc0>)
 80083ee:	441a      	add	r2, r3
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	3304      	adds	r3, #4
 80083f4:	4619      	mov	r1, r3
 80083f6:	4610      	mov	r0, r2
 80083f8:	f7fe f8cb 	bl	8006592 <vListInsertEnd>
 80083fc:	e005      	b.n	800840a <xTaskRemoveFromEventList+0x8e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80083fe:	693b      	ldr	r3, [r7, #16]
 8008400:	3318      	adds	r3, #24
 8008402:	4619      	mov	r1, r3
 8008404:	480e      	ldr	r0, [pc, #56]	; (8008440 <xTaskRemoveFromEventList+0xc4>)
 8008406:	f7fe f8c4 	bl	8006592 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800840e:	4b0d      	ldr	r3, [pc, #52]	; (8008444 <xTaskRemoveFromEventList+0xc8>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008414:	429a      	cmp	r2, r3
 8008416:	d905      	bls.n	8008424 <xTaskRemoveFromEventList+0xa8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008418:	2301      	movs	r3, #1
 800841a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800841c:	4b0a      	ldr	r3, [pc, #40]	; (8008448 <xTaskRemoveFromEventList+0xcc>)
 800841e:	2201      	movs	r2, #1
 8008420:	601a      	str	r2, [r3, #0]
 8008422:	e001      	b.n	8008428 <xTaskRemoveFromEventList+0xac>
	}
	else
	{
		xReturn = pdFALSE;
 8008424:	2300      	movs	r3, #0
 8008426:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008428:	697b      	ldr	r3, [r7, #20]
}
 800842a:	4618      	mov	r0, r3
 800842c:	3718      	adds	r7, #24
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
 8008432:	bf00      	nop
 8008434:	2002683c 	.word	0x2002683c
 8008438:	2002681c 	.word	0x2002681c
 800843c:	20026344 	.word	0x20026344
 8008440:	200267d4 	.word	0x200267d4
 8008444:	20026340 	.word	0x20026340
 8008448:	20026828 	.word	0x20026828

0800844c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b086      	sub	sp, #24
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8008456:	4b2b      	ldr	r3, [pc, #172]	; (8008504 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d10a      	bne.n	8008474 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800845e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008462:	f383 8811 	msr	BASEPRI, r3
 8008466:	f3bf 8f6f 	isb	sy
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	613b      	str	r3, [r7, #16]
}
 8008470:	bf00      	nop
 8008472:	e7fe      	b.n	8008472 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	68db      	ldr	r3, [r3, #12]
 8008482:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d10a      	bne.n	80084a0 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800848a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848e:	f383 8811 	msr	BASEPRI, r3
 8008492:	f3bf 8f6f 	isb	sy
 8008496:	f3bf 8f4f 	dsb	sy
 800849a:	60fb      	str	r3, [r7, #12]
}
 800849c:	bf00      	nop
 800849e:	e7fe      	b.n	800849e <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f7fe f8d3 	bl	800664c <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	3304      	adds	r3, #4
 80084aa:	4618      	mov	r0, r3
 80084ac:	f7fe f8ce 	bl	800664c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	4618      	mov	r0, r3
 80084b4:	f002 fe56 	bl	800b164 <SEGGER_SYSVIEW_OnTaskStartReady>
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084bc:	4b12      	ldr	r3, [pc, #72]	; (8008508 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d903      	bls.n	80084cc <vTaskRemoveFromUnorderedEventList+0x80>
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084c8:	4a0f      	ldr	r2, [pc, #60]	; (8008508 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80084ca:	6013      	str	r3, [r2, #0]
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084d0:	4613      	mov	r3, r2
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	4413      	add	r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	4a0c      	ldr	r2, [pc, #48]	; (800850c <vTaskRemoveFromUnorderedEventList+0xc0>)
 80084da:	441a      	add	r2, r3
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	3304      	adds	r3, #4
 80084e0:	4619      	mov	r1, r3
 80084e2:	4610      	mov	r0, r2
 80084e4:	f7fe f855 	bl	8006592 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ec:	4b08      	ldr	r3, [pc, #32]	; (8008510 <vTaskRemoveFromUnorderedEventList+0xc4>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d902      	bls.n	80084fc <vTaskRemoveFromUnorderedEventList+0xb0>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80084f6:	4b07      	ldr	r3, [pc, #28]	; (8008514 <vTaskRemoveFromUnorderedEventList+0xc8>)
 80084f8:	2201      	movs	r2, #1
 80084fa:	601a      	str	r2, [r3, #0]
	}
}
 80084fc:	bf00      	nop
 80084fe:	3718      	adds	r7, #24
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}
 8008504:	2002683c 	.word	0x2002683c
 8008508:	2002681c 	.word	0x2002681c
 800850c:	20026344 	.word	0x20026344
 8008510:	20026340 	.word	0x20026340
 8008514:	20026828 	.word	0x20026828

08008518 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008518:	b480      	push	{r7}
 800851a:	b083      	sub	sp, #12
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008520:	4b06      	ldr	r3, [pc, #24]	; (800853c <vTaskInternalSetTimeOutState+0x24>)
 8008522:	681a      	ldr	r2, [r3, #0]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008528:	4b05      	ldr	r3, [pc, #20]	; (8008540 <vTaskInternalSetTimeOutState+0x28>)
 800852a:	681a      	ldr	r2, [r3, #0]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	605a      	str	r2, [r3, #4]
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr
 800853c:	2002682c 	.word	0x2002682c
 8008540:	20026818 	.word	0x20026818

08008544 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b088      	sub	sp, #32
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d10a      	bne.n	800856a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008558:	f383 8811 	msr	BASEPRI, r3
 800855c:	f3bf 8f6f 	isb	sy
 8008560:	f3bf 8f4f 	dsb	sy
 8008564:	613b      	str	r3, [r7, #16]
}
 8008566:	bf00      	nop
 8008568:	e7fe      	b.n	8008568 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d10a      	bne.n	8008586 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008574:	f383 8811 	msr	BASEPRI, r3
 8008578:	f3bf 8f6f 	isb	sy
 800857c:	f3bf 8f4f 	dsb	sy
 8008580:	60fb      	str	r3, [r7, #12]
}
 8008582:	bf00      	nop
 8008584:	e7fe      	b.n	8008584 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008586:	f001 f8dd 	bl	8009744 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800858a:	4b1d      	ldr	r3, [pc, #116]	; (8008600 <xTaskCheckForTimeOut+0xbc>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	69ba      	ldr	r2, [r7, #24]
 8008596:	1ad3      	subs	r3, r2, r3
 8008598:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085a2:	d102      	bne.n	80085aa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80085a4:	2300      	movs	r3, #0
 80085a6:	61fb      	str	r3, [r7, #28]
 80085a8:	e023      	b.n	80085f2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681a      	ldr	r2, [r3, #0]
 80085ae:	4b15      	ldr	r3, [pc, #84]	; (8008604 <xTaskCheckForTimeOut+0xc0>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d007      	beq.n	80085c6 <xTaskCheckForTimeOut+0x82>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	69ba      	ldr	r2, [r7, #24]
 80085bc:	429a      	cmp	r2, r3
 80085be:	d302      	bcc.n	80085c6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80085c0:	2301      	movs	r3, #1
 80085c2:	61fb      	str	r3, [r7, #28]
 80085c4:	e015      	b.n	80085f2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	697a      	ldr	r2, [r7, #20]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d20b      	bcs.n	80085e8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	681a      	ldr	r2, [r3, #0]
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	1ad2      	subs	r2, r2, r3
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f7ff ff9b 	bl	8008518 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80085e2:	2300      	movs	r3, #0
 80085e4:	61fb      	str	r3, [r7, #28]
 80085e6:	e004      	b.n	80085f2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	2200      	movs	r2, #0
 80085ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80085ee:	2301      	movs	r3, #1
 80085f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80085f2:	f001 f8d7 	bl	80097a4 <vPortExitCritical>

	return xReturn;
 80085f6:	69fb      	ldr	r3, [r7, #28]
}
 80085f8:	4618      	mov	r0, r3
 80085fa:	3720      	adds	r7, #32
 80085fc:	46bd      	mov	sp, r7
 80085fe:	bd80      	pop	{r7, pc}
 8008600:	20026818 	.word	0x20026818
 8008604:	2002682c 	.word	0x2002682c

08008608 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008608:	b480      	push	{r7}
 800860a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800860c:	4b03      	ldr	r3, [pc, #12]	; (800861c <vTaskMissedYield+0x14>)
 800860e:	2201      	movs	r2, #1
 8008610:	601a      	str	r2, [r3, #0]
}
 8008612:	bf00      	nop
 8008614:	46bd      	mov	sp, r7
 8008616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861a:	4770      	bx	lr
 800861c:	20026828 	.word	0x20026828

08008620 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008628:	f000 f852 	bl	80086d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800862c:	4b06      	ldr	r3, [pc, #24]	; (8008648 <prvIdleTask+0x28>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	2b01      	cmp	r3, #1
 8008632:	d9f9      	bls.n	8008628 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008634:	4b05      	ldr	r3, [pc, #20]	; (800864c <prvIdleTask+0x2c>)
 8008636:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800863a:	601a      	str	r2, [r3, #0]
 800863c:	f3bf 8f4f 	dsb	sy
 8008640:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008644:	e7f0      	b.n	8008628 <prvIdleTask+0x8>
 8008646:	bf00      	nop
 8008648:	20026344 	.word	0x20026344
 800864c:	e000ed04 	.word	0xe000ed04

08008650 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b082      	sub	sp, #8
 8008654:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008656:	2300      	movs	r3, #0
 8008658:	607b      	str	r3, [r7, #4]
 800865a:	e00c      	b.n	8008676 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800865c:	687a      	ldr	r2, [r7, #4]
 800865e:	4613      	mov	r3, r2
 8008660:	009b      	lsls	r3, r3, #2
 8008662:	4413      	add	r3, r2
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	4a12      	ldr	r2, [pc, #72]	; (80086b0 <prvInitialiseTaskLists+0x60>)
 8008668:	4413      	add	r3, r2
 800866a:	4618      	mov	r0, r3
 800866c:	f7fd ff64 	bl	8006538 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	3301      	adds	r3, #1
 8008674:	607b      	str	r3, [r7, #4]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2b37      	cmp	r3, #55	; 0x37
 800867a:	d9ef      	bls.n	800865c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800867c:	480d      	ldr	r0, [pc, #52]	; (80086b4 <prvInitialiseTaskLists+0x64>)
 800867e:	f7fd ff5b 	bl	8006538 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008682:	480d      	ldr	r0, [pc, #52]	; (80086b8 <prvInitialiseTaskLists+0x68>)
 8008684:	f7fd ff58 	bl	8006538 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008688:	480c      	ldr	r0, [pc, #48]	; (80086bc <prvInitialiseTaskLists+0x6c>)
 800868a:	f7fd ff55 	bl	8006538 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800868e:	480c      	ldr	r0, [pc, #48]	; (80086c0 <prvInitialiseTaskLists+0x70>)
 8008690:	f7fd ff52 	bl	8006538 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008694:	480b      	ldr	r0, [pc, #44]	; (80086c4 <prvInitialiseTaskLists+0x74>)
 8008696:	f7fd ff4f 	bl	8006538 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800869a:	4b0b      	ldr	r3, [pc, #44]	; (80086c8 <prvInitialiseTaskLists+0x78>)
 800869c:	4a05      	ldr	r2, [pc, #20]	; (80086b4 <prvInitialiseTaskLists+0x64>)
 800869e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80086a0:	4b0a      	ldr	r3, [pc, #40]	; (80086cc <prvInitialiseTaskLists+0x7c>)
 80086a2:	4a05      	ldr	r2, [pc, #20]	; (80086b8 <prvInitialiseTaskLists+0x68>)
 80086a4:	601a      	str	r2, [r3, #0]
}
 80086a6:	bf00      	nop
 80086a8:	3708      	adds	r7, #8
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
 80086ae:	bf00      	nop
 80086b0:	20026344 	.word	0x20026344
 80086b4:	200267a4 	.word	0x200267a4
 80086b8:	200267b8 	.word	0x200267b8
 80086bc:	200267d4 	.word	0x200267d4
 80086c0:	200267e8 	.word	0x200267e8
 80086c4:	20026800 	.word	0x20026800
 80086c8:	200267cc 	.word	0x200267cc
 80086cc:	200267d0 	.word	0x200267d0

080086d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b082      	sub	sp, #8
 80086d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086d6:	e019      	b.n	800870c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80086d8:	f001 f834 	bl	8009744 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086dc:	4b10      	ldr	r3, [pc, #64]	; (8008720 <prvCheckTasksWaitingTermination+0x50>)
 80086de:	68db      	ldr	r3, [r3, #12]
 80086e0:	68db      	ldr	r3, [r3, #12]
 80086e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	3304      	adds	r3, #4
 80086e8:	4618      	mov	r0, r3
 80086ea:	f7fd ffaf 	bl	800664c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80086ee:	4b0d      	ldr	r3, [pc, #52]	; (8008724 <prvCheckTasksWaitingTermination+0x54>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	3b01      	subs	r3, #1
 80086f4:	4a0b      	ldr	r2, [pc, #44]	; (8008724 <prvCheckTasksWaitingTermination+0x54>)
 80086f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80086f8:	4b0b      	ldr	r3, [pc, #44]	; (8008728 <prvCheckTasksWaitingTermination+0x58>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	3b01      	subs	r3, #1
 80086fe:	4a0a      	ldr	r2, [pc, #40]	; (8008728 <prvCheckTasksWaitingTermination+0x58>)
 8008700:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008702:	f001 f84f 	bl	80097a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 f848 	bl	800879c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800870c:	4b06      	ldr	r3, [pc, #24]	; (8008728 <prvCheckTasksWaitingTermination+0x58>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1e1      	bne.n	80086d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008714:	bf00      	nop
 8008716:	bf00      	nop
 8008718:	3708      	adds	r7, #8
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	200267e8 	.word	0x200267e8
 8008724:	20026814 	.word	0x20026814
 8008728:	200267fc 	.word	0x200267fc

0800872c <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8008734:	2300      	movs	r3, #0
 8008736:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008738:	e005      	b.n	8008746 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	3301      	adds	r3, #1
 800873e:	607b      	str	r3, [r7, #4]
			ulCount++;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	3301      	adds	r3, #1
 8008744:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	2ba5      	cmp	r3, #165	; 0xa5
 800874c:	d0f5      	beq.n	800873a <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	089b      	lsrs	r3, r3, #2
 8008752:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	b29b      	uxth	r3, r3
	}
 8008758:	4618      	mov	r0, r3
 800875a:	3714      	adds	r7, #20
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr

08008764 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 8008764:	b580      	push	{r7, lr}
 8008766:	b086      	sub	sp, #24
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d102      	bne.n	8008778 <uxTaskGetStackHighWaterMark+0x14>
 8008772:	4b09      	ldr	r3, [pc, #36]	; (8008798 <uxTaskGetStackHighWaterMark+0x34>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	e000      	b.n	800877a <uxTaskGetStackHighWaterMark+0x16>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008780:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 8008782:	6938      	ldr	r0, [r7, #16]
 8008784:	f7ff ffd2 	bl	800872c <prvTaskCheckFreeStackSpace>
 8008788:	4603      	mov	r3, r0
 800878a:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800878c:	68fb      	ldr	r3, [r7, #12]
	}
 800878e:	4618      	mov	r0, r3
 8008790:	3718      	adds	r7, #24
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}
 8008796:	bf00      	nop
 8008798:	20026340 	.word	0x20026340

0800879c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d108      	bne.n	80087c0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087b2:	4618      	mov	r0, r3
 80087b4:	f001 f9b4 	bl	8009b20 <vPortFree>
				vPortFree( pxTCB );
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f001 f9b1 	bl	8009b20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80087be:	e018      	b.n	80087f2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d103      	bne.n	80087d2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f001 f9a8 	bl	8009b20 <vPortFree>
	}
 80087d0:	e00f      	b.n	80087f2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80087d8:	2b02      	cmp	r3, #2
 80087da:	d00a      	beq.n	80087f2 <prvDeleteTCB+0x56>
	__asm volatile
 80087dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e0:	f383 8811 	msr	BASEPRI, r3
 80087e4:	f3bf 8f6f 	isb	sy
 80087e8:	f3bf 8f4f 	dsb	sy
 80087ec:	60fb      	str	r3, [r7, #12]
}
 80087ee:	bf00      	nop
 80087f0:	e7fe      	b.n	80087f0 <prvDeleteTCB+0x54>
	}
 80087f2:	bf00      	nop
 80087f4:	3710      	adds	r7, #16
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}
	...

080087fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80087fc:	b480      	push	{r7}
 80087fe:	b083      	sub	sp, #12
 8008800:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008802:	4b0c      	ldr	r3, [pc, #48]	; (8008834 <prvResetNextTaskUnblockTime+0x38>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d104      	bne.n	8008816 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800880c:	4b0a      	ldr	r3, [pc, #40]	; (8008838 <prvResetNextTaskUnblockTime+0x3c>)
 800880e:	f04f 32ff 	mov.w	r2, #4294967295
 8008812:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008814:	e008      	b.n	8008828 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008816:	4b07      	ldr	r3, [pc, #28]	; (8008834 <prvResetNextTaskUnblockTime+0x38>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	68db      	ldr	r3, [r3, #12]
 800881c:	68db      	ldr	r3, [r3, #12]
 800881e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	4a04      	ldr	r2, [pc, #16]	; (8008838 <prvResetNextTaskUnblockTime+0x3c>)
 8008826:	6013      	str	r3, [r2, #0]
}
 8008828:	bf00      	nop
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr
 8008834:	200267cc 	.word	0x200267cc
 8008838:	20026834 	.word	0x20026834

0800883c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800883c:	b480      	push	{r7}
 800883e:	b083      	sub	sp, #12
 8008840:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8008842:	4b05      	ldr	r3, [pc, #20]	; (8008858 <xTaskGetCurrentTaskHandle+0x1c>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	607b      	str	r3, [r7, #4]

		return xReturn;
 8008848:	687b      	ldr	r3, [r7, #4]
	}
 800884a:	4618      	mov	r0, r3
 800884c:	370c      	adds	r7, #12
 800884e:	46bd      	mov	sp, r7
 8008850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008854:	4770      	bx	lr
 8008856:	bf00      	nop
 8008858:	20026340 	.word	0x20026340

0800885c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800885c:	b480      	push	{r7}
 800885e:	b083      	sub	sp, #12
 8008860:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008862:	4b0b      	ldr	r3, [pc, #44]	; (8008890 <xTaskGetSchedulerState+0x34>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d102      	bne.n	8008870 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800886a:	2301      	movs	r3, #1
 800886c:	607b      	str	r3, [r7, #4]
 800886e:	e008      	b.n	8008882 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008870:	4b08      	ldr	r3, [pc, #32]	; (8008894 <xTaskGetSchedulerState+0x38>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d102      	bne.n	800887e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008878:	2302      	movs	r3, #2
 800887a:	607b      	str	r3, [r7, #4]
 800887c:	e001      	b.n	8008882 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800887e:	2300      	movs	r3, #0
 8008880:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008882:	687b      	ldr	r3, [r7, #4]
	}
 8008884:	4618      	mov	r0, r3
 8008886:	370c      	adds	r7, #12
 8008888:	46bd      	mov	sp, r7
 800888a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888e:	4770      	bx	lr
 8008890:	20026820 	.word	0x20026820
 8008894:	2002683c 	.word	0x2002683c

08008898 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008898:	b580      	push	{r7, lr}
 800889a:	b084      	sub	sp, #16
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80088a4:	2300      	movs	r3, #0
 80088a6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d05a      	beq.n	8008964 <xTaskPriorityInherit+0xcc>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088b2:	4b2f      	ldr	r3, [pc, #188]	; (8008970 <xTaskPriorityInherit+0xd8>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d24a      	bcs.n	8008952 <xTaskPriorityInherit+0xba>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	699b      	ldr	r3, [r3, #24]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	db06      	blt.n	80088d2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088c4:	4b2a      	ldr	r3, [pc, #168]	; (8008970 <xTaskPriorityInherit+0xd8>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088ca:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	6959      	ldr	r1, [r3, #20]
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088da:	4613      	mov	r3, r2
 80088dc:	009b      	lsls	r3, r3, #2
 80088de:	4413      	add	r3, r2
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	4a24      	ldr	r2, [pc, #144]	; (8008974 <xTaskPriorityInherit+0xdc>)
 80088e4:	4413      	add	r3, r2
 80088e6:	4299      	cmp	r1, r3
 80088e8:	d126      	bne.n	8008938 <xTaskPriorityInherit+0xa0>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	3304      	adds	r3, #4
 80088ee:	4618      	mov	r0, r3
 80088f0:	f7fd feac 	bl	800664c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80088f4:	4b1e      	ldr	r3, [pc, #120]	; (8008970 <xTaskPriorityInherit+0xd8>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	4618      	mov	r0, r3
 8008902:	f002 fc2f 	bl	800b164 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800890a:	4b1b      	ldr	r3, [pc, #108]	; (8008978 <xTaskPriorityInherit+0xe0>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	429a      	cmp	r2, r3
 8008910:	d903      	bls.n	800891a <xTaskPriorityInherit+0x82>
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008916:	4a18      	ldr	r2, [pc, #96]	; (8008978 <xTaskPriorityInherit+0xe0>)
 8008918:	6013      	str	r3, [r2, #0]
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800891e:	4613      	mov	r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	4413      	add	r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	4a13      	ldr	r2, [pc, #76]	; (8008974 <xTaskPriorityInherit+0xdc>)
 8008928:	441a      	add	r2, r3
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	3304      	adds	r3, #4
 800892e:	4619      	mov	r1, r3
 8008930:	4610      	mov	r0, r2
 8008932:	f7fd fe2e 	bl	8006592 <vListInsertEnd>
 8008936:	e004      	b.n	8008942 <xTaskPriorityInherit+0xaa>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008938:	4b0d      	ldr	r3, [pc, #52]	; (8008970 <xTaskPriorityInherit+0xd8>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	4619      	mov	r1, r3
 8008946:	2049      	movs	r0, #73	; 0x49
 8008948:	f001 fe4c 	bl	800a5e4 <SEGGER_SYSVIEW_RecordU32>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800894c:	2301      	movs	r3, #1
 800894e:	60fb      	str	r3, [r7, #12]
 8008950:	e008      	b.n	8008964 <xTaskPriorityInherit+0xcc>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008956:	4b06      	ldr	r3, [pc, #24]	; (8008970 <xTaskPriorityInherit+0xd8>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800895c:	429a      	cmp	r2, r3
 800895e:	d201      	bcs.n	8008964 <xTaskPriorityInherit+0xcc>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008960:	2301      	movs	r3, #1
 8008962:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008964:	68fb      	ldr	r3, [r7, #12]
	}
 8008966:	4618      	mov	r0, r3
 8008968:	3710      	adds	r7, #16
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	20026340 	.word	0x20026340
 8008974:	20026344 	.word	0x20026344
 8008978:	2002681c 	.word	0x2002681c

0800897c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800897c:	b580      	push	{r7, lr}
 800897e:	b086      	sub	sp, #24
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008988:	2300      	movs	r3, #0
 800898a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d05f      	beq.n	8008a52 <xTaskPriorityDisinherit+0xd6>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008992:	4b32      	ldr	r3, [pc, #200]	; (8008a5c <xTaskPriorityDisinherit+0xe0>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	693a      	ldr	r2, [r7, #16]
 8008998:	429a      	cmp	r2, r3
 800899a:	d00a      	beq.n	80089b2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800899c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a0:	f383 8811 	msr	BASEPRI, r3
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	60fb      	str	r3, [r7, #12]
}
 80089ae:	bf00      	nop
 80089b0:	e7fe      	b.n	80089b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d10a      	bne.n	80089d0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80089ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089be:	f383 8811 	msr	BASEPRI, r3
 80089c2:	f3bf 8f6f 	isb	sy
 80089c6:	f3bf 8f4f 	dsb	sy
 80089ca:	60bb      	str	r3, [r7, #8]
}
 80089cc:	bf00      	nop
 80089ce:	e7fe      	b.n	80089ce <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089d4:	1e5a      	subs	r2, r3, #1
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d035      	beq.n	8008a52 <xTaskPriorityDisinherit+0xd6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d131      	bne.n	8008a52 <xTaskPriorityDisinherit+0xd6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	3304      	adds	r3, #4
 80089f2:	4618      	mov	r0, r3
 80089f4:	f7fd fe2a 	bl	800664c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	4619      	mov	r1, r3
 80089fc:	204a      	movs	r0, #74	; 0x4a
 80089fe:	f001 fdf1 	bl	800a5e4 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a0e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	4618      	mov	r0, r3
 8008a1a:	f002 fba3 	bl	800b164 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a22:	4b0f      	ldr	r3, [pc, #60]	; (8008a60 <xTaskPriorityDisinherit+0xe4>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d903      	bls.n	8008a32 <xTaskPriorityDisinherit+0xb6>
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a2e:	4a0c      	ldr	r2, [pc, #48]	; (8008a60 <xTaskPriorityDisinherit+0xe4>)
 8008a30:	6013      	str	r3, [r2, #0]
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a36:	4613      	mov	r3, r2
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	4413      	add	r3, r2
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	4a09      	ldr	r2, [pc, #36]	; (8008a64 <xTaskPriorityDisinherit+0xe8>)
 8008a40:	441a      	add	r2, r3
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	3304      	adds	r3, #4
 8008a46:	4619      	mov	r1, r3
 8008a48:	4610      	mov	r0, r2
 8008a4a:	f7fd fda2 	bl	8006592 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008a52:	697b      	ldr	r3, [r7, #20]
	}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3718      	adds	r7, #24
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}
 8008a5c:	20026340 	.word	0x20026340
 8008a60:	2002681c 	.word	0x2002681c
 8008a64:	20026344 	.word	0x20026344

08008a68 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b088      	sub	sp, #32
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008a76:	2301      	movs	r3, #1
 8008a78:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d073      	beq.n	8008b68 <vTaskPriorityDisinheritAfterTimeout+0x100>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008a80:	69bb      	ldr	r3, [r7, #24]
 8008a82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d10a      	bne.n	8008a9e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a8c:	f383 8811 	msr	BASEPRI, r3
 8008a90:	f3bf 8f6f 	isb	sy
 8008a94:	f3bf 8f4f 	dsb	sy
 8008a98:	60fb      	str	r3, [r7, #12]
}
 8008a9a:	bf00      	nop
 8008a9c:	e7fe      	b.n	8008a9c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008a9e:	69bb      	ldr	r3, [r7, #24]
 8008aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008aa2:	683a      	ldr	r2, [r7, #0]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d902      	bls.n	8008aae <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	61fb      	str	r3, [r7, #28]
 8008aac:	e002      	b.n	8008ab4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008aae:	69bb      	ldr	r3, [r7, #24]
 8008ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ab2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008ab4:	69bb      	ldr	r3, [r7, #24]
 8008ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ab8:	69fa      	ldr	r2, [r7, #28]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d054      	beq.n	8008b68 <vTaskPriorityDisinheritAfterTimeout+0x100>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008abe:	69bb      	ldr	r3, [r7, #24]
 8008ac0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ac2:	697a      	ldr	r2, [r7, #20]
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d14f      	bne.n	8008b68 <vTaskPriorityDisinheritAfterTimeout+0x100>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008ac8:	4b29      	ldr	r3, [pc, #164]	; (8008b70 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	69ba      	ldr	r2, [r7, #24]
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d10a      	bne.n	8008ae8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8008ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ad6:	f383 8811 	msr	BASEPRI, r3
 8008ada:	f3bf 8f6f 	isb	sy
 8008ade:	f3bf 8f4f 	dsb	sy
 8008ae2:	60bb      	str	r3, [r7, #8]
}
 8008ae4:	bf00      	nop
 8008ae6:	e7fe      	b.n	8008ae6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	4619      	mov	r1, r3
 8008aec:	204a      	movs	r0, #74	; 0x4a
 8008aee:	f001 fd79 	bl	800a5e4 <SEGGER_SYSVIEW_RecordU32>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008af2:	69bb      	ldr	r3, [r7, #24]
 8008af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008af6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008af8:	69bb      	ldr	r3, [r7, #24]
 8008afa:	69fa      	ldr	r2, [r7, #28]
 8008afc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008afe:	69bb      	ldr	r3, [r7, #24]
 8008b00:	699b      	ldr	r3, [r3, #24]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	db04      	blt.n	8008b10 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008b0c:	69bb      	ldr	r3, [r7, #24]
 8008b0e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008b10:	69bb      	ldr	r3, [r7, #24]
 8008b12:	6959      	ldr	r1, [r3, #20]
 8008b14:	693a      	ldr	r2, [r7, #16]
 8008b16:	4613      	mov	r3, r2
 8008b18:	009b      	lsls	r3, r3, #2
 8008b1a:	4413      	add	r3, r2
 8008b1c:	009b      	lsls	r3, r3, #2
 8008b1e:	4a15      	ldr	r2, [pc, #84]	; (8008b74 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8008b20:	4413      	add	r3, r2
 8008b22:	4299      	cmp	r1, r3
 8008b24:	d120      	bne.n	8008b68 <vTaskPriorityDisinheritAfterTimeout+0x100>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b26:	69bb      	ldr	r3, [r7, #24]
 8008b28:	3304      	adds	r3, #4
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7fd fd8e 	bl	800664c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	4618      	mov	r0, r3
 8008b34:	f002 fb16 	bl	800b164 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008b38:	69bb      	ldr	r3, [r7, #24]
 8008b3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b3c:	4b0e      	ldr	r3, [pc, #56]	; (8008b78 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	429a      	cmp	r2, r3
 8008b42:	d903      	bls.n	8008b4c <vTaskPriorityDisinheritAfterTimeout+0xe4>
 8008b44:	69bb      	ldr	r3, [r7, #24]
 8008b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b48:	4a0b      	ldr	r2, [pc, #44]	; (8008b78 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8008b4a:	6013      	str	r3, [r2, #0]
 8008b4c:	69bb      	ldr	r3, [r7, #24]
 8008b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b50:	4613      	mov	r3, r2
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	4413      	add	r3, r2
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	4a06      	ldr	r2, [pc, #24]	; (8008b74 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8008b5a:	441a      	add	r2, r3
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	3304      	adds	r3, #4
 8008b60:	4619      	mov	r1, r3
 8008b62:	4610      	mov	r0, r2
 8008b64:	f7fd fd15 	bl	8006592 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b68:	bf00      	nop
 8008b6a:	3720      	adds	r7, #32
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}
 8008b70:	20026340 	.word	0x20026340
 8008b74:	20026344 	.word	0x20026344
 8008b78:	2002681c 	.word	0x2002681c

08008b7c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008b7c:	b480      	push	{r7}
 8008b7e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008b80:	4b07      	ldr	r3, [pc, #28]	; (8008ba0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d004      	beq.n	8008b92 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008b88:	4b05      	ldr	r3, [pc, #20]	; (8008ba0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008b8e:	3201      	adds	r2, #1
 8008b90:	661a      	str	r2, [r3, #96]	; 0x60
		}

		return pxCurrentTCB;
 8008b92:	4b03      	ldr	r3, [pc, #12]	; (8008ba0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008b94:	681b      	ldr	r3, [r3, #0]
	}
 8008b96:	4618      	mov	r0, r3
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr
 8008ba0:	20026340 	.word	0x20026340

08008ba4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b084      	sub	sp, #16
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008bae:	4b21      	ldr	r3, [pc, #132]	; (8008c34 <prvAddCurrentTaskToDelayedList+0x90>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008bb4:	4b20      	ldr	r3, [pc, #128]	; (8008c38 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	3304      	adds	r3, #4
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f7fd fd46 	bl	800664c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bc6:	d10a      	bne.n	8008bde <prvAddCurrentTaskToDelayedList+0x3a>
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d007      	beq.n	8008bde <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bce:	4b1a      	ldr	r3, [pc, #104]	; (8008c38 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	3304      	adds	r3, #4
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	4819      	ldr	r0, [pc, #100]	; (8008c3c <prvAddCurrentTaskToDelayedList+0x98>)
 8008bd8:	f7fd fcdb 	bl	8006592 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008bdc:	e026      	b.n	8008c2c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008bde:	68fa      	ldr	r2, [r7, #12]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4413      	add	r3, r2
 8008be4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008be6:	4b14      	ldr	r3, [pc, #80]	; (8008c38 <prvAddCurrentTaskToDelayedList+0x94>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	68ba      	ldr	r2, [r7, #8]
 8008bec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008bee:	68ba      	ldr	r2, [r7, #8]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d209      	bcs.n	8008c0a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bf6:	4b12      	ldr	r3, [pc, #72]	; (8008c40 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	4b0f      	ldr	r3, [pc, #60]	; (8008c38 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	3304      	adds	r3, #4
 8008c00:	4619      	mov	r1, r3
 8008c02:	4610      	mov	r0, r2
 8008c04:	f7fd fce9 	bl	80065da <vListInsert>
}
 8008c08:	e010      	b.n	8008c2c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c0a:	4b0e      	ldr	r3, [pc, #56]	; (8008c44 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008c0c:	681a      	ldr	r2, [r3, #0]
 8008c0e:	4b0a      	ldr	r3, [pc, #40]	; (8008c38 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	3304      	adds	r3, #4
 8008c14:	4619      	mov	r1, r3
 8008c16:	4610      	mov	r0, r2
 8008c18:	f7fd fcdf 	bl	80065da <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008c1c:	4b0a      	ldr	r3, [pc, #40]	; (8008c48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	68ba      	ldr	r2, [r7, #8]
 8008c22:	429a      	cmp	r2, r3
 8008c24:	d202      	bcs.n	8008c2c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008c26:	4a08      	ldr	r2, [pc, #32]	; (8008c48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	6013      	str	r3, [r2, #0]
}
 8008c2c:	bf00      	nop
 8008c2e:	3710      	adds	r7, #16
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bd80      	pop	{r7, pc}
 8008c34:	20026818 	.word	0x20026818
 8008c38:	20026340 	.word	0x20026340
 8008c3c:	20026800 	.word	0x20026800
 8008c40:	200267d0 	.word	0x200267d0
 8008c44:	200267cc 	.word	0x200267cc
 8008c48:	20026834 	.word	0x20026834

08008c4c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b08a      	sub	sp, #40	; 0x28
 8008c50:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008c52:	2300      	movs	r3, #0
 8008c54:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008c56:	f000 fba1 	bl	800939c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008c5a:	4b1c      	ldr	r3, [pc, #112]	; (8008ccc <xTimerCreateTimerTask+0x80>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d021      	beq.n	8008ca6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008c62:	2300      	movs	r3, #0
 8008c64:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008c66:	2300      	movs	r3, #0
 8008c68:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008c6a:	1d3a      	adds	r2, r7, #4
 8008c6c:	f107 0108 	add.w	r1, r7, #8
 8008c70:	f107 030c 	add.w	r3, r7, #12
 8008c74:	4618      	mov	r0, r3
 8008c76:	f7fd fb47 	bl	8006308 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008c7a:	6879      	ldr	r1, [r7, #4]
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	68fa      	ldr	r2, [r7, #12]
 8008c80:	9202      	str	r2, [sp, #8]
 8008c82:	9301      	str	r3, [sp, #4]
 8008c84:	2302      	movs	r3, #2
 8008c86:	9300      	str	r3, [sp, #0]
 8008c88:	2300      	movs	r3, #0
 8008c8a:	460a      	mov	r2, r1
 8008c8c:	4910      	ldr	r1, [pc, #64]	; (8008cd0 <xTimerCreateTimerTask+0x84>)
 8008c8e:	4811      	ldr	r0, [pc, #68]	; (8008cd4 <xTimerCreateTimerTask+0x88>)
 8008c90:	f7fe feae 	bl	80079f0 <xTaskCreateStatic>
 8008c94:	4603      	mov	r3, r0
 8008c96:	4a10      	ldr	r2, [pc, #64]	; (8008cd8 <xTimerCreateTimerTask+0x8c>)
 8008c98:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008c9a:	4b0f      	ldr	r3, [pc, #60]	; (8008cd8 <xTimerCreateTimerTask+0x8c>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d001      	beq.n	8008ca6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d10a      	bne.n	8008cc2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cb0:	f383 8811 	msr	BASEPRI, r3
 8008cb4:	f3bf 8f6f 	isb	sy
 8008cb8:	f3bf 8f4f 	dsb	sy
 8008cbc:	613b      	str	r3, [r7, #16]
}
 8008cbe:	bf00      	nop
 8008cc0:	e7fe      	b.n	8008cc0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008cc2:	697b      	ldr	r3, [r7, #20]
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3718      	adds	r7, #24
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	20026870 	.word	0x20026870
 8008cd0:	0800cb20 	.word	0x0800cb20
 8008cd4:	08008f45 	.word	0x08008f45
 8008cd8:	20026874 	.word	0x20026874

08008cdc <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b088      	sub	sp, #32
 8008ce0:	af02      	add	r7, sp, #8
 8008ce2:	60f8      	str	r0, [r7, #12]
 8008ce4:	60b9      	str	r1, [r7, #8]
 8008ce6:	607a      	str	r2, [r7, #4]
 8008ce8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8008cea:	202c      	movs	r0, #44	; 0x2c
 8008cec:	f000 fe4c 	bl	8009988 <pvPortMalloc>
 8008cf0:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d00d      	beq.n	8008d14 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	9301      	str	r3, [sp, #4]
 8008d04:	6a3b      	ldr	r3, [r7, #32]
 8008d06:	9300      	str	r3, [sp, #0]
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	68b9      	ldr	r1, [r7, #8]
 8008d0e:	68f8      	ldr	r0, [r7, #12]
 8008d10:	f000 f843 	bl	8008d9a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008d14:	697b      	ldr	r3, [r7, #20]
	}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3718      	adds	r7, #24
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}

08008d1e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8008d1e:	b580      	push	{r7, lr}
 8008d20:	b08a      	sub	sp, #40	; 0x28
 8008d22:	af02      	add	r7, sp, #8
 8008d24:	60f8      	str	r0, [r7, #12]
 8008d26:	60b9      	str	r1, [r7, #8]
 8008d28:	607a      	str	r2, [r7, #4]
 8008d2a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8008d2c:	232c      	movs	r3, #44	; 0x2c
 8008d2e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	2b2c      	cmp	r3, #44	; 0x2c
 8008d34:	d00a      	beq.n	8008d4c <xTimerCreateStatic+0x2e>
	__asm volatile
 8008d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d3a:	f383 8811 	msr	BASEPRI, r3
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f3bf 8f4f 	dsb	sy
 8008d46:	61bb      	str	r3, [r7, #24]
}
 8008d48:	bf00      	nop
 8008d4a:	e7fe      	b.n	8008d4a <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008d4c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8008d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d10a      	bne.n	8008d6a <xTimerCreateStatic+0x4c>
	__asm volatile
 8008d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d58:	f383 8811 	msr	BASEPRI, r3
 8008d5c:	f3bf 8f6f 	isb	sy
 8008d60:	f3bf 8f4f 	dsb	sy
 8008d64:	617b      	str	r3, [r7, #20]
}
 8008d66:	bf00      	nop
 8008d68:	e7fe      	b.n	8008d68 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8008d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d6c:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8008d6e:	69fb      	ldr	r3, [r7, #28]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d00d      	beq.n	8008d90 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8008d74:	69fb      	ldr	r3, [r7, #28]
 8008d76:	2202      	movs	r2, #2
 8008d78:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008d7c:	69fb      	ldr	r3, [r7, #28]
 8008d7e:	9301      	str	r3, [sp, #4]
 8008d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d82:	9300      	str	r3, [sp, #0]
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	68b9      	ldr	r1, [r7, #8]
 8008d8a:	68f8      	ldr	r0, [r7, #12]
 8008d8c:	f000 f805 	bl	8008d9a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008d90:	69fb      	ldr	r3, [r7, #28]
	}
 8008d92:	4618      	mov	r0, r3
 8008d94:	3720      	adds	r7, #32
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}

08008d9a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008d9a:	b580      	push	{r7, lr}
 8008d9c:	b086      	sub	sp, #24
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	60f8      	str	r0, [r7, #12]
 8008da2:	60b9      	str	r1, [r7, #8]
 8008da4:	607a      	str	r2, [r7, #4]
 8008da6:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d10a      	bne.n	8008dc4 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8008dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008db2:	f383 8811 	msr	BASEPRI, r3
 8008db6:	f3bf 8f6f 	isb	sy
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	617b      	str	r3, [r7, #20]
}
 8008dc0:	bf00      	nop
 8008dc2:	e7fe      	b.n	8008dc2 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8008dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d01e      	beq.n	8008e08 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8008dca:	f000 fae7 	bl	800939c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8008dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd0:	68fa      	ldr	r2, [r7, #12]
 8008dd2:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8008dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd6:	68ba      	ldr	r2, [r7, #8]
 8008dd8:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8008dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ddc:	683a      	ldr	r2, [r7, #0]
 8008dde:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de2:	6a3a      	ldr	r2, [r7, #32]
 8008de4:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de8:	3304      	adds	r3, #4
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7fd fbc4 	bl	8006578 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d008      	beq.n	8008e08 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8008df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008df8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008dfc:	f043 0304 	orr.w	r3, r3, #4
 8008e00:	b2da      	uxtb	r2, r3
 8008e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e04:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8008e08:	bf00      	nop
 8008e0a:	3718      	adds	r7, #24
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b08a      	sub	sp, #40	; 0x28
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	60f8      	str	r0, [r7, #12]
 8008e18:	60b9      	str	r1, [r7, #8]
 8008e1a:	607a      	str	r2, [r7, #4]
 8008e1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d10a      	bne.n	8008e3e <xTimerGenericCommand+0x2e>
	__asm volatile
 8008e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e2c:	f383 8811 	msr	BASEPRI, r3
 8008e30:	f3bf 8f6f 	isb	sy
 8008e34:	f3bf 8f4f 	dsb	sy
 8008e38:	623b      	str	r3, [r7, #32]
}
 8008e3a:	bf00      	nop
 8008e3c:	e7fe      	b.n	8008e3c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008e3e:	4b1a      	ldr	r3, [pc, #104]	; (8008ea8 <xTimerGenericCommand+0x98>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d02a      	beq.n	8008e9c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	2b05      	cmp	r3, #5
 8008e56:	dc18      	bgt.n	8008e8a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008e58:	f7ff fd00 	bl	800885c <xTaskGetSchedulerState>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	2b02      	cmp	r3, #2
 8008e60:	d109      	bne.n	8008e76 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008e62:	4b11      	ldr	r3, [pc, #68]	; (8008ea8 <xTimerGenericCommand+0x98>)
 8008e64:	6818      	ldr	r0, [r3, #0]
 8008e66:	f107 0110 	add.w	r1, r7, #16
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e6e:	f7fd fe7b 	bl	8006b68 <xQueueGenericSend>
 8008e72:	6278      	str	r0, [r7, #36]	; 0x24
 8008e74:	e012      	b.n	8008e9c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008e76:	4b0c      	ldr	r3, [pc, #48]	; (8008ea8 <xTimerGenericCommand+0x98>)
 8008e78:	6818      	ldr	r0, [r3, #0]
 8008e7a:	f107 0110 	add.w	r1, r7, #16
 8008e7e:	2300      	movs	r3, #0
 8008e80:	2200      	movs	r2, #0
 8008e82:	f7fd fe71 	bl	8006b68 <xQueueGenericSend>
 8008e86:	6278      	str	r0, [r7, #36]	; 0x24
 8008e88:	e008      	b.n	8008e9c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008e8a:	4b07      	ldr	r3, [pc, #28]	; (8008ea8 <xTimerGenericCommand+0x98>)
 8008e8c:	6818      	ldr	r0, [r3, #0]
 8008e8e:	f107 0110 	add.w	r1, r7, #16
 8008e92:	2300      	movs	r3, #0
 8008e94:	683a      	ldr	r2, [r7, #0]
 8008e96:	f7fd ff8d 	bl	8006db4 <xQueueGenericSendFromISR>
 8008e9a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3728      	adds	r7, #40	; 0x28
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}
 8008ea6:	bf00      	nop
 8008ea8:	20026870 	.word	0x20026870

08008eac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b088      	sub	sp, #32
 8008eb0:	af02      	add	r7, sp, #8
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008eb6:	4b22      	ldr	r3, [pc, #136]	; (8008f40 <prvProcessExpiredTimer+0x94>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	68db      	ldr	r3, [r3, #12]
 8008ebc:	68db      	ldr	r3, [r3, #12]
 8008ebe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	3304      	adds	r3, #4
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f7fd fbc1 	bl	800664c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ed0:	f003 0304 	and.w	r3, r3, #4
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d022      	beq.n	8008f1e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	699a      	ldr	r2, [r3, #24]
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	18d1      	adds	r1, r2, r3
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	683a      	ldr	r2, [r7, #0]
 8008ee4:	6978      	ldr	r0, [r7, #20]
 8008ee6:	f000 f8d1 	bl	800908c <prvInsertTimerInActiveList>
 8008eea:	4603      	mov	r3, r0
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d01f      	beq.n	8008f30 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	9300      	str	r3, [sp, #0]
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	687a      	ldr	r2, [r7, #4]
 8008ef8:	2100      	movs	r1, #0
 8008efa:	6978      	ldr	r0, [r7, #20]
 8008efc:	f7ff ff88 	bl	8008e10 <xTimerGenericCommand>
 8008f00:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d113      	bne.n	8008f30 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f0c:	f383 8811 	msr	BASEPRI, r3
 8008f10:	f3bf 8f6f 	isb	sy
 8008f14:	f3bf 8f4f 	dsb	sy
 8008f18:	60fb      	str	r3, [r7, #12]
}
 8008f1a:	bf00      	nop
 8008f1c:	e7fe      	b.n	8008f1c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f24:	f023 0301 	bic.w	r3, r3, #1
 8008f28:	b2da      	uxtb	r2, r3
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	6a1b      	ldr	r3, [r3, #32]
 8008f34:	6978      	ldr	r0, [r7, #20]
 8008f36:	4798      	blx	r3
}
 8008f38:	bf00      	nop
 8008f3a:	3718      	adds	r7, #24
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	20026868 	.word	0x20026868

08008f44 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b084      	sub	sp, #16
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f4c:	f107 0308 	add.w	r3, r7, #8
 8008f50:	4618      	mov	r0, r3
 8008f52:	f000 f857 	bl	8009004 <prvGetNextExpireTime>
 8008f56:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	4619      	mov	r1, r3
 8008f5c:	68f8      	ldr	r0, [r7, #12]
 8008f5e:	f000 f803 	bl	8008f68 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008f62:	f000 f8d5 	bl	8009110 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f66:	e7f1      	b.n	8008f4c <prvTimerTask+0x8>

08008f68 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b084      	sub	sp, #16
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
 8008f70:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008f72:	f7fe ffb1 	bl	8007ed8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008f76:	f107 0308 	add.w	r3, r7, #8
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f000 f866 	bl	800904c <prvSampleTimeNow>
 8008f80:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d130      	bne.n	8008fea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d10a      	bne.n	8008fa4 <prvProcessTimerOrBlockTask+0x3c>
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	429a      	cmp	r2, r3
 8008f94:	d806      	bhi.n	8008fa4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008f96:	f7fe ffad 	bl	8007ef4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008f9a:	68f9      	ldr	r1, [r7, #12]
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f7ff ff85 	bl	8008eac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008fa2:	e024      	b.n	8008fee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d008      	beq.n	8008fbc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008faa:	4b13      	ldr	r3, [pc, #76]	; (8008ff8 <prvProcessTimerOrBlockTask+0x90>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d101      	bne.n	8008fb8 <prvProcessTimerOrBlockTask+0x50>
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e000      	b.n	8008fba <prvProcessTimerOrBlockTask+0x52>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008fbc:	4b0f      	ldr	r3, [pc, #60]	; (8008ffc <prvProcessTimerOrBlockTask+0x94>)
 8008fbe:	6818      	ldr	r0, [r3, #0]
 8008fc0:	687a      	ldr	r2, [r7, #4]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	683a      	ldr	r2, [r7, #0]
 8008fc8:	4619      	mov	r1, r3
 8008fca:	f7fe fcdd 	bl	8007988 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008fce:	f7fe ff91 	bl	8007ef4 <xTaskResumeAll>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d10a      	bne.n	8008fee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008fd8:	4b09      	ldr	r3, [pc, #36]	; (8009000 <prvProcessTimerOrBlockTask+0x98>)
 8008fda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fde:	601a      	str	r2, [r3, #0]
 8008fe0:	f3bf 8f4f 	dsb	sy
 8008fe4:	f3bf 8f6f 	isb	sy
}
 8008fe8:	e001      	b.n	8008fee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008fea:	f7fe ff83 	bl	8007ef4 <xTaskResumeAll>
}
 8008fee:	bf00      	nop
 8008ff0:	3710      	adds	r7, #16
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	2002686c 	.word	0x2002686c
 8008ffc:	20026870 	.word	0x20026870
 8009000:	e000ed04 	.word	0xe000ed04

08009004 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009004:	b480      	push	{r7}
 8009006:	b085      	sub	sp, #20
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800900c:	4b0e      	ldr	r3, [pc, #56]	; (8009048 <prvGetNextExpireTime+0x44>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d101      	bne.n	800901a <prvGetNextExpireTime+0x16>
 8009016:	2201      	movs	r2, #1
 8009018:	e000      	b.n	800901c <prvGetNextExpireTime+0x18>
 800901a:	2200      	movs	r2, #0
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d105      	bne.n	8009034 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009028:	4b07      	ldr	r3, [pc, #28]	; (8009048 <prvGetNextExpireTime+0x44>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	68db      	ldr	r3, [r3, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	60fb      	str	r3, [r7, #12]
 8009032:	e001      	b.n	8009038 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009034:	2300      	movs	r3, #0
 8009036:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009038:	68fb      	ldr	r3, [r7, #12]
}
 800903a:	4618      	mov	r0, r3
 800903c:	3714      	adds	r7, #20
 800903e:	46bd      	mov	sp, r7
 8009040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009044:	4770      	bx	lr
 8009046:	bf00      	nop
 8009048:	20026868 	.word	0x20026868

0800904c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b084      	sub	sp, #16
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009054:	f7fe fff0 	bl	8008038 <xTaskGetTickCount>
 8009058:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800905a:	4b0b      	ldr	r3, [pc, #44]	; (8009088 <prvSampleTimeNow+0x3c>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	68fa      	ldr	r2, [r7, #12]
 8009060:	429a      	cmp	r2, r3
 8009062:	d205      	bcs.n	8009070 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009064:	f000 f936 	bl	80092d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	601a      	str	r2, [r3, #0]
 800906e:	e002      	b.n	8009076 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2200      	movs	r2, #0
 8009074:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009076:	4a04      	ldr	r2, [pc, #16]	; (8009088 <prvSampleTimeNow+0x3c>)
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800907c:	68fb      	ldr	r3, [r7, #12]
}
 800907e:	4618      	mov	r0, r3
 8009080:	3710      	adds	r7, #16
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}
 8009086:	bf00      	nop
 8009088:	20026878 	.word	0x20026878

0800908c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b086      	sub	sp, #24
 8009090:	af00      	add	r7, sp, #0
 8009092:	60f8      	str	r0, [r7, #12]
 8009094:	60b9      	str	r1, [r7, #8]
 8009096:	607a      	str	r2, [r7, #4]
 8009098:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800909a:	2300      	movs	r3, #0
 800909c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	68ba      	ldr	r2, [r7, #8]
 80090a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	68fa      	ldr	r2, [r7, #12]
 80090a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80090aa:	68ba      	ldr	r2, [r7, #8]
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d812      	bhi.n	80090d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090b2:	687a      	ldr	r2, [r7, #4]
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	1ad2      	subs	r2, r2, r3
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	699b      	ldr	r3, [r3, #24]
 80090bc:	429a      	cmp	r2, r3
 80090be:	d302      	bcc.n	80090c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80090c0:	2301      	movs	r3, #1
 80090c2:	617b      	str	r3, [r7, #20]
 80090c4:	e01b      	b.n	80090fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80090c6:	4b10      	ldr	r3, [pc, #64]	; (8009108 <prvInsertTimerInActiveList+0x7c>)
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	3304      	adds	r3, #4
 80090ce:	4619      	mov	r1, r3
 80090d0:	4610      	mov	r0, r2
 80090d2:	f7fd fa82 	bl	80065da <vListInsert>
 80090d6:	e012      	b.n	80090fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80090d8:	687a      	ldr	r2, [r7, #4]
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	429a      	cmp	r2, r3
 80090de:	d206      	bcs.n	80090ee <prvInsertTimerInActiveList+0x62>
 80090e0:	68ba      	ldr	r2, [r7, #8]
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d302      	bcc.n	80090ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80090e8:	2301      	movs	r3, #1
 80090ea:	617b      	str	r3, [r7, #20]
 80090ec:	e007      	b.n	80090fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80090ee:	4b07      	ldr	r3, [pc, #28]	; (800910c <prvInsertTimerInActiveList+0x80>)
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	3304      	adds	r3, #4
 80090f6:	4619      	mov	r1, r3
 80090f8:	4610      	mov	r0, r2
 80090fa:	f7fd fa6e 	bl	80065da <vListInsert>
		}
	}

	return xProcessTimerNow;
 80090fe:	697b      	ldr	r3, [r7, #20]
}
 8009100:	4618      	mov	r0, r3
 8009102:	3718      	adds	r7, #24
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}
 8009108:	2002686c 	.word	0x2002686c
 800910c:	20026868 	.word	0x20026868

08009110 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b08e      	sub	sp, #56	; 0x38
 8009114:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009116:	e0ca      	b.n	80092ae <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2b00      	cmp	r3, #0
 800911c:	da18      	bge.n	8009150 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800911e:	1d3b      	adds	r3, r7, #4
 8009120:	3304      	adds	r3, #4
 8009122:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009126:	2b00      	cmp	r3, #0
 8009128:	d10a      	bne.n	8009140 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800912a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800912e:	f383 8811 	msr	BASEPRI, r3
 8009132:	f3bf 8f6f 	isb	sy
 8009136:	f3bf 8f4f 	dsb	sy
 800913a:	61fb      	str	r3, [r7, #28]
}
 800913c:	bf00      	nop
 800913e:	e7fe      	b.n	800913e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009146:	6850      	ldr	r0, [r2, #4]
 8009148:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800914a:	6892      	ldr	r2, [r2, #8]
 800914c:	4611      	mov	r1, r2
 800914e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2b00      	cmp	r3, #0
 8009154:	f2c0 80ab 	blt.w	80092ae <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800915c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800915e:	695b      	ldr	r3, [r3, #20]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d004      	beq.n	800916e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009166:	3304      	adds	r3, #4
 8009168:	4618      	mov	r0, r3
 800916a:	f7fd fa6f 	bl	800664c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800916e:	463b      	mov	r3, r7
 8009170:	4618      	mov	r0, r3
 8009172:	f7ff ff6b 	bl	800904c <prvSampleTimeNow>
 8009176:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2b09      	cmp	r3, #9
 800917c:	f200 8096 	bhi.w	80092ac <prvProcessReceivedCommands+0x19c>
 8009180:	a201      	add	r2, pc, #4	; (adr r2, 8009188 <prvProcessReceivedCommands+0x78>)
 8009182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009186:	bf00      	nop
 8009188:	080091b1 	.word	0x080091b1
 800918c:	080091b1 	.word	0x080091b1
 8009190:	080091b1 	.word	0x080091b1
 8009194:	08009225 	.word	0x08009225
 8009198:	08009239 	.word	0x08009239
 800919c:	08009283 	.word	0x08009283
 80091a0:	080091b1 	.word	0x080091b1
 80091a4:	080091b1 	.word	0x080091b1
 80091a8:	08009225 	.word	0x08009225
 80091ac:	08009239 	.word	0x08009239
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80091b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80091b6:	f043 0301 	orr.w	r3, r3, #1
 80091ba:	b2da      	uxtb	r2, r3
 80091bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80091c2:	68ba      	ldr	r2, [r7, #8]
 80091c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091c6:	699b      	ldr	r3, [r3, #24]
 80091c8:	18d1      	adds	r1, r2, r3
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80091d0:	f7ff ff5c 	bl	800908c <prvInsertTimerInActiveList>
 80091d4:	4603      	mov	r3, r0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d069      	beq.n	80092ae <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80091da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091dc:	6a1b      	ldr	r3, [r3, #32]
 80091de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80091e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80091e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80091e8:	f003 0304 	and.w	r3, r3, #4
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d05e      	beq.n	80092ae <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80091f0:	68ba      	ldr	r2, [r7, #8]
 80091f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091f4:	699b      	ldr	r3, [r3, #24]
 80091f6:	441a      	add	r2, r3
 80091f8:	2300      	movs	r3, #0
 80091fa:	9300      	str	r3, [sp, #0]
 80091fc:	2300      	movs	r3, #0
 80091fe:	2100      	movs	r1, #0
 8009200:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009202:	f7ff fe05 	bl	8008e10 <xTimerGenericCommand>
 8009206:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009208:	6a3b      	ldr	r3, [r7, #32]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d14f      	bne.n	80092ae <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800920e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009212:	f383 8811 	msr	BASEPRI, r3
 8009216:	f3bf 8f6f 	isb	sy
 800921a:	f3bf 8f4f 	dsb	sy
 800921e:	61bb      	str	r3, [r7, #24]
}
 8009220:	bf00      	nop
 8009222:	e7fe      	b.n	8009222 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009226:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800922a:	f023 0301 	bic.w	r3, r3, #1
 800922e:	b2da      	uxtb	r2, r3
 8009230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009232:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009236:	e03a      	b.n	80092ae <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800923a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800923e:	f043 0301 	orr.w	r3, r3, #1
 8009242:	b2da      	uxtb	r2, r3
 8009244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009246:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800924a:	68ba      	ldr	r2, [r7, #8]
 800924c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800924e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009252:	699b      	ldr	r3, [r3, #24]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d10a      	bne.n	800926e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800925c:	f383 8811 	msr	BASEPRI, r3
 8009260:	f3bf 8f6f 	isb	sy
 8009264:	f3bf 8f4f 	dsb	sy
 8009268:	617b      	str	r3, [r7, #20]
}
 800926a:	bf00      	nop
 800926c:	e7fe      	b.n	800926c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800926e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009270:	699a      	ldr	r2, [r3, #24]
 8009272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009274:	18d1      	adds	r1, r2, r3
 8009276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009278:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800927a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800927c:	f7ff ff06 	bl	800908c <prvInsertTimerInActiveList>
					break;
 8009280:	e015      	b.n	80092ae <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009284:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009288:	f003 0302 	and.w	r3, r3, #2
 800928c:	2b00      	cmp	r3, #0
 800928e:	d103      	bne.n	8009298 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009290:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009292:	f000 fc45 	bl	8009b20 <vPortFree>
 8009296:	e00a      	b.n	80092ae <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800929a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800929e:	f023 0301 	bic.w	r3, r3, #1
 80092a2:	b2da      	uxtb	r2, r3
 80092a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80092aa:	e000      	b.n	80092ae <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 80092ac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80092ae:	4b08      	ldr	r3, [pc, #32]	; (80092d0 <prvProcessReceivedCommands+0x1c0>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	1d39      	adds	r1, r7, #4
 80092b4:	2200      	movs	r2, #0
 80092b6:	4618      	mov	r0, r3
 80092b8:	f7fd fecc 	bl	8007054 <xQueueReceive>
 80092bc:	4603      	mov	r3, r0
 80092be:	2b00      	cmp	r3, #0
 80092c0:	f47f af2a 	bne.w	8009118 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80092c4:	bf00      	nop
 80092c6:	bf00      	nop
 80092c8:	3730      	adds	r7, #48	; 0x30
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}
 80092ce:	bf00      	nop
 80092d0:	20026870 	.word	0x20026870

080092d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b088      	sub	sp, #32
 80092d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80092da:	e048      	b.n	800936e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80092dc:	4b2d      	ldr	r3, [pc, #180]	; (8009394 <prvSwitchTimerLists+0xc0>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	68db      	ldr	r3, [r3, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092e6:	4b2b      	ldr	r3, [pc, #172]	; (8009394 <prvSwitchTimerLists+0xc0>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	68db      	ldr	r3, [r3, #12]
 80092ec:	68db      	ldr	r3, [r3, #12]
 80092ee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	3304      	adds	r3, #4
 80092f4:	4618      	mov	r0, r3
 80092f6:	f7fd f9a9 	bl	800664c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6a1b      	ldr	r3, [r3, #32]
 80092fe:	68f8      	ldr	r0, [r7, #12]
 8009300:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009308:	f003 0304 	and.w	r3, r3, #4
 800930c:	2b00      	cmp	r3, #0
 800930e:	d02e      	beq.n	800936e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	693a      	ldr	r2, [r7, #16]
 8009316:	4413      	add	r3, r2
 8009318:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800931a:	68ba      	ldr	r2, [r7, #8]
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	429a      	cmp	r2, r3
 8009320:	d90e      	bls.n	8009340 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	68ba      	ldr	r2, [r7, #8]
 8009326:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	68fa      	ldr	r2, [r7, #12]
 800932c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800932e:	4b19      	ldr	r3, [pc, #100]	; (8009394 <prvSwitchTimerLists+0xc0>)
 8009330:	681a      	ldr	r2, [r3, #0]
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	3304      	adds	r3, #4
 8009336:	4619      	mov	r1, r3
 8009338:	4610      	mov	r0, r2
 800933a:	f7fd f94e 	bl	80065da <vListInsert>
 800933e:	e016      	b.n	800936e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009340:	2300      	movs	r3, #0
 8009342:	9300      	str	r3, [sp, #0]
 8009344:	2300      	movs	r3, #0
 8009346:	693a      	ldr	r2, [r7, #16]
 8009348:	2100      	movs	r1, #0
 800934a:	68f8      	ldr	r0, [r7, #12]
 800934c:	f7ff fd60 	bl	8008e10 <xTimerGenericCommand>
 8009350:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d10a      	bne.n	800936e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800935c:	f383 8811 	msr	BASEPRI, r3
 8009360:	f3bf 8f6f 	isb	sy
 8009364:	f3bf 8f4f 	dsb	sy
 8009368:	603b      	str	r3, [r7, #0]
}
 800936a:	bf00      	nop
 800936c:	e7fe      	b.n	800936c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800936e:	4b09      	ldr	r3, [pc, #36]	; (8009394 <prvSwitchTimerLists+0xc0>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d1b1      	bne.n	80092dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009378:	4b06      	ldr	r3, [pc, #24]	; (8009394 <prvSwitchTimerLists+0xc0>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800937e:	4b06      	ldr	r3, [pc, #24]	; (8009398 <prvSwitchTimerLists+0xc4>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a04      	ldr	r2, [pc, #16]	; (8009394 <prvSwitchTimerLists+0xc0>)
 8009384:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009386:	4a04      	ldr	r2, [pc, #16]	; (8009398 <prvSwitchTimerLists+0xc4>)
 8009388:	697b      	ldr	r3, [r7, #20]
 800938a:	6013      	str	r3, [r2, #0]
}
 800938c:	bf00      	nop
 800938e:	3718      	adds	r7, #24
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}
 8009394:	20026868 	.word	0x20026868
 8009398:	2002686c 	.word	0x2002686c

0800939c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b082      	sub	sp, #8
 80093a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80093a2:	f000 f9cf 	bl	8009744 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80093a6:	4b15      	ldr	r3, [pc, #84]	; (80093fc <prvCheckForValidListAndQueue+0x60>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d120      	bne.n	80093f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80093ae:	4814      	ldr	r0, [pc, #80]	; (8009400 <prvCheckForValidListAndQueue+0x64>)
 80093b0:	f7fd f8c2 	bl	8006538 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80093b4:	4813      	ldr	r0, [pc, #76]	; (8009404 <prvCheckForValidListAndQueue+0x68>)
 80093b6:	f7fd f8bf 	bl	8006538 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80093ba:	4b13      	ldr	r3, [pc, #76]	; (8009408 <prvCheckForValidListAndQueue+0x6c>)
 80093bc:	4a10      	ldr	r2, [pc, #64]	; (8009400 <prvCheckForValidListAndQueue+0x64>)
 80093be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80093c0:	4b12      	ldr	r3, [pc, #72]	; (800940c <prvCheckForValidListAndQueue+0x70>)
 80093c2:	4a10      	ldr	r2, [pc, #64]	; (8009404 <prvCheckForValidListAndQueue+0x68>)
 80093c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80093c6:	2300      	movs	r3, #0
 80093c8:	9300      	str	r3, [sp, #0]
 80093ca:	4b11      	ldr	r3, [pc, #68]	; (8009410 <prvCheckForValidListAndQueue+0x74>)
 80093cc:	4a11      	ldr	r2, [pc, #68]	; (8009414 <prvCheckForValidListAndQueue+0x78>)
 80093ce:	2110      	movs	r1, #16
 80093d0:	200a      	movs	r0, #10
 80093d2:	f7fd f9cd 	bl	8006770 <xQueueGenericCreateStatic>
 80093d6:	4603      	mov	r3, r0
 80093d8:	4a08      	ldr	r2, [pc, #32]	; (80093fc <prvCheckForValidListAndQueue+0x60>)
 80093da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80093dc:	4b07      	ldr	r3, [pc, #28]	; (80093fc <prvCheckForValidListAndQueue+0x60>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d005      	beq.n	80093f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80093e4:	4b05      	ldr	r3, [pc, #20]	; (80093fc <prvCheckForValidListAndQueue+0x60>)
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	490b      	ldr	r1, [pc, #44]	; (8009418 <prvCheckForValidListAndQueue+0x7c>)
 80093ea:	4618      	mov	r0, r3
 80093ec:	f7fe fa70 	bl	80078d0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80093f0:	f000 f9d8 	bl	80097a4 <vPortExitCritical>
}
 80093f4:	bf00      	nop
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
 80093fa:	bf00      	nop
 80093fc:	20026870 	.word	0x20026870
 8009400:	20026840 	.word	0x20026840
 8009404:	20026854 	.word	0x20026854
 8009408:	20026868 	.word	0x20026868
 800940c:	2002686c 	.word	0x2002686c
 8009410:	2002691c 	.word	0x2002691c
 8009414:	2002687c 	.word	0x2002687c
 8009418:	0800cb28 	.word	0x0800cb28

0800941c <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b086      	sub	sp, #24
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d10a      	bne.n	8009444 <xTimerIsTimerActive+0x28>
	__asm volatile
 800942e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009432:	f383 8811 	msr	BASEPRI, r3
 8009436:	f3bf 8f6f 	isb	sy
 800943a:	f3bf 8f4f 	dsb	sy
 800943e:	60fb      	str	r3, [r7, #12]
}
 8009440:	bf00      	nop
 8009442:	e7fe      	b.n	8009442 <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 8009444:	f000 f97e 	bl	8009744 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800944e:	f003 0301 	and.w	r3, r3, #1
 8009452:	2b00      	cmp	r3, #0
 8009454:	d102      	bne.n	800945c <xTimerIsTimerActive+0x40>
		{
			xReturn = pdFALSE;
 8009456:	2300      	movs	r3, #0
 8009458:	617b      	str	r3, [r7, #20]
 800945a:	e001      	b.n	8009460 <xTimerIsTimerActive+0x44>
		}
		else
		{
			xReturn = pdTRUE;
 800945c:	2301      	movs	r3, #1
 800945e:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8009460:	f000 f9a0 	bl	80097a4 <vPortExitCritical>

	return xReturn;
 8009464:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 8009466:	4618      	mov	r0, r3
 8009468:	3718      	adds	r7, #24
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}

0800946e <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800946e:	b580      	push	{r7, lr}
 8009470:	b086      	sub	sp, #24
 8009472:	af00      	add	r7, sp, #0
 8009474:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d10a      	bne.n	8009496 <pvTimerGetTimerID+0x28>
	__asm volatile
 8009480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009484:	f383 8811 	msr	BASEPRI, r3
 8009488:	f3bf 8f6f 	isb	sy
 800948c:	f3bf 8f4f 	dsb	sy
 8009490:	60fb      	str	r3, [r7, #12]
}
 8009492:	bf00      	nop
 8009494:	e7fe      	b.n	8009494 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8009496:	f000 f955 	bl	8009744 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	69db      	ldr	r3, [r3, #28]
 800949e:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 80094a0:	f000 f980 	bl	80097a4 <vPortExitCritical>

	return pvReturn;
 80094a4:	693b      	ldr	r3, [r7, #16]
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3718      	adds	r7, #24
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
	...

080094b0 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b08a      	sub	sp, #40	; 0x28
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	607a      	str	r2, [r7, #4]
 80094bc:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80094be:	f06f 0301 	mvn.w	r3, #1
 80094c2:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80094d0:	4b06      	ldr	r3, [pc, #24]	; (80094ec <xTimerPendFunctionCallFromISR+0x3c>)
 80094d2:	6818      	ldr	r0, [r3, #0]
 80094d4:	f107 0114 	add.w	r1, r7, #20
 80094d8:	2300      	movs	r3, #0
 80094da:	683a      	ldr	r2, [r7, #0]
 80094dc:	f7fd fc6a 	bl	8006db4 <xQueueGenericSendFromISR>
 80094e0:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80094e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80094e4:	4618      	mov	r0, r3
 80094e6:	3728      	adds	r7, #40	; 0x28
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}
 80094ec:	20026870 	.word	0x20026870

080094f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80094f0:	b480      	push	{r7}
 80094f2:	b085      	sub	sp, #20
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	3b04      	subs	r3, #4
 8009500:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009508:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	3b04      	subs	r3, #4
 800950e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	f023 0201 	bic.w	r2, r3, #1
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	3b04      	subs	r3, #4
 800951e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009520:	4a0c      	ldr	r2, [pc, #48]	; (8009554 <pxPortInitialiseStack+0x64>)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	3b14      	subs	r3, #20
 800952a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800952c:	687a      	ldr	r2, [r7, #4]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	3b04      	subs	r3, #4
 8009536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f06f 0202 	mvn.w	r2, #2
 800953e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	3b20      	subs	r3, #32
 8009544:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009546:	68fb      	ldr	r3, [r7, #12]
}
 8009548:	4618      	mov	r0, r3
 800954a:	3714      	adds	r7, #20
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr
 8009554:	08009559 	.word	0x08009559

08009558 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009558:	b480      	push	{r7}
 800955a:	b085      	sub	sp, #20
 800955c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800955e:	2300      	movs	r3, #0
 8009560:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009562:	4b12      	ldr	r3, [pc, #72]	; (80095ac <prvTaskExitError+0x54>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800956a:	d00a      	beq.n	8009582 <prvTaskExitError+0x2a>
	__asm volatile
 800956c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009570:	f383 8811 	msr	BASEPRI, r3
 8009574:	f3bf 8f6f 	isb	sy
 8009578:	f3bf 8f4f 	dsb	sy
 800957c:	60fb      	str	r3, [r7, #12]
}
 800957e:	bf00      	nop
 8009580:	e7fe      	b.n	8009580 <prvTaskExitError+0x28>
	__asm volatile
 8009582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009586:	f383 8811 	msr	BASEPRI, r3
 800958a:	f3bf 8f6f 	isb	sy
 800958e:	f3bf 8f4f 	dsb	sy
 8009592:	60bb      	str	r3, [r7, #8]
}
 8009594:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009596:	bf00      	nop
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d0fc      	beq.n	8009598 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800959e:	bf00      	nop
 80095a0:	bf00      	nop
 80095a2:	3714      	adds	r7, #20
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr
 80095ac:	2000001c 	.word	0x2000001c

080095b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80095b0:	4b07      	ldr	r3, [pc, #28]	; (80095d0 <pxCurrentTCBConst2>)
 80095b2:	6819      	ldr	r1, [r3, #0]
 80095b4:	6808      	ldr	r0, [r1, #0]
 80095b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ba:	f380 8809 	msr	PSP, r0
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f04f 0000 	mov.w	r0, #0
 80095c6:	f380 8811 	msr	BASEPRI, r0
 80095ca:	4770      	bx	lr
 80095cc:	f3af 8000 	nop.w

080095d0 <pxCurrentTCBConst2>:
 80095d0:	20026340 	.word	0x20026340
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80095d4:	bf00      	nop
 80095d6:	bf00      	nop

080095d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80095d8:	4808      	ldr	r0, [pc, #32]	; (80095fc <prvPortStartFirstTask+0x24>)
 80095da:	6800      	ldr	r0, [r0, #0]
 80095dc:	6800      	ldr	r0, [r0, #0]
 80095de:	f380 8808 	msr	MSP, r0
 80095e2:	f04f 0000 	mov.w	r0, #0
 80095e6:	f380 8814 	msr	CONTROL, r0
 80095ea:	b662      	cpsie	i
 80095ec:	b661      	cpsie	f
 80095ee:	f3bf 8f4f 	dsb	sy
 80095f2:	f3bf 8f6f 	isb	sy
 80095f6:	df00      	svc	0
 80095f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80095fa:	bf00      	nop
 80095fc:	e000ed08 	.word	0xe000ed08

08009600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b086      	sub	sp, #24
 8009604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009606:	4b46      	ldr	r3, [pc, #280]	; (8009720 <xPortStartScheduler+0x120>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a46      	ldr	r2, [pc, #280]	; (8009724 <xPortStartScheduler+0x124>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d10a      	bne.n	8009626 <xPortStartScheduler+0x26>
	__asm volatile
 8009610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009614:	f383 8811 	msr	BASEPRI, r3
 8009618:	f3bf 8f6f 	isb	sy
 800961c:	f3bf 8f4f 	dsb	sy
 8009620:	613b      	str	r3, [r7, #16]
}
 8009622:	bf00      	nop
 8009624:	e7fe      	b.n	8009624 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009626:	4b3e      	ldr	r3, [pc, #248]	; (8009720 <xPortStartScheduler+0x120>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a3f      	ldr	r2, [pc, #252]	; (8009728 <xPortStartScheduler+0x128>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d10a      	bne.n	8009646 <xPortStartScheduler+0x46>
	__asm volatile
 8009630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009634:	f383 8811 	msr	BASEPRI, r3
 8009638:	f3bf 8f6f 	isb	sy
 800963c:	f3bf 8f4f 	dsb	sy
 8009640:	60fb      	str	r3, [r7, #12]
}
 8009642:	bf00      	nop
 8009644:	e7fe      	b.n	8009644 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009646:	4b39      	ldr	r3, [pc, #228]	; (800972c <xPortStartScheduler+0x12c>)
 8009648:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	b2db      	uxtb	r3, r3
 8009650:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	22ff      	movs	r2, #255	; 0xff
 8009656:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009658:	697b      	ldr	r3, [r7, #20]
 800965a:	781b      	ldrb	r3, [r3, #0]
 800965c:	b2db      	uxtb	r3, r3
 800965e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009660:	78fb      	ldrb	r3, [r7, #3]
 8009662:	b2db      	uxtb	r3, r3
 8009664:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009668:	b2da      	uxtb	r2, r3
 800966a:	4b31      	ldr	r3, [pc, #196]	; (8009730 <xPortStartScheduler+0x130>)
 800966c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800966e:	4b31      	ldr	r3, [pc, #196]	; (8009734 <xPortStartScheduler+0x134>)
 8009670:	2207      	movs	r2, #7
 8009672:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009674:	e009      	b.n	800968a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009676:	4b2f      	ldr	r3, [pc, #188]	; (8009734 <xPortStartScheduler+0x134>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	3b01      	subs	r3, #1
 800967c:	4a2d      	ldr	r2, [pc, #180]	; (8009734 <xPortStartScheduler+0x134>)
 800967e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009680:	78fb      	ldrb	r3, [r7, #3]
 8009682:	b2db      	uxtb	r3, r3
 8009684:	005b      	lsls	r3, r3, #1
 8009686:	b2db      	uxtb	r3, r3
 8009688:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800968a:	78fb      	ldrb	r3, [r7, #3]
 800968c:	b2db      	uxtb	r3, r3
 800968e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009692:	2b80      	cmp	r3, #128	; 0x80
 8009694:	d0ef      	beq.n	8009676 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009696:	4b27      	ldr	r3, [pc, #156]	; (8009734 <xPortStartScheduler+0x134>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f1c3 0307 	rsb	r3, r3, #7
 800969e:	2b04      	cmp	r3, #4
 80096a0:	d00a      	beq.n	80096b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80096a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096a6:	f383 8811 	msr	BASEPRI, r3
 80096aa:	f3bf 8f6f 	isb	sy
 80096ae:	f3bf 8f4f 	dsb	sy
 80096b2:	60bb      	str	r3, [r7, #8]
}
 80096b4:	bf00      	nop
 80096b6:	e7fe      	b.n	80096b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80096b8:	4b1e      	ldr	r3, [pc, #120]	; (8009734 <xPortStartScheduler+0x134>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	021b      	lsls	r3, r3, #8
 80096be:	4a1d      	ldr	r2, [pc, #116]	; (8009734 <xPortStartScheduler+0x134>)
 80096c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80096c2:	4b1c      	ldr	r3, [pc, #112]	; (8009734 <xPortStartScheduler+0x134>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80096ca:	4a1a      	ldr	r2, [pc, #104]	; (8009734 <xPortStartScheduler+0x134>)
 80096cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	b2da      	uxtb	r2, r3
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80096d6:	4b18      	ldr	r3, [pc, #96]	; (8009738 <xPortStartScheduler+0x138>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4a17      	ldr	r2, [pc, #92]	; (8009738 <xPortStartScheduler+0x138>)
 80096dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80096e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80096e2:	4b15      	ldr	r3, [pc, #84]	; (8009738 <xPortStartScheduler+0x138>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	4a14      	ldr	r2, [pc, #80]	; (8009738 <xPortStartScheduler+0x138>)
 80096e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80096ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80096ee:	f000 f8dd 	bl	80098ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80096f2:	4b12      	ldr	r3, [pc, #72]	; (800973c <xPortStartScheduler+0x13c>)
 80096f4:	2200      	movs	r2, #0
 80096f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80096f8:	f000 f8fc 	bl	80098f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80096fc:	4b10      	ldr	r3, [pc, #64]	; (8009740 <xPortStartScheduler+0x140>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a0f      	ldr	r2, [pc, #60]	; (8009740 <xPortStartScheduler+0x140>)
 8009702:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009706:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009708:	f7ff ff66 	bl	80095d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800970c:	f7fe fd74 	bl	80081f8 <vTaskSwitchContext>
	prvTaskExitError();
 8009710:	f7ff ff22 	bl	8009558 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009714:	2300      	movs	r3, #0
}
 8009716:	4618      	mov	r0, r3
 8009718:	3718      	adds	r7, #24
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}
 800971e:	bf00      	nop
 8009720:	e000ed00 	.word	0xe000ed00
 8009724:	410fc271 	.word	0x410fc271
 8009728:	410fc270 	.word	0x410fc270
 800972c:	e000e400 	.word	0xe000e400
 8009730:	2002696c 	.word	0x2002696c
 8009734:	20026970 	.word	0x20026970
 8009738:	e000ed20 	.word	0xe000ed20
 800973c:	2000001c 	.word	0x2000001c
 8009740:	e000ef34 	.word	0xe000ef34

08009744 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009744:	b480      	push	{r7}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
	__asm volatile
 800974a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800974e:	f383 8811 	msr	BASEPRI, r3
 8009752:	f3bf 8f6f 	isb	sy
 8009756:	f3bf 8f4f 	dsb	sy
 800975a:	607b      	str	r3, [r7, #4]
}
 800975c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800975e:	4b0f      	ldr	r3, [pc, #60]	; (800979c <vPortEnterCritical+0x58>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	3301      	adds	r3, #1
 8009764:	4a0d      	ldr	r2, [pc, #52]	; (800979c <vPortEnterCritical+0x58>)
 8009766:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009768:	4b0c      	ldr	r3, [pc, #48]	; (800979c <vPortEnterCritical+0x58>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	2b01      	cmp	r3, #1
 800976e:	d10f      	bne.n	8009790 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009770:	4b0b      	ldr	r3, [pc, #44]	; (80097a0 <vPortEnterCritical+0x5c>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	b2db      	uxtb	r3, r3
 8009776:	2b00      	cmp	r3, #0
 8009778:	d00a      	beq.n	8009790 <vPortEnterCritical+0x4c>
	__asm volatile
 800977a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800977e:	f383 8811 	msr	BASEPRI, r3
 8009782:	f3bf 8f6f 	isb	sy
 8009786:	f3bf 8f4f 	dsb	sy
 800978a:	603b      	str	r3, [r7, #0]
}
 800978c:	bf00      	nop
 800978e:	e7fe      	b.n	800978e <vPortEnterCritical+0x4a>
	}
}
 8009790:	bf00      	nop
 8009792:	370c      	adds	r7, #12
 8009794:	46bd      	mov	sp, r7
 8009796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979a:	4770      	bx	lr
 800979c:	2000001c 	.word	0x2000001c
 80097a0:	e000ed04 	.word	0xe000ed04

080097a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80097a4:	b480      	push	{r7}
 80097a6:	b083      	sub	sp, #12
 80097a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80097aa:	4b12      	ldr	r3, [pc, #72]	; (80097f4 <vPortExitCritical+0x50>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d10a      	bne.n	80097c8 <vPortExitCritical+0x24>
	__asm volatile
 80097b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097b6:	f383 8811 	msr	BASEPRI, r3
 80097ba:	f3bf 8f6f 	isb	sy
 80097be:	f3bf 8f4f 	dsb	sy
 80097c2:	607b      	str	r3, [r7, #4]
}
 80097c4:	bf00      	nop
 80097c6:	e7fe      	b.n	80097c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80097c8:	4b0a      	ldr	r3, [pc, #40]	; (80097f4 <vPortExitCritical+0x50>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	3b01      	subs	r3, #1
 80097ce:	4a09      	ldr	r2, [pc, #36]	; (80097f4 <vPortExitCritical+0x50>)
 80097d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80097d2:	4b08      	ldr	r3, [pc, #32]	; (80097f4 <vPortExitCritical+0x50>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d105      	bne.n	80097e6 <vPortExitCritical+0x42>
 80097da:	2300      	movs	r3, #0
 80097dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	f383 8811 	msr	BASEPRI, r3
}
 80097e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80097e6:	bf00      	nop
 80097e8:	370c      	adds	r7, #12
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr
 80097f2:	bf00      	nop
 80097f4:	2000001c 	.word	0x2000001c
	...

08009800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009800:	f3ef 8009 	mrs	r0, PSP
 8009804:	f3bf 8f6f 	isb	sy
 8009808:	4b15      	ldr	r3, [pc, #84]	; (8009860 <pxCurrentTCBConst>)
 800980a:	681a      	ldr	r2, [r3, #0]
 800980c:	f01e 0f10 	tst.w	lr, #16
 8009810:	bf08      	it	eq
 8009812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800981a:	6010      	str	r0, [r2, #0]
 800981c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009820:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009824:	f380 8811 	msr	BASEPRI, r0
 8009828:	f3bf 8f4f 	dsb	sy
 800982c:	f3bf 8f6f 	isb	sy
 8009830:	f7fe fce2 	bl	80081f8 <vTaskSwitchContext>
 8009834:	f04f 0000 	mov.w	r0, #0
 8009838:	f380 8811 	msr	BASEPRI, r0
 800983c:	bc09      	pop	{r0, r3}
 800983e:	6819      	ldr	r1, [r3, #0]
 8009840:	6808      	ldr	r0, [r1, #0]
 8009842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009846:	f01e 0f10 	tst.w	lr, #16
 800984a:	bf08      	it	eq
 800984c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009850:	f380 8809 	msr	PSP, r0
 8009854:	f3bf 8f6f 	isb	sy
 8009858:	4770      	bx	lr
 800985a:	bf00      	nop
 800985c:	f3af 8000 	nop.w

08009860 <pxCurrentTCBConst>:
 8009860:	20026340 	.word	0x20026340
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009864:	bf00      	nop
 8009866:	bf00      	nop

08009868 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b082      	sub	sp, #8
 800986c:	af00      	add	r7, sp, #0
	__asm volatile
 800986e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009872:	f383 8811 	msr	BASEPRI, r3
 8009876:	f3bf 8f6f 	isb	sy
 800987a:	f3bf 8f4f 	dsb	sy
 800987e:	607b      	str	r3, [r7, #4]
}
 8009880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009882:	f7fe fbfb 	bl	800807c <xTaskIncrementTick>
 8009886:	4603      	mov	r3, r0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d003      	beq.n	8009894 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800988c:	4b06      	ldr	r3, [pc, #24]	; (80098a8 <xPortSysTickHandler+0x40>)
 800988e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009892:	601a      	str	r2, [r3, #0]
 8009894:	2300      	movs	r3, #0
 8009896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	f383 8811 	msr	BASEPRI, r3
}
 800989e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80098a0:	bf00      	nop
 80098a2:	3708      	adds	r7, #8
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}
 80098a8:	e000ed04 	.word	0xe000ed04

080098ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80098ac:	b480      	push	{r7}
 80098ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80098b0:	4b0b      	ldr	r3, [pc, #44]	; (80098e0 <vPortSetupTimerInterrupt+0x34>)
 80098b2:	2200      	movs	r2, #0
 80098b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80098b6:	4b0b      	ldr	r3, [pc, #44]	; (80098e4 <vPortSetupTimerInterrupt+0x38>)
 80098b8:	2200      	movs	r2, #0
 80098ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80098bc:	4b0a      	ldr	r3, [pc, #40]	; (80098e8 <vPortSetupTimerInterrupt+0x3c>)
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a0a      	ldr	r2, [pc, #40]	; (80098ec <vPortSetupTimerInterrupt+0x40>)
 80098c2:	fba2 2303 	umull	r2, r3, r2, r3
 80098c6:	099b      	lsrs	r3, r3, #6
 80098c8:	4a09      	ldr	r2, [pc, #36]	; (80098f0 <vPortSetupTimerInterrupt+0x44>)
 80098ca:	3b01      	subs	r3, #1
 80098cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80098ce:	4b04      	ldr	r3, [pc, #16]	; (80098e0 <vPortSetupTimerInterrupt+0x34>)
 80098d0:	2207      	movs	r2, #7
 80098d2:	601a      	str	r2, [r3, #0]
}
 80098d4:	bf00      	nop
 80098d6:	46bd      	mov	sp, r7
 80098d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098dc:	4770      	bx	lr
 80098de:	bf00      	nop
 80098e0:	e000e010 	.word	0xe000e010
 80098e4:	e000e018 	.word	0xe000e018
 80098e8:	20000010 	.word	0x20000010
 80098ec:	10624dd3 	.word	0x10624dd3
 80098f0:	e000e014 	.word	0xe000e014

080098f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80098f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009904 <vPortEnableVFP+0x10>
 80098f8:	6801      	ldr	r1, [r0, #0]
 80098fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80098fe:	6001      	str	r1, [r0, #0]
 8009900:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009902:	bf00      	nop
 8009904:	e000ed88 	.word	0xe000ed88

08009908 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009908:	b480      	push	{r7}
 800990a:	b085      	sub	sp, #20
 800990c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800990e:	f3ef 8305 	mrs	r3, IPSR
 8009912:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	2b0f      	cmp	r3, #15
 8009918:	d914      	bls.n	8009944 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800991a:	4a17      	ldr	r2, [pc, #92]	; (8009978 <vPortValidateInterruptPriority+0x70>)
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	4413      	add	r3, r2
 8009920:	781b      	ldrb	r3, [r3, #0]
 8009922:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009924:	4b15      	ldr	r3, [pc, #84]	; (800997c <vPortValidateInterruptPriority+0x74>)
 8009926:	781b      	ldrb	r3, [r3, #0]
 8009928:	7afa      	ldrb	r2, [r7, #11]
 800992a:	429a      	cmp	r2, r3
 800992c:	d20a      	bcs.n	8009944 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800992e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009932:	f383 8811 	msr	BASEPRI, r3
 8009936:	f3bf 8f6f 	isb	sy
 800993a:	f3bf 8f4f 	dsb	sy
 800993e:	607b      	str	r3, [r7, #4]
}
 8009940:	bf00      	nop
 8009942:	e7fe      	b.n	8009942 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009944:	4b0e      	ldr	r3, [pc, #56]	; (8009980 <vPortValidateInterruptPriority+0x78>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800994c:	4b0d      	ldr	r3, [pc, #52]	; (8009984 <vPortValidateInterruptPriority+0x7c>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	429a      	cmp	r2, r3
 8009952:	d90a      	bls.n	800996a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009958:	f383 8811 	msr	BASEPRI, r3
 800995c:	f3bf 8f6f 	isb	sy
 8009960:	f3bf 8f4f 	dsb	sy
 8009964:	603b      	str	r3, [r7, #0]
}
 8009966:	bf00      	nop
 8009968:	e7fe      	b.n	8009968 <vPortValidateInterruptPriority+0x60>
	}
 800996a:	bf00      	nop
 800996c:	3714      	adds	r7, #20
 800996e:	46bd      	mov	sp, r7
 8009970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009974:	4770      	bx	lr
 8009976:	bf00      	nop
 8009978:	e000e3f0 	.word	0xe000e3f0
 800997c:	2002696c 	.word	0x2002696c
 8009980:	e000ed0c 	.word	0xe000ed0c
 8009984:	20026970 	.word	0x20026970

08009988 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b08a      	sub	sp, #40	; 0x28
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009990:	2300      	movs	r3, #0
 8009992:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009994:	f7fe faa0 	bl	8007ed8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009998:	4b5b      	ldr	r3, [pc, #364]	; (8009b08 <pvPortMalloc+0x180>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d101      	bne.n	80099a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80099a0:	f000 f920 	bl	8009be4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80099a4:	4b59      	ldr	r3, [pc, #356]	; (8009b0c <pvPortMalloc+0x184>)
 80099a6:	681a      	ldr	r2, [r3, #0]
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	4013      	ands	r3, r2
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	f040 8093 	bne.w	8009ad8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d01d      	beq.n	80099f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80099b8:	2208      	movs	r2, #8
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	4413      	add	r3, r2
 80099be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f003 0307 	and.w	r3, r3, #7
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d014      	beq.n	80099f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f023 0307 	bic.w	r3, r3, #7
 80099d0:	3308      	adds	r3, #8
 80099d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f003 0307 	and.w	r3, r3, #7
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d00a      	beq.n	80099f4 <pvPortMalloc+0x6c>
	__asm volatile
 80099de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e2:	f383 8811 	msr	BASEPRI, r3
 80099e6:	f3bf 8f6f 	isb	sy
 80099ea:	f3bf 8f4f 	dsb	sy
 80099ee:	617b      	str	r3, [r7, #20]
}
 80099f0:	bf00      	nop
 80099f2:	e7fe      	b.n	80099f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d06e      	beq.n	8009ad8 <pvPortMalloc+0x150>
 80099fa:	4b45      	ldr	r3, [pc, #276]	; (8009b10 <pvPortMalloc+0x188>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	687a      	ldr	r2, [r7, #4]
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d869      	bhi.n	8009ad8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009a04:	4b43      	ldr	r3, [pc, #268]	; (8009b14 <pvPortMalloc+0x18c>)
 8009a06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009a08:	4b42      	ldr	r3, [pc, #264]	; (8009b14 <pvPortMalloc+0x18c>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a0e:	e004      	b.n	8009a1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d903      	bls.n	8009a2c <pvPortMalloc+0xa4>
 8009a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d1f1      	bne.n	8009a10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009a2c:	4b36      	ldr	r3, [pc, #216]	; (8009b08 <pvPortMalloc+0x180>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d050      	beq.n	8009ad8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009a36:	6a3b      	ldr	r3, [r7, #32]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	2208      	movs	r2, #8
 8009a3c:	4413      	add	r3, r2
 8009a3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a42:	681a      	ldr	r2, [r3, #0]
 8009a44:	6a3b      	ldr	r3, [r7, #32]
 8009a46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4a:	685a      	ldr	r2, [r3, #4]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	1ad2      	subs	r2, r2, r3
 8009a50:	2308      	movs	r3, #8
 8009a52:	005b      	lsls	r3, r3, #1
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d91f      	bls.n	8009a98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	4413      	add	r3, r2
 8009a5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a60:	69bb      	ldr	r3, [r7, #24]
 8009a62:	f003 0307 	and.w	r3, r3, #7
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00a      	beq.n	8009a80 <pvPortMalloc+0xf8>
	__asm volatile
 8009a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a6e:	f383 8811 	msr	BASEPRI, r3
 8009a72:	f3bf 8f6f 	isb	sy
 8009a76:	f3bf 8f4f 	dsb	sy
 8009a7a:	613b      	str	r3, [r7, #16]
}
 8009a7c:	bf00      	nop
 8009a7e:	e7fe      	b.n	8009a7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a82:	685a      	ldr	r2, [r3, #4]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	1ad2      	subs	r2, r2, r3
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a8e:	687a      	ldr	r2, [r7, #4]
 8009a90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009a92:	69b8      	ldr	r0, [r7, #24]
 8009a94:	f000 f908 	bl	8009ca8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a98:	4b1d      	ldr	r3, [pc, #116]	; (8009b10 <pvPortMalloc+0x188>)
 8009a9a:	681a      	ldr	r2, [r3, #0]
 8009a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a9e:	685b      	ldr	r3, [r3, #4]
 8009aa0:	1ad3      	subs	r3, r2, r3
 8009aa2:	4a1b      	ldr	r2, [pc, #108]	; (8009b10 <pvPortMalloc+0x188>)
 8009aa4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009aa6:	4b1a      	ldr	r3, [pc, #104]	; (8009b10 <pvPortMalloc+0x188>)
 8009aa8:	681a      	ldr	r2, [r3, #0]
 8009aaa:	4b1b      	ldr	r3, [pc, #108]	; (8009b18 <pvPortMalloc+0x190>)
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	429a      	cmp	r2, r3
 8009ab0:	d203      	bcs.n	8009aba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009ab2:	4b17      	ldr	r3, [pc, #92]	; (8009b10 <pvPortMalloc+0x188>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a18      	ldr	r2, [pc, #96]	; (8009b18 <pvPortMalloc+0x190>)
 8009ab8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009abc:	685a      	ldr	r2, [r3, #4]
 8009abe:	4b13      	ldr	r3, [pc, #76]	; (8009b0c <pvPortMalloc+0x184>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	431a      	orrs	r2, r3
 8009ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aca:	2200      	movs	r2, #0
 8009acc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009ace:	4b13      	ldr	r3, [pc, #76]	; (8009b1c <pvPortMalloc+0x194>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	3301      	adds	r3, #1
 8009ad4:	4a11      	ldr	r2, [pc, #68]	; (8009b1c <pvPortMalloc+0x194>)
 8009ad6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009ad8:	f7fe fa0c 	bl	8007ef4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009adc:	69fb      	ldr	r3, [r7, #28]
 8009ade:	f003 0307 	and.w	r3, r3, #7
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d00a      	beq.n	8009afc <pvPortMalloc+0x174>
	__asm volatile
 8009ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aea:	f383 8811 	msr	BASEPRI, r3
 8009aee:	f3bf 8f6f 	isb	sy
 8009af2:	f3bf 8f4f 	dsb	sy
 8009af6:	60fb      	str	r3, [r7, #12]
}
 8009af8:	bf00      	nop
 8009afa:	e7fe      	b.n	8009afa <pvPortMalloc+0x172>
	return pvReturn;
 8009afc:	69fb      	ldr	r3, [r7, #28]
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3728      	adds	r7, #40	; 0x28
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}
 8009b06:	bf00      	nop
 8009b08:	2002a57c 	.word	0x2002a57c
 8009b0c:	2002a590 	.word	0x2002a590
 8009b10:	2002a580 	.word	0x2002a580
 8009b14:	2002a574 	.word	0x2002a574
 8009b18:	2002a584 	.word	0x2002a584
 8009b1c:	2002a588 	.word	0x2002a588

08009b20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b086      	sub	sp, #24
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d04d      	beq.n	8009bce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009b32:	2308      	movs	r3, #8
 8009b34:	425b      	negs	r3, r3
 8009b36:	697a      	ldr	r2, [r7, #20]
 8009b38:	4413      	add	r3, r2
 8009b3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	685a      	ldr	r2, [r3, #4]
 8009b44:	4b24      	ldr	r3, [pc, #144]	; (8009bd8 <vPortFree+0xb8>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4013      	ands	r3, r2
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d10a      	bne.n	8009b64 <vPortFree+0x44>
	__asm volatile
 8009b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b52:	f383 8811 	msr	BASEPRI, r3
 8009b56:	f3bf 8f6f 	isb	sy
 8009b5a:	f3bf 8f4f 	dsb	sy
 8009b5e:	60fb      	str	r3, [r7, #12]
}
 8009b60:	bf00      	nop
 8009b62:	e7fe      	b.n	8009b62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d00a      	beq.n	8009b82 <vPortFree+0x62>
	__asm volatile
 8009b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b70:	f383 8811 	msr	BASEPRI, r3
 8009b74:	f3bf 8f6f 	isb	sy
 8009b78:	f3bf 8f4f 	dsb	sy
 8009b7c:	60bb      	str	r3, [r7, #8]
}
 8009b7e:	bf00      	nop
 8009b80:	e7fe      	b.n	8009b80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	685a      	ldr	r2, [r3, #4]
 8009b86:	4b14      	ldr	r3, [pc, #80]	; (8009bd8 <vPortFree+0xb8>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	4013      	ands	r3, r2
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d01e      	beq.n	8009bce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009b90:	693b      	ldr	r3, [r7, #16]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d11a      	bne.n	8009bce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009b98:	693b      	ldr	r3, [r7, #16]
 8009b9a:	685a      	ldr	r2, [r3, #4]
 8009b9c:	4b0e      	ldr	r3, [pc, #56]	; (8009bd8 <vPortFree+0xb8>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	43db      	mvns	r3, r3
 8009ba2:	401a      	ands	r2, r3
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009ba8:	f7fe f996 	bl	8007ed8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	685a      	ldr	r2, [r3, #4]
 8009bb0:	4b0a      	ldr	r3, [pc, #40]	; (8009bdc <vPortFree+0xbc>)
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4413      	add	r3, r2
 8009bb6:	4a09      	ldr	r2, [pc, #36]	; (8009bdc <vPortFree+0xbc>)
 8009bb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009bba:	6938      	ldr	r0, [r7, #16]
 8009bbc:	f000 f874 	bl	8009ca8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009bc0:	4b07      	ldr	r3, [pc, #28]	; (8009be0 <vPortFree+0xc0>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	3301      	adds	r3, #1
 8009bc6:	4a06      	ldr	r2, [pc, #24]	; (8009be0 <vPortFree+0xc0>)
 8009bc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009bca:	f7fe f993 	bl	8007ef4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009bce:	bf00      	nop
 8009bd0:	3718      	adds	r7, #24
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}
 8009bd6:	bf00      	nop
 8009bd8:	2002a590 	.word	0x2002a590
 8009bdc:	2002a580 	.word	0x2002a580
 8009be0:	2002a58c 	.word	0x2002a58c

08009be4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009be4:	b480      	push	{r7}
 8009be6:	b085      	sub	sp, #20
 8009be8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009bea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009bee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009bf0:	4b27      	ldr	r3, [pc, #156]	; (8009c90 <prvHeapInit+0xac>)
 8009bf2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f003 0307 	and.w	r3, r3, #7
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d00c      	beq.n	8009c18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	3307      	adds	r3, #7
 8009c02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f023 0307 	bic.w	r3, r3, #7
 8009c0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009c0c:	68ba      	ldr	r2, [r7, #8]
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	1ad3      	subs	r3, r2, r3
 8009c12:	4a1f      	ldr	r2, [pc, #124]	; (8009c90 <prvHeapInit+0xac>)
 8009c14:	4413      	add	r3, r2
 8009c16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009c1c:	4a1d      	ldr	r2, [pc, #116]	; (8009c94 <prvHeapInit+0xb0>)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009c22:	4b1c      	ldr	r3, [pc, #112]	; (8009c94 <prvHeapInit+0xb0>)
 8009c24:	2200      	movs	r2, #0
 8009c26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	68ba      	ldr	r2, [r7, #8]
 8009c2c:	4413      	add	r3, r2
 8009c2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009c30:	2208      	movs	r2, #8
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	1a9b      	subs	r3, r3, r2
 8009c36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f023 0307 	bic.w	r3, r3, #7
 8009c3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	4a15      	ldr	r2, [pc, #84]	; (8009c98 <prvHeapInit+0xb4>)
 8009c44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009c46:	4b14      	ldr	r3, [pc, #80]	; (8009c98 <prvHeapInit+0xb4>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009c4e:	4b12      	ldr	r3, [pc, #72]	; (8009c98 <prvHeapInit+0xb4>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	2200      	movs	r2, #0
 8009c54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	1ad2      	subs	r2, r2, r3
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009c64:	4b0c      	ldr	r3, [pc, #48]	; (8009c98 <prvHeapInit+0xb4>)
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	4a0a      	ldr	r2, [pc, #40]	; (8009c9c <prvHeapInit+0xb8>)
 8009c72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	4a09      	ldr	r2, [pc, #36]	; (8009ca0 <prvHeapInit+0xbc>)
 8009c7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009c7c:	4b09      	ldr	r3, [pc, #36]	; (8009ca4 <prvHeapInit+0xc0>)
 8009c7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009c82:	601a      	str	r2, [r3, #0]
}
 8009c84:	bf00      	nop
 8009c86:	3714      	adds	r7, #20
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8e:	4770      	bx	lr
 8009c90:	20026974 	.word	0x20026974
 8009c94:	2002a574 	.word	0x2002a574
 8009c98:	2002a57c 	.word	0x2002a57c
 8009c9c:	2002a584 	.word	0x2002a584
 8009ca0:	2002a580 	.word	0x2002a580
 8009ca4:	2002a590 	.word	0x2002a590

08009ca8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b085      	sub	sp, #20
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009cb0:	4b28      	ldr	r3, [pc, #160]	; (8009d54 <prvInsertBlockIntoFreeList+0xac>)
 8009cb2:	60fb      	str	r3, [r7, #12]
 8009cb4:	e002      	b.n	8009cbc <prvInsertBlockIntoFreeList+0x14>
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	60fb      	str	r3, [r7, #12]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	687a      	ldr	r2, [r7, #4]
 8009cc2:	429a      	cmp	r2, r3
 8009cc4:	d8f7      	bhi.n	8009cb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	685b      	ldr	r3, [r3, #4]
 8009cce:	68ba      	ldr	r2, [r7, #8]
 8009cd0:	4413      	add	r3, r2
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	429a      	cmp	r2, r3
 8009cd6:	d108      	bne.n	8009cea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	685a      	ldr	r2, [r3, #4]
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	441a      	add	r2, r3
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	685b      	ldr	r3, [r3, #4]
 8009cf2:	68ba      	ldr	r2, [r7, #8]
 8009cf4:	441a      	add	r2, r3
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d118      	bne.n	8009d30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	4b15      	ldr	r3, [pc, #84]	; (8009d58 <prvInsertBlockIntoFreeList+0xb0>)
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	429a      	cmp	r2, r3
 8009d08:	d00d      	beq.n	8009d26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	685a      	ldr	r2, [r3, #4]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	685b      	ldr	r3, [r3, #4]
 8009d14:	441a      	add	r2, r3
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	681a      	ldr	r2, [r3, #0]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	601a      	str	r2, [r3, #0]
 8009d24:	e008      	b.n	8009d38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009d26:	4b0c      	ldr	r3, [pc, #48]	; (8009d58 <prvInsertBlockIntoFreeList+0xb0>)
 8009d28:	681a      	ldr	r2, [r3, #0]
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	601a      	str	r2, [r3, #0]
 8009d2e:	e003      	b.n	8009d38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681a      	ldr	r2, [r3, #0]
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009d38:	68fa      	ldr	r2, [r7, #12]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d002      	beq.n	8009d46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d46:	bf00      	nop
 8009d48:	3714      	adds	r7, #20
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d50:	4770      	bx	lr
 8009d52:	bf00      	nop
 8009d54:	2002a574 	.word	0x2002a574
 8009d58:	2002a57c 	.word	0x2002a57c

08009d5c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8009d5c:	b480      	push	{r7}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8009d62:	4b24      	ldr	r3, [pc, #144]	; (8009df4 <_DoInit+0x98>)
 8009d64:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2203      	movs	r2, #3
 8009d6a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2203      	movs	r2, #3
 8009d70:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	4a20      	ldr	r2, [pc, #128]	; (8009df8 <_DoInit+0x9c>)
 8009d76:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	4a20      	ldr	r2, [pc, #128]	; (8009dfc <_DoInit+0xa0>)
 8009d7c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009d84:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2200      	movs	r2, #0
 8009d96:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	4a17      	ldr	r2, [pc, #92]	; (8009df8 <_DoInit+0x9c>)
 8009d9c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	4a17      	ldr	r2, [pc, #92]	; (8009e00 <_DoInit+0xa4>)
 8009da2:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2210      	movs	r2, #16
 8009da8:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2200      	movs	r2, #0
 8009db4:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2200      	movs	r2, #0
 8009dba:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	3307      	adds	r3, #7
 8009dc0:	4a10      	ldr	r2, [pc, #64]	; (8009e04 <_DoInit+0xa8>)
 8009dc2:	6810      	ldr	r0, [r2, #0]
 8009dc4:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8009dc6:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4a0e      	ldr	r2, [pc, #56]	; (8009e08 <_DoInit+0xac>)
 8009dce:	6810      	ldr	r0, [r2, #0]
 8009dd0:	6018      	str	r0, [r3, #0]
 8009dd2:	8891      	ldrh	r1, [r2, #4]
 8009dd4:	7992      	ldrb	r2, [r2, #6]
 8009dd6:	8099      	strh	r1, [r3, #4]
 8009dd8:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8009dda:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2220      	movs	r2, #32
 8009de2:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8009de4:	f3bf 8f5f 	dmb	sy
}
 8009de8:	bf00      	nop
 8009dea:	370c      	adds	r7, #12
 8009dec:	46bd      	mov	sp, r7
 8009dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df2:	4770      	bx	lr
 8009df4:	2002a594 	.word	0x2002a594
 8009df8:	0800cb30 	.word	0x0800cb30
 8009dfc:	2002a63c 	.word	0x2002a63c
 8009e00:	2002aa3c 	.word	0x2002aa3c
 8009e04:	0800cb3c 	.word	0x0800cb3c
 8009e08:	0800cb40 	.word	0x0800cb40

08009e0c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b08c      	sub	sp, #48	; 0x30
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	60f8      	str	r0, [r7, #12]
 8009e14:	60b9      	str	r1, [r7, #8]
 8009e16:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8009e18:	4b3e      	ldr	r3, [pc, #248]	; (8009f14 <SEGGER_RTT_ReadNoLock+0x108>)
 8009e1a:	623b      	str	r3, [r7, #32]
 8009e1c:	6a3b      	ldr	r3, [r7, #32]
 8009e1e:	781b      	ldrb	r3, [r3, #0]
 8009e20:	b2db      	uxtb	r3, r3
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d101      	bne.n	8009e2a <SEGGER_RTT_ReadNoLock+0x1e>
 8009e26:	f7ff ff99 	bl	8009d5c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009e2a:	68fa      	ldr	r2, [r7, #12]
 8009e2c:	4613      	mov	r3, r2
 8009e2e:	005b      	lsls	r3, r3, #1
 8009e30:	4413      	add	r3, r2
 8009e32:	00db      	lsls	r3, r3, #3
 8009e34:	3360      	adds	r3, #96	; 0x60
 8009e36:	4a37      	ldr	r2, [pc, #220]	; (8009f14 <SEGGER_RTT_ReadNoLock+0x108>)
 8009e38:	4413      	add	r3, r2
 8009e3a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8009e40:	69fb      	ldr	r3, [r7, #28]
 8009e42:	691b      	ldr	r3, [r3, #16]
 8009e44:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8009e46:	69fb      	ldr	r3, [r7, #28]
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8009e50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e52:	69bb      	ldr	r3, [r7, #24]
 8009e54:	429a      	cmp	r2, r3
 8009e56:	d92b      	bls.n	8009eb0 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8009e58:	69fb      	ldr	r3, [r7, #28]
 8009e5a:	689a      	ldr	r2, [r3, #8]
 8009e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e5e:	1ad3      	subs	r3, r2, r3
 8009e60:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009e62:	697a      	ldr	r2, [r7, #20]
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	4293      	cmp	r3, r2
 8009e68:	bf28      	it	cs
 8009e6a:	4613      	movcs	r3, r2
 8009e6c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8009e6e:	69fb      	ldr	r3, [r7, #28]
 8009e70:	685a      	ldr	r2, [r3, #4]
 8009e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e74:	4413      	add	r3, r2
 8009e76:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009e78:	697a      	ldr	r2, [r7, #20]
 8009e7a:	6939      	ldr	r1, [r7, #16]
 8009e7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009e7e:	f001 feca 	bl	800bc16 <memcpy>
    NumBytesRead += NumBytesRem;
 8009e82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e84:	697b      	ldr	r3, [r7, #20]
 8009e86:	4413      	add	r3, r2
 8009e88:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8009e8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	4413      	add	r3, r2
 8009e90:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8009e92:	687a      	ldr	r2, [r7, #4]
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	1ad3      	subs	r3, r2, r3
 8009e98:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009e9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	4413      	add	r3, r2
 8009ea0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8009ea2:	69fb      	ldr	r3, [r7, #28]
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ea8:	429a      	cmp	r2, r3
 8009eaa:	d101      	bne.n	8009eb0 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8009eac:	2300      	movs	r3, #0
 8009eae:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8009eb0:	69ba      	ldr	r2, [r7, #24]
 8009eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb4:	1ad3      	subs	r3, r2, r3
 8009eb6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009eb8:	697a      	ldr	r2, [r7, #20]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	bf28      	it	cs
 8009ec0:	4613      	movcs	r3, r2
 8009ec2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d019      	beq.n	8009efe <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8009eca:	69fb      	ldr	r3, [r7, #28]
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ed0:	4413      	add	r3, r2
 8009ed2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009ed4:	697a      	ldr	r2, [r7, #20]
 8009ed6:	6939      	ldr	r1, [r7, #16]
 8009ed8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009eda:	f001 fe9c 	bl	800bc16 <memcpy>
    NumBytesRead += NumBytesRem;
 8009ede:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	4413      	add	r3, r2
 8009ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8009ee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	4413      	add	r3, r2
 8009eec:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	1ad3      	subs	r3, r2, r3
 8009ef4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009ef6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	4413      	add	r3, r2
 8009efc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8009efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d002      	beq.n	8009f0a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8009f04:	69fb      	ldr	r3, [r7, #28]
 8009f06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f08:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8009f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3730      	adds	r7, #48	; 0x30
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}
 8009f14:	2002a594 	.word	0x2002a594

08009f18 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b088      	sub	sp, #32
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	60f8      	str	r0, [r7, #12]
 8009f20:	60b9      	str	r1, [r7, #8]
 8009f22:	607a      	str	r2, [r7, #4]
 8009f24:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8009f26:	4b3d      	ldr	r3, [pc, #244]	; (800a01c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009f28:	61bb      	str	r3, [r7, #24]
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d101      	bne.n	8009f38 <SEGGER_RTT_AllocUpBuffer+0x20>
 8009f34:	f7ff ff12 	bl	8009d5c <_DoInit>
  SEGGER_RTT_LOCK();
 8009f38:	f3ef 8311 	mrs	r3, BASEPRI
 8009f3c:	f04f 0120 	mov.w	r1, #32
 8009f40:	f381 8811 	msr	BASEPRI, r1
 8009f44:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009f46:	4b35      	ldr	r3, [pc, #212]	; (800a01c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009f48:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8009f4e:	6939      	ldr	r1, [r7, #16]
 8009f50:	69fb      	ldr	r3, [r7, #28]
 8009f52:	1c5a      	adds	r2, r3, #1
 8009f54:	4613      	mov	r3, r2
 8009f56:	005b      	lsls	r3, r3, #1
 8009f58:	4413      	add	r3, r2
 8009f5a:	00db      	lsls	r3, r3, #3
 8009f5c:	440b      	add	r3, r1
 8009f5e:	3304      	adds	r3, #4
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d008      	beq.n	8009f78 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8009f66:	69fb      	ldr	r3, [r7, #28]
 8009f68:	3301      	adds	r3, #1
 8009f6a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8009f6c:	693b      	ldr	r3, [r7, #16]
 8009f6e:	691b      	ldr	r3, [r3, #16]
 8009f70:	69fa      	ldr	r2, [r7, #28]
 8009f72:	429a      	cmp	r2, r3
 8009f74:	dbeb      	blt.n	8009f4e <SEGGER_RTT_AllocUpBuffer+0x36>
 8009f76:	e000      	b.n	8009f7a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8009f78:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	691b      	ldr	r3, [r3, #16]
 8009f7e:	69fa      	ldr	r2, [r7, #28]
 8009f80:	429a      	cmp	r2, r3
 8009f82:	da3f      	bge.n	800a004 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8009f84:	6939      	ldr	r1, [r7, #16]
 8009f86:	69fb      	ldr	r3, [r7, #28]
 8009f88:	1c5a      	adds	r2, r3, #1
 8009f8a:	4613      	mov	r3, r2
 8009f8c:	005b      	lsls	r3, r3, #1
 8009f8e:	4413      	add	r3, r2
 8009f90:	00db      	lsls	r3, r3, #3
 8009f92:	440b      	add	r3, r1
 8009f94:	68fa      	ldr	r2, [r7, #12]
 8009f96:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8009f98:	6939      	ldr	r1, [r7, #16]
 8009f9a:	69fb      	ldr	r3, [r7, #28]
 8009f9c:	1c5a      	adds	r2, r3, #1
 8009f9e:	4613      	mov	r3, r2
 8009fa0:	005b      	lsls	r3, r3, #1
 8009fa2:	4413      	add	r3, r2
 8009fa4:	00db      	lsls	r3, r3, #3
 8009fa6:	440b      	add	r3, r1
 8009fa8:	3304      	adds	r3, #4
 8009faa:	68ba      	ldr	r2, [r7, #8]
 8009fac:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8009fae:	6939      	ldr	r1, [r7, #16]
 8009fb0:	69fa      	ldr	r2, [r7, #28]
 8009fb2:	4613      	mov	r3, r2
 8009fb4:	005b      	lsls	r3, r3, #1
 8009fb6:	4413      	add	r3, r2
 8009fb8:	00db      	lsls	r3, r3, #3
 8009fba:	440b      	add	r3, r1
 8009fbc:	3320      	adds	r3, #32
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8009fc2:	6939      	ldr	r1, [r7, #16]
 8009fc4:	69fa      	ldr	r2, [r7, #28]
 8009fc6:	4613      	mov	r3, r2
 8009fc8:	005b      	lsls	r3, r3, #1
 8009fca:	4413      	add	r3, r2
 8009fcc:	00db      	lsls	r3, r3, #3
 8009fce:	440b      	add	r3, r1
 8009fd0:	3328      	adds	r3, #40	; 0x28
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8009fd6:	6939      	ldr	r1, [r7, #16]
 8009fd8:	69fa      	ldr	r2, [r7, #28]
 8009fda:	4613      	mov	r3, r2
 8009fdc:	005b      	lsls	r3, r3, #1
 8009fde:	4413      	add	r3, r2
 8009fe0:	00db      	lsls	r3, r3, #3
 8009fe2:	440b      	add	r3, r1
 8009fe4:	3324      	adds	r3, #36	; 0x24
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8009fea:	6939      	ldr	r1, [r7, #16]
 8009fec:	69fa      	ldr	r2, [r7, #28]
 8009fee:	4613      	mov	r3, r2
 8009ff0:	005b      	lsls	r3, r3, #1
 8009ff2:	4413      	add	r3, r2
 8009ff4:	00db      	lsls	r3, r3, #3
 8009ff6:	440b      	add	r3, r1
 8009ff8:	332c      	adds	r3, #44	; 0x2c
 8009ffa:	683a      	ldr	r2, [r7, #0]
 8009ffc:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009ffe:	f3bf 8f5f 	dmb	sy
 800a002:	e002      	b.n	800a00a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800a004:	f04f 33ff 	mov.w	r3, #4294967295
 800a008:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800a010:	69fb      	ldr	r3, [r7, #28]
}
 800a012:	4618      	mov	r0, r3
 800a014:	3720      	adds	r7, #32
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}
 800a01a:	bf00      	nop
 800a01c:	2002a594 	.word	0x2002a594

0800a020 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800a020:	b580      	push	{r7, lr}
 800a022:	b08a      	sub	sp, #40	; 0x28
 800a024:	af00      	add	r7, sp, #0
 800a026:	60f8      	str	r0, [r7, #12]
 800a028:	60b9      	str	r1, [r7, #8]
 800a02a:	607a      	str	r2, [r7, #4]
 800a02c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800a02e:	4b21      	ldr	r3, [pc, #132]	; (800a0b4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800a030:	623b      	str	r3, [r7, #32]
 800a032:	6a3b      	ldr	r3, [r7, #32]
 800a034:	781b      	ldrb	r3, [r3, #0]
 800a036:	b2db      	uxtb	r3, r3
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d101      	bne.n	800a040 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800a03c:	f7ff fe8e 	bl	8009d5c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800a040:	4b1c      	ldr	r3, [pc, #112]	; (800a0b4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800a042:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2b02      	cmp	r3, #2
 800a048:	d82c      	bhi.n	800a0a4 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800a04a:	f3ef 8311 	mrs	r3, BASEPRI
 800a04e:	f04f 0120 	mov.w	r1, #32
 800a052:	f381 8811 	msr	BASEPRI, r1
 800a056:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800a058:	68fa      	ldr	r2, [r7, #12]
 800a05a:	4613      	mov	r3, r2
 800a05c:	005b      	lsls	r3, r3, #1
 800a05e:	4413      	add	r3, r2
 800a060:	00db      	lsls	r3, r3, #3
 800a062:	3360      	adds	r3, #96	; 0x60
 800a064:	69fa      	ldr	r2, [r7, #28]
 800a066:	4413      	add	r3, r2
 800a068:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d00e      	beq.n	800a08e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800a070:	697b      	ldr	r3, [r7, #20]
 800a072:	68ba      	ldr	r2, [r7, #8]
 800a074:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	687a      	ldr	r2, [r7, #4]
 800a07a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	683a      	ldr	r2, [r7, #0]
 800a080:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800a082:	697b      	ldr	r3, [r7, #20]
 800a084:	2200      	movs	r2, #0
 800a086:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	2200      	movs	r2, #0
 800a08c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a092:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800a094:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800a098:	69bb      	ldr	r3, [r7, #24]
 800a09a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	627b      	str	r3, [r7, #36]	; 0x24
 800a0a2:	e002      	b.n	800a0aa <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800a0a4:	f04f 33ff 	mov.w	r3, #4294967295
 800a0a8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 800a0aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3728      	adds	r7, #40	; 0x28
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}
 800a0b4:	2002a594 	.word	0x2002a594

0800a0b8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800a0b8:	b480      	push	{r7}
 800a0ba:	b087      	sub	sp, #28
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	60f8      	str	r0, [r7, #12]
 800a0c0:	60b9      	str	r1, [r7, #8]
 800a0c2:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d00f      	beq.n	800a0ee <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 800a0ce:	e002      	b.n	800a0d6 <_EncodeStr+0x1e>
      Len++;
 800a0d0:	693b      	ldr	r3, [r7, #16]
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 800a0d6:	68ba      	ldr	r2, [r7, #8]
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	4413      	add	r3, r2
 800a0dc:	781b      	ldrb	r3, [r3, #0]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d1f6      	bne.n	800a0d0 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 800a0e2:	693a      	ldr	r2, [r7, #16]
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	d901      	bls.n	800a0ee <_EncodeStr+0x36>
      Len = Limit;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	2bfe      	cmp	r3, #254	; 0xfe
 800a0f2:	d806      	bhi.n	800a102 <_EncodeStr+0x4a>
    *pPayload++ = Len; 
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	1c5a      	adds	r2, r3, #1
 800a0f8:	60fa      	str	r2, [r7, #12]
 800a0fa:	693a      	ldr	r2, [r7, #16]
 800a0fc:	b2d2      	uxtb	r2, r2
 800a0fe:	701a      	strb	r2, [r3, #0]
 800a100:	e011      	b.n	800a126 <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	1c5a      	adds	r2, r3, #1
 800a106:	60fa      	str	r2, [r7, #12]
 800a108:	22ff      	movs	r2, #255	; 0xff
 800a10a:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	1c5a      	adds	r2, r3, #1
 800a110:	60fa      	str	r2, [r7, #12]
 800a112:	693a      	ldr	r2, [r7, #16]
 800a114:	b2d2      	uxtb	r2, r2
 800a116:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	0a19      	lsrs	r1, r3, #8
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	1c5a      	adds	r2, r3, #1
 800a120:	60fa      	str	r2, [r7, #12]
 800a122:	b2ca      	uxtb	r2, r1
 800a124:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 800a126:	2300      	movs	r3, #0
 800a128:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800a12a:	e00a      	b.n	800a142 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 800a12c:	68ba      	ldr	r2, [r7, #8]
 800a12e:	1c53      	adds	r3, r2, #1
 800a130:	60bb      	str	r3, [r7, #8]
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	1c59      	adds	r1, r3, #1
 800a136:	60f9      	str	r1, [r7, #12]
 800a138:	7812      	ldrb	r2, [r2, #0]
 800a13a:	701a      	strb	r2, [r3, #0]
    n++;
 800a13c:	697b      	ldr	r3, [r7, #20]
 800a13e:	3301      	adds	r3, #1
 800a140:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800a142:	697a      	ldr	r2, [r7, #20]
 800a144:	693b      	ldr	r3, [r7, #16]
 800a146:	429a      	cmp	r2, r3
 800a148:	d3f0      	bcc.n	800a12c <_EncodeStr+0x74>
  }
  return pPayload;
 800a14a:	68fb      	ldr	r3, [r7, #12]
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	371c      	adds	r7, #28
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr

0800a158 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800a158:	b480      	push	{r7}
 800a15a:	b083      	sub	sp, #12
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	3304      	adds	r3, #4
}
 800a164:	4618      	mov	r0, r3
 800a166:	370c      	adds	r7, #12
 800a168:	46bd      	mov	sp, r7
 800a16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16e:	4770      	bx	lr

0800a170 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800a170:	b580      	push	{r7, lr}
 800a172:	b082      	sub	sp, #8
 800a174:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a176:	4b35      	ldr	r3, [pc, #212]	; (800a24c <_HandleIncomingPacket+0xdc>)
 800a178:	7e1b      	ldrb	r3, [r3, #24]
 800a17a:	4618      	mov	r0, r3
 800a17c:	1cfb      	adds	r3, r7, #3
 800a17e:	2201      	movs	r2, #1
 800a180:	4619      	mov	r1, r3
 800a182:	f7ff fe43 	bl	8009e0c <SEGGER_RTT_ReadNoLock>
 800a186:	4603      	mov	r3, r0
 800a188:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	dd59      	ble.n	800a244 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 800a190:	78fb      	ldrb	r3, [r7, #3]
 800a192:	2b80      	cmp	r3, #128	; 0x80
 800a194:	d032      	beq.n	800a1fc <_HandleIncomingPacket+0x8c>
 800a196:	2b80      	cmp	r3, #128	; 0x80
 800a198:	dc42      	bgt.n	800a220 <_HandleIncomingPacket+0xb0>
 800a19a:	2b07      	cmp	r3, #7
 800a19c:	dc16      	bgt.n	800a1cc <_HandleIncomingPacket+0x5c>
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	dd3e      	ble.n	800a220 <_HandleIncomingPacket+0xb0>
 800a1a2:	3b01      	subs	r3, #1
 800a1a4:	2b06      	cmp	r3, #6
 800a1a6:	d83b      	bhi.n	800a220 <_HandleIncomingPacket+0xb0>
 800a1a8:	a201      	add	r2, pc, #4	; (adr r2, 800a1b0 <_HandleIncomingPacket+0x40>)
 800a1aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ae:	bf00      	nop
 800a1b0:	0800a1d3 	.word	0x0800a1d3
 800a1b4:	0800a1d9 	.word	0x0800a1d9
 800a1b8:	0800a1df 	.word	0x0800a1df
 800a1bc:	0800a1e5 	.word	0x0800a1e5
 800a1c0:	0800a1eb 	.word	0x0800a1eb
 800a1c4:	0800a1f1 	.word	0x0800a1f1
 800a1c8:	0800a1f7 	.word	0x0800a1f7
 800a1cc:	2b7f      	cmp	r3, #127	; 0x7f
 800a1ce:	d034      	beq.n	800a23a <_HandleIncomingPacket+0xca>
 800a1d0:	e026      	b.n	800a220 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800a1d2:	f000 fba5 	bl	800a920 <SEGGER_SYSVIEW_Start>
      break;
 800a1d6:	e035      	b.n	800a244 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800a1d8:	f000 fc5c 	bl	800aa94 <SEGGER_SYSVIEW_Stop>
      break;
 800a1dc:	e032      	b.n	800a244 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800a1de:	f000 fe35 	bl	800ae4c <SEGGER_SYSVIEW_RecordSystime>
      break;
 800a1e2:	e02f      	b.n	800a244 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800a1e4:	f000 fdfa 	bl	800addc <SEGGER_SYSVIEW_SendTaskList>
      break;
 800a1e8:	e02c      	b.n	800a244 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800a1ea:	f000 fc79 	bl	800aae0 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800a1ee:	e029      	b.n	800a244 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800a1f0:	f001 f8a8 	bl	800b344 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800a1f4:	e026      	b.n	800a244 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800a1f6:	f001 f887 	bl	800b308 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800a1fa:	e023      	b.n	800a244 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a1fc:	4b13      	ldr	r3, [pc, #76]	; (800a24c <_HandleIncomingPacket+0xdc>)
 800a1fe:	7e1b      	ldrb	r3, [r3, #24]
 800a200:	4618      	mov	r0, r3
 800a202:	1cfb      	adds	r3, r7, #3
 800a204:	2201      	movs	r2, #1
 800a206:	4619      	mov	r1, r3
 800a208:	f7ff fe00 	bl	8009e0c <SEGGER_RTT_ReadNoLock>
 800a20c:	4603      	mov	r3, r0
 800a20e:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2b00      	cmp	r3, #0
 800a214:	dd13      	ble.n	800a23e <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800a216:	78fb      	ldrb	r3, [r7, #3]
 800a218:	4618      	mov	r0, r3
 800a21a:	f000 fff5 	bl	800b208 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800a21e:	e00e      	b.n	800a23e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800a220:	78fb      	ldrb	r3, [r7, #3]
 800a222:	b25b      	sxtb	r3, r3
 800a224:	2b00      	cmp	r3, #0
 800a226:	da0c      	bge.n	800a242 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a228:	4b08      	ldr	r3, [pc, #32]	; (800a24c <_HandleIncomingPacket+0xdc>)
 800a22a:	7e1b      	ldrb	r3, [r3, #24]
 800a22c:	4618      	mov	r0, r3
 800a22e:	1cfb      	adds	r3, r7, #3
 800a230:	2201      	movs	r2, #1
 800a232:	4619      	mov	r1, r3
 800a234:	f7ff fdea 	bl	8009e0c <SEGGER_RTT_ReadNoLock>
      }
      break;
 800a238:	e003      	b.n	800a242 <_HandleIncomingPacket+0xd2>
      break;
 800a23a:	bf00      	nop
 800a23c:	e002      	b.n	800a244 <_HandleIncomingPacket+0xd4>
      break;
 800a23e:	bf00      	nop
 800a240:	e000      	b.n	800a244 <_HandleIncomingPacket+0xd4>
      break;
 800a242:	bf00      	nop
    }
  }
}
 800a244:	bf00      	nop
 800a246:	3708      	adds	r7, #8
 800a248:	46bd      	mov	sp, r7
 800a24a:	bd80      	pop	{r7, pc}
 800a24c:	2002ae58 	.word	0x2002ae58

0800a250 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800a250:	b580      	push	{r7, lr}
 800a252:	b08c      	sub	sp, #48	; 0x30
 800a254:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800a256:	2301      	movs	r3, #1
 800a258:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800a25a:	1d3b      	adds	r3, r7, #4
 800a25c:	3301      	adds	r3, #1
 800a25e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800a260:	69fb      	ldr	r3, [r7, #28]
 800a262:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a264:	4b31      	ldr	r3, [pc, #196]	; (800a32c <_TrySendOverflowPacket+0xdc>)
 800a266:	695b      	ldr	r3, [r3, #20]
 800a268:	62bb      	str	r3, [r7, #40]	; 0x28
 800a26a:	e00b      	b.n	800a284 <_TrySendOverflowPacket+0x34>
 800a26c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a26e:	b2da      	uxtb	r2, r3
 800a270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a272:	1c59      	adds	r1, r3, #1
 800a274:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a276:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a27a:	b2d2      	uxtb	r2, r2
 800a27c:	701a      	strb	r2, [r3, #0]
 800a27e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a280:	09db      	lsrs	r3, r3, #7
 800a282:	62bb      	str	r3, [r7, #40]	; 0x28
 800a284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a286:	2b7f      	cmp	r3, #127	; 0x7f
 800a288:	d8f0      	bhi.n	800a26c <_TrySendOverflowPacket+0x1c>
 800a28a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a28c:	1c5a      	adds	r2, r3, #1
 800a28e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a290:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a292:	b2d2      	uxtb	r2, r2
 800a294:	701a      	strb	r2, [r3, #0]
 800a296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a298:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a29a:	4b25      	ldr	r3, [pc, #148]	; (800a330 <_TrySendOverflowPacket+0xe0>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800a2a0:	4b22      	ldr	r3, [pc, #136]	; (800a32c <_TrySendOverflowPacket+0xdc>)
 800a2a2:	68db      	ldr	r3, [r3, #12]
 800a2a4:	69ba      	ldr	r2, [r7, #24]
 800a2a6:	1ad3      	subs	r3, r2, r3
 800a2a8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800a2aa:	69fb      	ldr	r3, [r7, #28]
 800a2ac:	627b      	str	r3, [r7, #36]	; 0x24
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	623b      	str	r3, [r7, #32]
 800a2b2:	e00b      	b.n	800a2cc <_TrySendOverflowPacket+0x7c>
 800a2b4:	6a3b      	ldr	r3, [r7, #32]
 800a2b6:	b2da      	uxtb	r2, r3
 800a2b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ba:	1c59      	adds	r1, r3, #1
 800a2bc:	6279      	str	r1, [r7, #36]	; 0x24
 800a2be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a2c2:	b2d2      	uxtb	r2, r2
 800a2c4:	701a      	strb	r2, [r3, #0]
 800a2c6:	6a3b      	ldr	r3, [r7, #32]
 800a2c8:	09db      	lsrs	r3, r3, #7
 800a2ca:	623b      	str	r3, [r7, #32]
 800a2cc:	6a3b      	ldr	r3, [r7, #32]
 800a2ce:	2b7f      	cmp	r3, #127	; 0x7f
 800a2d0:	d8f0      	bhi.n	800a2b4 <_TrySendOverflowPacket+0x64>
 800a2d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2d4:	1c5a      	adds	r2, r3, #1
 800a2d6:	627a      	str	r2, [r7, #36]	; 0x24
 800a2d8:	6a3a      	ldr	r2, [r7, #32]
 800a2da:	b2d2      	uxtb	r2, r2
 800a2dc:	701a      	strb	r2, [r3, #0]
 800a2de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2e0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 800a2e2:	4b12      	ldr	r3, [pc, #72]	; (800a32c <_TrySendOverflowPacket+0xdc>)
 800a2e4:	785b      	ldrb	r3, [r3, #1]
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	1d3b      	adds	r3, r7, #4
 800a2ea:	69fa      	ldr	r2, [r7, #28]
 800a2ec:	1ad3      	subs	r3, r2, r3
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	1d3b      	adds	r3, r7, #4
 800a2f2:	4619      	mov	r1, r3
 800a2f4:	f7f5 ff7c 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d009      	beq.n	800a316 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800a302:	4a0a      	ldr	r2, [pc, #40]	; (800a32c <_TrySendOverflowPacket+0xdc>)
 800a304:	69bb      	ldr	r3, [r7, #24]
 800a306:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800a308:	4b08      	ldr	r3, [pc, #32]	; (800a32c <_TrySendOverflowPacket+0xdc>)
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	3b01      	subs	r3, #1
 800a30e:	b2da      	uxtb	r2, r3
 800a310:	4b06      	ldr	r3, [pc, #24]	; (800a32c <_TrySendOverflowPacket+0xdc>)
 800a312:	701a      	strb	r2, [r3, #0]
 800a314:	e004      	b.n	800a320 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800a316:	4b05      	ldr	r3, [pc, #20]	; (800a32c <_TrySendOverflowPacket+0xdc>)
 800a318:	695b      	ldr	r3, [r3, #20]
 800a31a:	3301      	adds	r3, #1
 800a31c:	4a03      	ldr	r2, [pc, #12]	; (800a32c <_TrySendOverflowPacket+0xdc>)
 800a31e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800a320:	693b      	ldr	r3, [r7, #16]
}
 800a322:	4618      	mov	r0, r3
 800a324:	3730      	adds	r7, #48	; 0x30
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
 800a32a:	bf00      	nop
 800a32c:	2002ae58 	.word	0x2002ae58
 800a330:	e0001004 	.word	0xe0001004

0800a334 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800a334:	b580      	push	{r7, lr}
 800a336:	b08a      	sub	sp, #40	; 0x28
 800a338:	af00      	add	r7, sp, #0
 800a33a:	60f8      	str	r0, [r7, #12]
 800a33c:	60b9      	str	r1, [r7, #8]
 800a33e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800a340:	4b6c      	ldr	r3, [pc, #432]	; (800a4f4 <_SendPacket+0x1c0>)
 800a342:	781b      	ldrb	r3, [r3, #0]
 800a344:	2b01      	cmp	r3, #1
 800a346:	d010      	beq.n	800a36a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800a348:	4b6a      	ldr	r3, [pc, #424]	; (800a4f4 <_SendPacket+0x1c0>)
 800a34a:	781b      	ldrb	r3, [r3, #0]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	f000 80a3 	beq.w	800a498 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800a352:	4b68      	ldr	r3, [pc, #416]	; (800a4f4 <_SendPacket+0x1c0>)
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	2b02      	cmp	r3, #2
 800a358:	d109      	bne.n	800a36e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800a35a:	f7ff ff79 	bl	800a250 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800a35e:	4b65      	ldr	r3, [pc, #404]	; (800a4f4 <_SendPacket+0x1c0>)
 800a360:	781b      	ldrb	r3, [r3, #0]
 800a362:	2b01      	cmp	r3, #1
 800a364:	f040 809a 	bne.w	800a49c <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 800a368:	e001      	b.n	800a36e <_SendPacket+0x3a>
    goto Send;
 800a36a:	bf00      	nop
 800a36c:	e000      	b.n	800a370 <_SendPacket+0x3c>
Send:
 800a36e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2b1f      	cmp	r3, #31
 800a374:	d809      	bhi.n	800a38a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800a376:	4b5f      	ldr	r3, [pc, #380]	; (800a4f4 <_SendPacket+0x1c0>)
 800a378:	69da      	ldr	r2, [r3, #28]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	fa22 f303 	lsr.w	r3, r2, r3
 800a380:	f003 0301 	and.w	r3, r3, #1
 800a384:	2b00      	cmp	r3, #0
 800a386:	f040 808b 	bne.w	800a4a0 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2b17      	cmp	r3, #23
 800a38e:	d807      	bhi.n	800a3a0 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	3b01      	subs	r3, #1
 800a394:	60fb      	str	r3, [r7, #12]
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	b2da      	uxtb	r2, r3
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	701a      	strb	r2, [r3, #0]
 800a39e:	e03d      	b.n	800a41c <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 800a3a0:	68ba      	ldr	r2, [r7, #8]
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	1ad3      	subs	r3, r2, r3
 800a3a6:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800a3a8:	69fb      	ldr	r3, [r7, #28]
 800a3aa:	2b7f      	cmp	r3, #127	; 0x7f
 800a3ac:	d912      	bls.n	800a3d4 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800a3ae:	69fb      	ldr	r3, [r7, #28]
 800a3b0:	09da      	lsrs	r2, r3, #7
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	3b01      	subs	r3, #1
 800a3b6:	60fb      	str	r3, [r7, #12]
 800a3b8:	b2d2      	uxtb	r2, r2
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 800a3be:	69fb      	ldr	r3, [r7, #28]
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	68fa      	ldr	r2, [r7, #12]
 800a3c4:	3a01      	subs	r2, #1
 800a3c6:	60fa      	str	r2, [r7, #12]
 800a3c8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a3cc:	b2da      	uxtb	r2, r3
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	701a      	strb	r2, [r3, #0]
 800a3d2:	e006      	b.n	800a3e2 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	3b01      	subs	r3, #1
 800a3d8:	60fb      	str	r3, [r7, #12]
 800a3da:	69fb      	ldr	r3, [r7, #28]
 800a3dc:	b2da      	uxtb	r2, r3
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2b7f      	cmp	r3, #127	; 0x7f
 800a3e6:	d912      	bls.n	800a40e <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	09da      	lsrs	r2, r3, #7
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	3b01      	subs	r3, #1
 800a3f0:	60fb      	str	r3, [r7, #12]
 800a3f2:	b2d2      	uxtb	r2, r2
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	b2db      	uxtb	r3, r3
 800a3fc:	68fa      	ldr	r2, [r7, #12]
 800a3fe:	3a01      	subs	r2, #1
 800a400:	60fa      	str	r2, [r7, #12]
 800a402:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a406:	b2da      	uxtb	r2, r3
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	701a      	strb	r2, [r3, #0]
 800a40c:	e006      	b.n	800a41c <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	3b01      	subs	r3, #1
 800a412:	60fb      	str	r3, [r7, #12]
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	b2da      	uxtb	r2, r3
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a41c:	4b36      	ldr	r3, [pc, #216]	; (800a4f8 <_SendPacket+0x1c4>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800a422:	4b34      	ldr	r3, [pc, #208]	; (800a4f4 <_SendPacket+0x1c0>)
 800a424:	68db      	ldr	r3, [r3, #12]
 800a426:	69ba      	ldr	r2, [r7, #24]
 800a428:	1ad3      	subs	r3, r2, r3
 800a42a:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	627b      	str	r3, [r7, #36]	; 0x24
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	623b      	str	r3, [r7, #32]
 800a434:	e00b      	b.n	800a44e <_SendPacket+0x11a>
 800a436:	6a3b      	ldr	r3, [r7, #32]
 800a438:	b2da      	uxtb	r2, r3
 800a43a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a43c:	1c59      	adds	r1, r3, #1
 800a43e:	6279      	str	r1, [r7, #36]	; 0x24
 800a440:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a444:	b2d2      	uxtb	r2, r2
 800a446:	701a      	strb	r2, [r3, #0]
 800a448:	6a3b      	ldr	r3, [r7, #32]
 800a44a:	09db      	lsrs	r3, r3, #7
 800a44c:	623b      	str	r3, [r7, #32]
 800a44e:	6a3b      	ldr	r3, [r7, #32]
 800a450:	2b7f      	cmp	r3, #127	; 0x7f
 800a452:	d8f0      	bhi.n	800a436 <_SendPacket+0x102>
 800a454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a456:	1c5a      	adds	r2, r3, #1
 800a458:	627a      	str	r2, [r7, #36]	; 0x24
 800a45a:	6a3a      	ldr	r2, [r7, #32]
 800a45c:	b2d2      	uxtb	r2, r2
 800a45e:	701a      	strb	r2, [r3, #0]
 800a460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a462:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 800a464:	4b23      	ldr	r3, [pc, #140]	; (800a4f4 <_SendPacket+0x1c0>)
 800a466:	785b      	ldrb	r3, [r3, #1]
 800a468:	4618      	mov	r0, r3
 800a46a:	68ba      	ldr	r2, [r7, #8]
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	1ad3      	subs	r3, r2, r3
 800a470:	461a      	mov	r2, r3
 800a472:	68f9      	ldr	r1, [r7, #12]
 800a474:	f7f5 febc 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800a478:	4603      	mov	r3, r0
 800a47a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800a47c:	693b      	ldr	r3, [r7, #16]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d003      	beq.n	800a48a <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800a482:	4a1c      	ldr	r2, [pc, #112]	; (800a4f4 <_SendPacket+0x1c0>)
 800a484:	69bb      	ldr	r3, [r7, #24]
 800a486:	60d3      	str	r3, [r2, #12]
 800a488:	e00b      	b.n	800a4a2 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800a48a:	4b1a      	ldr	r3, [pc, #104]	; (800a4f4 <_SendPacket+0x1c0>)
 800a48c:	781b      	ldrb	r3, [r3, #0]
 800a48e:	3301      	adds	r3, #1
 800a490:	b2da      	uxtb	r2, r3
 800a492:	4b18      	ldr	r3, [pc, #96]	; (800a4f4 <_SendPacket+0x1c0>)
 800a494:	701a      	strb	r2, [r3, #0]
 800a496:	e004      	b.n	800a4a2 <_SendPacket+0x16e>
    goto SendDone;
 800a498:	bf00      	nop
 800a49a:	e002      	b.n	800a4a2 <_SendPacket+0x16e>
      goto SendDone;
 800a49c:	bf00      	nop
 800a49e:	e000      	b.n	800a4a2 <_SendPacket+0x16e>
      goto SendDone;
 800a4a0:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800a4a2:	4b14      	ldr	r3, [pc, #80]	; (800a4f4 <_SendPacket+0x1c0>)
 800a4a4:	7e1b      	ldrb	r3, [r3, #24]
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	4a14      	ldr	r2, [pc, #80]	; (800a4fc <_SendPacket+0x1c8>)
 800a4aa:	460b      	mov	r3, r1
 800a4ac:	005b      	lsls	r3, r3, #1
 800a4ae:	440b      	add	r3, r1
 800a4b0:	00db      	lsls	r3, r3, #3
 800a4b2:	4413      	add	r3, r2
 800a4b4:	336c      	adds	r3, #108	; 0x6c
 800a4b6:	681a      	ldr	r2, [r3, #0]
 800a4b8:	4b0e      	ldr	r3, [pc, #56]	; (800a4f4 <_SendPacket+0x1c0>)
 800a4ba:	7e1b      	ldrb	r3, [r3, #24]
 800a4bc:	4618      	mov	r0, r3
 800a4be:	490f      	ldr	r1, [pc, #60]	; (800a4fc <_SendPacket+0x1c8>)
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	005b      	lsls	r3, r3, #1
 800a4c4:	4403      	add	r3, r0
 800a4c6:	00db      	lsls	r3, r3, #3
 800a4c8:	440b      	add	r3, r1
 800a4ca:	3370      	adds	r3, #112	; 0x70
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d00b      	beq.n	800a4ea <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800a4d2:	4b08      	ldr	r3, [pc, #32]	; (800a4f4 <_SendPacket+0x1c0>)
 800a4d4:	789b      	ldrb	r3, [r3, #2]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d107      	bne.n	800a4ea <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800a4da:	4b06      	ldr	r3, [pc, #24]	; (800a4f4 <_SendPacket+0x1c0>)
 800a4dc:	2201      	movs	r2, #1
 800a4de:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800a4e0:	f7ff fe46 	bl	800a170 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800a4e4:	4b03      	ldr	r3, [pc, #12]	; (800a4f4 <_SendPacket+0x1c0>)
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800a4ea:	bf00      	nop
 800a4ec:	3728      	adds	r7, #40	; 0x28
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}
 800a4f2:	bf00      	nop
 800a4f4:	2002ae58 	.word	0x2002ae58
 800a4f8:	e0001004 	.word	0xe0001004
 800a4fc:	2002a594 	.word	0x2002a594

0800a500 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800a500:	b580      	push	{r7, lr}
 800a502:	b086      	sub	sp, #24
 800a504:	af02      	add	r7, sp, #8
 800a506:	60f8      	str	r0, [r7, #12]
 800a508:	60b9      	str	r1, [r7, #8]
 800a50a:	607a      	str	r2, [r7, #4]
 800a50c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800a50e:	2300      	movs	r3, #0
 800a510:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a514:	4917      	ldr	r1, [pc, #92]	; (800a574 <SEGGER_SYSVIEW_Init+0x74>)
 800a516:	4818      	ldr	r0, [pc, #96]	; (800a578 <SEGGER_SYSVIEW_Init+0x78>)
 800a518:	f7ff fcfe 	bl	8009f18 <SEGGER_RTT_AllocUpBuffer>
 800a51c:	4603      	mov	r3, r0
 800a51e:	b2da      	uxtb	r2, r3
 800a520:	4b16      	ldr	r3, [pc, #88]	; (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a522:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800a524:	4b15      	ldr	r3, [pc, #84]	; (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a526:	785a      	ldrb	r2, [r3, #1]
 800a528:	4b14      	ldr	r3, [pc, #80]	; (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a52a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800a52c:	4b13      	ldr	r3, [pc, #76]	; (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a52e:	7e1b      	ldrb	r3, [r3, #24]
 800a530:	4618      	mov	r0, r3
 800a532:	2300      	movs	r3, #0
 800a534:	9300      	str	r3, [sp, #0]
 800a536:	2308      	movs	r3, #8
 800a538:	4a11      	ldr	r2, [pc, #68]	; (800a580 <SEGGER_SYSVIEW_Init+0x80>)
 800a53a:	490f      	ldr	r1, [pc, #60]	; (800a578 <SEGGER_SYSVIEW_Init+0x78>)
 800a53c:	f7ff fd70 	bl	800a020 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800a540:	4b0e      	ldr	r3, [pc, #56]	; (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a542:	2200      	movs	r2, #0
 800a544:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a546:	4b0f      	ldr	r3, [pc, #60]	; (800a584 <SEGGER_SYSVIEW_Init+0x84>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	4a0c      	ldr	r2, [pc, #48]	; (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a54c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800a54e:	4a0b      	ldr	r2, [pc, #44]	; (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800a554:	4a09      	ldr	r2, [pc, #36]	; (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800a55a:	4a08      	ldr	r2, [pc, #32]	; (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800a560:	4a06      	ldr	r2, [pc, #24]	; (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800a566:	4b05      	ldr	r3, [pc, #20]	; (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a568:	2200      	movs	r2, #0
 800a56a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800a56c:	bf00      	nop
 800a56e:	3710      	adds	r7, #16
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}
 800a574:	2002aa50 	.word	0x2002aa50
 800a578:	0800cb48 	.word	0x0800cb48
 800a57c:	2002ae58 	.word	0x2002ae58
 800a580:	2002ae50 	.word	0x2002ae50
 800a584:	e0001004 	.word	0xe0001004

0800a588 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800a588:	b480      	push	{r7}
 800a58a:	b083      	sub	sp, #12
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800a590:	4a04      	ldr	r2, [pc, #16]	; (800a5a4 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6113      	str	r3, [r2, #16]
}
 800a596:	bf00      	nop
 800a598:	370c      	adds	r7, #12
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	2002ae58 	.word	0x2002ae58

0800a5a8 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b084      	sub	sp, #16
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800a5b0:	f3ef 8311 	mrs	r3, BASEPRI
 800a5b4:	f04f 0120 	mov.w	r1, #32
 800a5b8:	f381 8811 	msr	BASEPRI, r1
 800a5bc:	60fb      	str	r3, [r7, #12]
 800a5be:	4808      	ldr	r0, [pc, #32]	; (800a5e0 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800a5c0:	f7ff fdca 	bl	800a158 <_PreparePacket>
 800a5c4:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800a5c6:	687a      	ldr	r2, [r7, #4]
 800a5c8:	68b9      	ldr	r1, [r7, #8]
 800a5ca:	68b8      	ldr	r0, [r7, #8]
 800a5cc:	f7ff feb2 	bl	800a334 <_SendPacket>
  RECORD_END();
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	f383 8811 	msr	BASEPRI, r3
}
 800a5d6:	bf00      	nop
 800a5d8:	3710      	adds	r7, #16
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}
 800a5de:	bf00      	nop
 800a5e0:	2002ae88 	.word	0x2002ae88

0800a5e4 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b088      	sub	sp, #32
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a5ee:	f3ef 8311 	mrs	r3, BASEPRI
 800a5f2:	f04f 0120 	mov.w	r1, #32
 800a5f6:	f381 8811 	msr	BASEPRI, r1
 800a5fa:	617b      	str	r3, [r7, #20]
 800a5fc:	4816      	ldr	r0, [pc, #88]	; (800a658 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800a5fe:	f7ff fdab 	bl	800a158 <_PreparePacket>
 800a602:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a604:	693b      	ldr	r3, [r7, #16]
 800a606:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	61fb      	str	r3, [r7, #28]
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	61bb      	str	r3, [r7, #24]
 800a610:	e00b      	b.n	800a62a <SEGGER_SYSVIEW_RecordU32+0x46>
 800a612:	69bb      	ldr	r3, [r7, #24]
 800a614:	b2da      	uxtb	r2, r3
 800a616:	69fb      	ldr	r3, [r7, #28]
 800a618:	1c59      	adds	r1, r3, #1
 800a61a:	61f9      	str	r1, [r7, #28]
 800a61c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a620:	b2d2      	uxtb	r2, r2
 800a622:	701a      	strb	r2, [r3, #0]
 800a624:	69bb      	ldr	r3, [r7, #24]
 800a626:	09db      	lsrs	r3, r3, #7
 800a628:	61bb      	str	r3, [r7, #24]
 800a62a:	69bb      	ldr	r3, [r7, #24]
 800a62c:	2b7f      	cmp	r3, #127	; 0x7f
 800a62e:	d8f0      	bhi.n	800a612 <SEGGER_SYSVIEW_RecordU32+0x2e>
 800a630:	69fb      	ldr	r3, [r7, #28]
 800a632:	1c5a      	adds	r2, r3, #1
 800a634:	61fa      	str	r2, [r7, #28]
 800a636:	69ba      	ldr	r2, [r7, #24]
 800a638:	b2d2      	uxtb	r2, r2
 800a63a:	701a      	strb	r2, [r3, #0]
 800a63c:	69fb      	ldr	r3, [r7, #28]
 800a63e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a640:	687a      	ldr	r2, [r7, #4]
 800a642:	68f9      	ldr	r1, [r7, #12]
 800a644:	6938      	ldr	r0, [r7, #16]
 800a646:	f7ff fe75 	bl	800a334 <_SendPacket>
  RECORD_END();
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	f383 8811 	msr	BASEPRI, r3
}
 800a650:	bf00      	nop
 800a652:	3720      	adds	r7, #32
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}
 800a658:	2002ae88 	.word	0x2002ae88

0800a65c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b08c      	sub	sp, #48	; 0x30
 800a660:	af00      	add	r7, sp, #0
 800a662:	60f8      	str	r0, [r7, #12]
 800a664:	60b9      	str	r1, [r7, #8]
 800a666:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800a668:	f3ef 8311 	mrs	r3, BASEPRI
 800a66c:	f04f 0120 	mov.w	r1, #32
 800a670:	f381 8811 	msr	BASEPRI, r1
 800a674:	61fb      	str	r3, [r7, #28]
 800a676:	4825      	ldr	r0, [pc, #148]	; (800a70c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800a678:	f7ff fd6e 	bl	800a158 <_PreparePacket>
 800a67c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800a67e:	69bb      	ldr	r3, [r7, #24]
 800a680:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800a682:	697b      	ldr	r3, [r7, #20]
 800a684:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	62bb      	str	r3, [r7, #40]	; 0x28
 800a68a:	e00b      	b.n	800a6a4 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800a68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a68e:	b2da      	uxtb	r2, r3
 800a690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a692:	1c59      	adds	r1, r3, #1
 800a694:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a696:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a69a:	b2d2      	uxtb	r2, r2
 800a69c:	701a      	strb	r2, [r3, #0]
 800a69e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6a0:	09db      	lsrs	r3, r3, #7
 800a6a2:	62bb      	str	r3, [r7, #40]	; 0x28
 800a6a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6a6:	2b7f      	cmp	r3, #127	; 0x7f
 800a6a8:	d8f0      	bhi.n	800a68c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800a6aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6ac:	1c5a      	adds	r2, r3, #1
 800a6ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a6b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a6b2:	b2d2      	uxtb	r2, r2
 800a6b4:	701a      	strb	r2, [r3, #0]
 800a6b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6b8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800a6ba:	697b      	ldr	r3, [r7, #20]
 800a6bc:	627b      	str	r3, [r7, #36]	; 0x24
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	623b      	str	r3, [r7, #32]
 800a6c2:	e00b      	b.n	800a6dc <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800a6c4:	6a3b      	ldr	r3, [r7, #32]
 800a6c6:	b2da      	uxtb	r2, r3
 800a6c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6ca:	1c59      	adds	r1, r3, #1
 800a6cc:	6279      	str	r1, [r7, #36]	; 0x24
 800a6ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a6d2:	b2d2      	uxtb	r2, r2
 800a6d4:	701a      	strb	r2, [r3, #0]
 800a6d6:	6a3b      	ldr	r3, [r7, #32]
 800a6d8:	09db      	lsrs	r3, r3, #7
 800a6da:	623b      	str	r3, [r7, #32]
 800a6dc:	6a3b      	ldr	r3, [r7, #32]
 800a6de:	2b7f      	cmp	r3, #127	; 0x7f
 800a6e0:	d8f0      	bhi.n	800a6c4 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800a6e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6e4:	1c5a      	adds	r2, r3, #1
 800a6e6:	627a      	str	r2, [r7, #36]	; 0x24
 800a6e8:	6a3a      	ldr	r2, [r7, #32]
 800a6ea:	b2d2      	uxtb	r2, r2
 800a6ec:	701a      	strb	r2, [r3, #0]
 800a6ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6f0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a6f2:	68fa      	ldr	r2, [r7, #12]
 800a6f4:	6979      	ldr	r1, [r7, #20]
 800a6f6:	69b8      	ldr	r0, [r7, #24]
 800a6f8:	f7ff fe1c 	bl	800a334 <_SendPacket>
  RECORD_END();
 800a6fc:	69fb      	ldr	r3, [r7, #28]
 800a6fe:	f383 8811 	msr	BASEPRI, r3
}
 800a702:	bf00      	nop
 800a704:	3730      	adds	r7, #48	; 0x30
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}
 800a70a:	bf00      	nop
 800a70c:	2002ae88 	.word	0x2002ae88

0800a710 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800a710:	b580      	push	{r7, lr}
 800a712:	b08e      	sub	sp, #56	; 0x38
 800a714:	af00      	add	r7, sp, #0
 800a716:	60f8      	str	r0, [r7, #12]
 800a718:	60b9      	str	r1, [r7, #8]
 800a71a:	607a      	str	r2, [r7, #4]
 800a71c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800a71e:	f3ef 8311 	mrs	r3, BASEPRI
 800a722:	f04f 0120 	mov.w	r1, #32
 800a726:	f381 8811 	msr	BASEPRI, r1
 800a72a:	61fb      	str	r3, [r7, #28]
 800a72c:	4832      	ldr	r0, [pc, #200]	; (800a7f8 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800a72e:	f7ff fd13 	bl	800a158 <_PreparePacket>
 800a732:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800a734:	69bb      	ldr	r3, [r7, #24]
 800a736:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800a738:	697b      	ldr	r3, [r7, #20]
 800a73a:	637b      	str	r3, [r7, #52]	; 0x34
 800a73c:	68bb      	ldr	r3, [r7, #8]
 800a73e:	633b      	str	r3, [r7, #48]	; 0x30
 800a740:	e00b      	b.n	800a75a <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800a742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a744:	b2da      	uxtb	r2, r3
 800a746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a748:	1c59      	adds	r1, r3, #1
 800a74a:	6379      	str	r1, [r7, #52]	; 0x34
 800a74c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a750:	b2d2      	uxtb	r2, r2
 800a752:	701a      	strb	r2, [r3, #0]
 800a754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a756:	09db      	lsrs	r3, r3, #7
 800a758:	633b      	str	r3, [r7, #48]	; 0x30
 800a75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a75c:	2b7f      	cmp	r3, #127	; 0x7f
 800a75e:	d8f0      	bhi.n	800a742 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 800a760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a762:	1c5a      	adds	r2, r3, #1
 800a764:	637a      	str	r2, [r7, #52]	; 0x34
 800a766:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a768:	b2d2      	uxtb	r2, r2
 800a76a:	701a      	strb	r2, [r3, #0]
 800a76c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a76e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	62bb      	str	r3, [r7, #40]	; 0x28
 800a778:	e00b      	b.n	800a792 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800a77a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a77c:	b2da      	uxtb	r2, r3
 800a77e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a780:	1c59      	adds	r1, r3, #1
 800a782:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a784:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a788:	b2d2      	uxtb	r2, r2
 800a78a:	701a      	strb	r2, [r3, #0]
 800a78c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a78e:	09db      	lsrs	r3, r3, #7
 800a790:	62bb      	str	r3, [r7, #40]	; 0x28
 800a792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a794:	2b7f      	cmp	r3, #127	; 0x7f
 800a796:	d8f0      	bhi.n	800a77a <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800a798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a79a:	1c5a      	adds	r2, r3, #1
 800a79c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a79e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7a0:	b2d2      	uxtb	r2, r2
 800a7a2:	701a      	strb	r2, [r3, #0]
 800a7a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7a6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	627b      	str	r3, [r7, #36]	; 0x24
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	623b      	str	r3, [r7, #32]
 800a7b0:	e00b      	b.n	800a7ca <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800a7b2:	6a3b      	ldr	r3, [r7, #32]
 800a7b4:	b2da      	uxtb	r2, r3
 800a7b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7b8:	1c59      	adds	r1, r3, #1
 800a7ba:	6279      	str	r1, [r7, #36]	; 0x24
 800a7bc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a7c0:	b2d2      	uxtb	r2, r2
 800a7c2:	701a      	strb	r2, [r3, #0]
 800a7c4:	6a3b      	ldr	r3, [r7, #32]
 800a7c6:	09db      	lsrs	r3, r3, #7
 800a7c8:	623b      	str	r3, [r7, #32]
 800a7ca:	6a3b      	ldr	r3, [r7, #32]
 800a7cc:	2b7f      	cmp	r3, #127	; 0x7f
 800a7ce:	d8f0      	bhi.n	800a7b2 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 800a7d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7d2:	1c5a      	adds	r2, r3, #1
 800a7d4:	627a      	str	r2, [r7, #36]	; 0x24
 800a7d6:	6a3a      	ldr	r2, [r7, #32]
 800a7d8:	b2d2      	uxtb	r2, r2
 800a7da:	701a      	strb	r2, [r3, #0]
 800a7dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7de:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a7e0:	68fa      	ldr	r2, [r7, #12]
 800a7e2:	6979      	ldr	r1, [r7, #20]
 800a7e4:	69b8      	ldr	r0, [r7, #24]
 800a7e6:	f7ff fda5 	bl	800a334 <_SendPacket>
  RECORD_END();
 800a7ea:	69fb      	ldr	r3, [r7, #28]
 800a7ec:	f383 8811 	msr	BASEPRI, r3
}
 800a7f0:	bf00      	nop
 800a7f2:	3738      	adds	r7, #56	; 0x38
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}
 800a7f8:	2002ae88 	.word	0x2002ae88

0800a7fc <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b090      	sub	sp, #64	; 0x40
 800a800:	af00      	add	r7, sp, #0
 800a802:	60f8      	str	r0, [r7, #12]
 800a804:	60b9      	str	r1, [r7, #8]
 800a806:	607a      	str	r2, [r7, #4]
 800a808:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800a80a:	f3ef 8311 	mrs	r3, BASEPRI
 800a80e:	f04f 0120 	mov.w	r1, #32
 800a812:	f381 8811 	msr	BASEPRI, r1
 800a816:	61fb      	str	r3, [r7, #28]
 800a818:	4840      	ldr	r0, [pc, #256]	; (800a91c <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800a81a:	f7ff fc9d 	bl	800a158 <_PreparePacket>
 800a81e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800a820:	69bb      	ldr	r3, [r7, #24]
 800a822:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	63bb      	str	r3, [r7, #56]	; 0x38
 800a82c:	e00b      	b.n	800a846 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800a82e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a830:	b2da      	uxtb	r2, r3
 800a832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a834:	1c59      	adds	r1, r3, #1
 800a836:	63f9      	str	r1, [r7, #60]	; 0x3c
 800a838:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a83c:	b2d2      	uxtb	r2, r2
 800a83e:	701a      	strb	r2, [r3, #0]
 800a840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a842:	09db      	lsrs	r3, r3, #7
 800a844:	63bb      	str	r3, [r7, #56]	; 0x38
 800a846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a848:	2b7f      	cmp	r3, #127	; 0x7f
 800a84a:	d8f0      	bhi.n	800a82e <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800a84c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a84e:	1c5a      	adds	r2, r3, #1
 800a850:	63fa      	str	r2, [r7, #60]	; 0x3c
 800a852:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a854:	b2d2      	uxtb	r2, r2
 800a856:	701a      	strb	r2, [r3, #0]
 800a858:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a85a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800a85c:	697b      	ldr	r3, [r7, #20]
 800a85e:	637b      	str	r3, [r7, #52]	; 0x34
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	633b      	str	r3, [r7, #48]	; 0x30
 800a864:	e00b      	b.n	800a87e <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800a866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a868:	b2da      	uxtb	r2, r3
 800a86a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a86c:	1c59      	adds	r1, r3, #1
 800a86e:	6379      	str	r1, [r7, #52]	; 0x34
 800a870:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a874:	b2d2      	uxtb	r2, r2
 800a876:	701a      	strb	r2, [r3, #0]
 800a878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a87a:	09db      	lsrs	r3, r3, #7
 800a87c:	633b      	str	r3, [r7, #48]	; 0x30
 800a87e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a880:	2b7f      	cmp	r3, #127	; 0x7f
 800a882:	d8f0      	bhi.n	800a866 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 800a884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a886:	1c5a      	adds	r2, r3, #1
 800a888:	637a      	str	r2, [r7, #52]	; 0x34
 800a88a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a88c:	b2d2      	uxtb	r2, r2
 800a88e:	701a      	strb	r2, [r3, #0]
 800a890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a892:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800a894:	697b      	ldr	r3, [r7, #20]
 800a896:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	62bb      	str	r3, [r7, #40]	; 0x28
 800a89c:	e00b      	b.n	800a8b6 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800a89e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8a0:	b2da      	uxtb	r2, r3
 800a8a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8a4:	1c59      	adds	r1, r3, #1
 800a8a6:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a8a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a8ac:	b2d2      	uxtb	r2, r2
 800a8ae:	701a      	strb	r2, [r3, #0]
 800a8b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8b2:	09db      	lsrs	r3, r3, #7
 800a8b4:	62bb      	str	r3, [r7, #40]	; 0x28
 800a8b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8b8:	2b7f      	cmp	r3, #127	; 0x7f
 800a8ba:	d8f0      	bhi.n	800a89e <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800a8bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8be:	1c5a      	adds	r2, r3, #1
 800a8c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a8c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a8c4:	b2d2      	uxtb	r2, r2
 800a8c6:	701a      	strb	r2, [r3, #0]
 800a8c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8ca:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	627b      	str	r3, [r7, #36]	; 0x24
 800a8d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a8d2:	623b      	str	r3, [r7, #32]
 800a8d4:	e00b      	b.n	800a8ee <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800a8d6:	6a3b      	ldr	r3, [r7, #32]
 800a8d8:	b2da      	uxtb	r2, r3
 800a8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8dc:	1c59      	adds	r1, r3, #1
 800a8de:	6279      	str	r1, [r7, #36]	; 0x24
 800a8e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a8e4:	b2d2      	uxtb	r2, r2
 800a8e6:	701a      	strb	r2, [r3, #0]
 800a8e8:	6a3b      	ldr	r3, [r7, #32]
 800a8ea:	09db      	lsrs	r3, r3, #7
 800a8ec:	623b      	str	r3, [r7, #32]
 800a8ee:	6a3b      	ldr	r3, [r7, #32]
 800a8f0:	2b7f      	cmp	r3, #127	; 0x7f
 800a8f2:	d8f0      	bhi.n	800a8d6 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800a8f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f6:	1c5a      	adds	r2, r3, #1
 800a8f8:	627a      	str	r2, [r7, #36]	; 0x24
 800a8fa:	6a3a      	ldr	r2, [r7, #32]
 800a8fc:	b2d2      	uxtb	r2, r2
 800a8fe:	701a      	strb	r2, [r3, #0]
 800a900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a902:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a904:	68fa      	ldr	r2, [r7, #12]
 800a906:	6979      	ldr	r1, [r7, #20]
 800a908:	69b8      	ldr	r0, [r7, #24]
 800a90a:	f7ff fd13 	bl	800a334 <_SendPacket>
  RECORD_END();
 800a90e:	69fb      	ldr	r3, [r7, #28]
 800a910:	f383 8811 	msr	BASEPRI, r3
}
 800a914:	bf00      	nop
 800a916:	3740      	adds	r7, #64	; 0x40
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}
 800a91c:	2002ae88 	.word	0x2002ae88

0800a920 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800a920:	b580      	push	{r7, lr}
 800a922:	b08c      	sub	sp, #48	; 0x30
 800a924:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800a926:	4b58      	ldr	r3, [pc, #352]	; (800aa88 <SEGGER_SYSVIEW_Start+0x168>)
 800a928:	2201      	movs	r2, #1
 800a92a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800a92c:	f3ef 8311 	mrs	r3, BASEPRI
 800a930:	f04f 0120 	mov.w	r1, #32
 800a934:	f381 8811 	msr	BASEPRI, r1
 800a938:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800a93a:	4b53      	ldr	r3, [pc, #332]	; (800aa88 <SEGGER_SYSVIEW_Start+0x168>)
 800a93c:	785b      	ldrb	r3, [r3, #1]
 800a93e:	220a      	movs	r2, #10
 800a940:	4952      	ldr	r1, [pc, #328]	; (800aa8c <SEGGER_SYSVIEW_Start+0x16c>)
 800a942:	4618      	mov	r0, r3
 800a944:	f7f5 fc54 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800a94e:	200a      	movs	r0, #10
 800a950:	f7ff fe2a 	bl	800a5a8 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800a954:	f3ef 8311 	mrs	r3, BASEPRI
 800a958:	f04f 0120 	mov.w	r1, #32
 800a95c:	f381 8811 	msr	BASEPRI, r1
 800a960:	60bb      	str	r3, [r7, #8]
 800a962:	484b      	ldr	r0, [pc, #300]	; (800aa90 <SEGGER_SYSVIEW_Start+0x170>)
 800a964:	f7ff fbf8 	bl	800a158 <_PreparePacket>
 800a968:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a972:	4b45      	ldr	r3, [pc, #276]	; (800aa88 <SEGGER_SYSVIEW_Start+0x168>)
 800a974:	685b      	ldr	r3, [r3, #4]
 800a976:	62bb      	str	r3, [r7, #40]	; 0x28
 800a978:	e00b      	b.n	800a992 <SEGGER_SYSVIEW_Start+0x72>
 800a97a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a97c:	b2da      	uxtb	r2, r3
 800a97e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a980:	1c59      	adds	r1, r3, #1
 800a982:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a984:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a988:	b2d2      	uxtb	r2, r2
 800a98a:	701a      	strb	r2, [r3, #0]
 800a98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a98e:	09db      	lsrs	r3, r3, #7
 800a990:	62bb      	str	r3, [r7, #40]	; 0x28
 800a992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a994:	2b7f      	cmp	r3, #127	; 0x7f
 800a996:	d8f0      	bhi.n	800a97a <SEGGER_SYSVIEW_Start+0x5a>
 800a998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a99a:	1c5a      	adds	r2, r3, #1
 800a99c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a99e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a9a0:	b2d2      	uxtb	r2, r2
 800a9a2:	701a      	strb	r2, [r3, #0]
 800a9a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9a6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	627b      	str	r3, [r7, #36]	; 0x24
 800a9ac:	4b36      	ldr	r3, [pc, #216]	; (800aa88 <SEGGER_SYSVIEW_Start+0x168>)
 800a9ae:	689b      	ldr	r3, [r3, #8]
 800a9b0:	623b      	str	r3, [r7, #32]
 800a9b2:	e00b      	b.n	800a9cc <SEGGER_SYSVIEW_Start+0xac>
 800a9b4:	6a3b      	ldr	r3, [r7, #32]
 800a9b6:	b2da      	uxtb	r2, r3
 800a9b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ba:	1c59      	adds	r1, r3, #1
 800a9bc:	6279      	str	r1, [r7, #36]	; 0x24
 800a9be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a9c2:	b2d2      	uxtb	r2, r2
 800a9c4:	701a      	strb	r2, [r3, #0]
 800a9c6:	6a3b      	ldr	r3, [r7, #32]
 800a9c8:	09db      	lsrs	r3, r3, #7
 800a9ca:	623b      	str	r3, [r7, #32]
 800a9cc:	6a3b      	ldr	r3, [r7, #32]
 800a9ce:	2b7f      	cmp	r3, #127	; 0x7f
 800a9d0:	d8f0      	bhi.n	800a9b4 <SEGGER_SYSVIEW_Start+0x94>
 800a9d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9d4:	1c5a      	adds	r2, r3, #1
 800a9d6:	627a      	str	r2, [r7, #36]	; 0x24
 800a9d8:	6a3a      	ldr	r2, [r7, #32]
 800a9da:	b2d2      	uxtb	r2, r2
 800a9dc:	701a      	strb	r2, [r3, #0]
 800a9de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	61fb      	str	r3, [r7, #28]
 800a9e6:	4b28      	ldr	r3, [pc, #160]	; (800aa88 <SEGGER_SYSVIEW_Start+0x168>)
 800a9e8:	691b      	ldr	r3, [r3, #16]
 800a9ea:	61bb      	str	r3, [r7, #24]
 800a9ec:	e00b      	b.n	800aa06 <SEGGER_SYSVIEW_Start+0xe6>
 800a9ee:	69bb      	ldr	r3, [r7, #24]
 800a9f0:	b2da      	uxtb	r2, r3
 800a9f2:	69fb      	ldr	r3, [r7, #28]
 800a9f4:	1c59      	adds	r1, r3, #1
 800a9f6:	61f9      	str	r1, [r7, #28]
 800a9f8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a9fc:	b2d2      	uxtb	r2, r2
 800a9fe:	701a      	strb	r2, [r3, #0]
 800aa00:	69bb      	ldr	r3, [r7, #24]
 800aa02:	09db      	lsrs	r3, r3, #7
 800aa04:	61bb      	str	r3, [r7, #24]
 800aa06:	69bb      	ldr	r3, [r7, #24]
 800aa08:	2b7f      	cmp	r3, #127	; 0x7f
 800aa0a:	d8f0      	bhi.n	800a9ee <SEGGER_SYSVIEW_Start+0xce>
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	1c5a      	adds	r2, r3, #1
 800aa10:	61fa      	str	r2, [r7, #28]
 800aa12:	69ba      	ldr	r2, [r7, #24]
 800aa14:	b2d2      	uxtb	r2, r2
 800aa16:	701a      	strb	r2, [r3, #0]
 800aa18:	69fb      	ldr	r3, [r7, #28]
 800aa1a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	617b      	str	r3, [r7, #20]
 800aa20:	2300      	movs	r3, #0
 800aa22:	613b      	str	r3, [r7, #16]
 800aa24:	e00b      	b.n	800aa3e <SEGGER_SYSVIEW_Start+0x11e>
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	b2da      	uxtb	r2, r3
 800aa2a:	697b      	ldr	r3, [r7, #20]
 800aa2c:	1c59      	adds	r1, r3, #1
 800aa2e:	6179      	str	r1, [r7, #20]
 800aa30:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800aa34:	b2d2      	uxtb	r2, r2
 800aa36:	701a      	strb	r2, [r3, #0]
 800aa38:	693b      	ldr	r3, [r7, #16]
 800aa3a:	09db      	lsrs	r3, r3, #7
 800aa3c:	613b      	str	r3, [r7, #16]
 800aa3e:	693b      	ldr	r3, [r7, #16]
 800aa40:	2b7f      	cmp	r3, #127	; 0x7f
 800aa42:	d8f0      	bhi.n	800aa26 <SEGGER_SYSVIEW_Start+0x106>
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	1c5a      	adds	r2, r3, #1
 800aa48:	617a      	str	r2, [r7, #20]
 800aa4a:	693a      	ldr	r2, [r7, #16]
 800aa4c:	b2d2      	uxtb	r2, r2
 800aa4e:	701a      	strb	r2, [r3, #0]
 800aa50:	697b      	ldr	r3, [r7, #20]
 800aa52:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800aa54:	2218      	movs	r2, #24
 800aa56:	6839      	ldr	r1, [r7, #0]
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f7ff fc6b 	bl	800a334 <_SendPacket>
      RECORD_END();
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800aa64:	4b08      	ldr	r3, [pc, #32]	; (800aa88 <SEGGER_SYSVIEW_Start+0x168>)
 800aa66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d002      	beq.n	800aa72 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800aa6c:	4b06      	ldr	r3, [pc, #24]	; (800aa88 <SEGGER_SYSVIEW_Start+0x168>)
 800aa6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa70:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800aa72:	f000 f9eb 	bl	800ae4c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800aa76:	f000 f9b1 	bl	800addc <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800aa7a:	f000 fc63 	bl	800b344 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800aa7e:	bf00      	nop
 800aa80:	3730      	adds	r7, #48	; 0x30
 800aa82:	46bd      	mov	sp, r7
 800aa84:	bd80      	pop	{r7, pc}
 800aa86:	bf00      	nop
 800aa88:	2002ae58 	.word	0x2002ae58
 800aa8c:	0800df68 	.word	0x0800df68
 800aa90:	2002ae88 	.word	0x2002ae88

0800aa94 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b082      	sub	sp, #8
 800aa98:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800aa9a:	f3ef 8311 	mrs	r3, BASEPRI
 800aa9e:	f04f 0120 	mov.w	r1, #32
 800aaa2:	f381 8811 	msr	BASEPRI, r1
 800aaa6:	607b      	str	r3, [r7, #4]
 800aaa8:	480b      	ldr	r0, [pc, #44]	; (800aad8 <SEGGER_SYSVIEW_Stop+0x44>)
 800aaaa:	f7ff fb55 	bl	800a158 <_PreparePacket>
 800aaae:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800aab0:	4b0a      	ldr	r3, [pc, #40]	; (800aadc <SEGGER_SYSVIEW_Stop+0x48>)
 800aab2:	781b      	ldrb	r3, [r3, #0]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d007      	beq.n	800aac8 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800aab8:	220b      	movs	r2, #11
 800aaba:	6839      	ldr	r1, [r7, #0]
 800aabc:	6838      	ldr	r0, [r7, #0]
 800aabe:	f7ff fc39 	bl	800a334 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800aac2:	4b06      	ldr	r3, [pc, #24]	; (800aadc <SEGGER_SYSVIEW_Stop+0x48>)
 800aac4:	2200      	movs	r2, #0
 800aac6:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f383 8811 	msr	BASEPRI, r3
}
 800aace:	bf00      	nop
 800aad0:	3708      	adds	r7, #8
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	2002ae88 	.word	0x2002ae88
 800aadc:	2002ae58 	.word	0x2002ae58

0800aae0 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b08c      	sub	sp, #48	; 0x30
 800aae4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800aae6:	f3ef 8311 	mrs	r3, BASEPRI
 800aaea:	f04f 0120 	mov.w	r1, #32
 800aaee:	f381 8811 	msr	BASEPRI, r1
 800aaf2:	60fb      	str	r3, [r7, #12]
 800aaf4:	4845      	ldr	r0, [pc, #276]	; (800ac0c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800aaf6:	f7ff fb2f 	bl	800a158 <_PreparePacket>
 800aafa:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ab04:	4b42      	ldr	r3, [pc, #264]	; (800ac10 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab0a:	e00b      	b.n	800ab24 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800ab0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab0e:	b2da      	uxtb	r2, r3
 800ab10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab12:	1c59      	adds	r1, r3, #1
 800ab14:	62f9      	str	r1, [r7, #44]	; 0x2c
 800ab16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ab1a:	b2d2      	uxtb	r2, r2
 800ab1c:	701a      	strb	r2, [r3, #0]
 800ab1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab20:	09db      	lsrs	r3, r3, #7
 800ab22:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab26:	2b7f      	cmp	r3, #127	; 0x7f
 800ab28:	d8f0      	bhi.n	800ab0c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800ab2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab2c:	1c5a      	adds	r2, r3, #1
 800ab2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ab30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab32:	b2d2      	uxtb	r2, r2
 800ab34:	701a      	strb	r2, [r3, #0]
 800ab36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab38:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	627b      	str	r3, [r7, #36]	; 0x24
 800ab3e:	4b34      	ldr	r3, [pc, #208]	; (800ac10 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800ab40:	689b      	ldr	r3, [r3, #8]
 800ab42:	623b      	str	r3, [r7, #32]
 800ab44:	e00b      	b.n	800ab5e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800ab46:	6a3b      	ldr	r3, [r7, #32]
 800ab48:	b2da      	uxtb	r2, r3
 800ab4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab4c:	1c59      	adds	r1, r3, #1
 800ab4e:	6279      	str	r1, [r7, #36]	; 0x24
 800ab50:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ab54:	b2d2      	uxtb	r2, r2
 800ab56:	701a      	strb	r2, [r3, #0]
 800ab58:	6a3b      	ldr	r3, [r7, #32]
 800ab5a:	09db      	lsrs	r3, r3, #7
 800ab5c:	623b      	str	r3, [r7, #32]
 800ab5e:	6a3b      	ldr	r3, [r7, #32]
 800ab60:	2b7f      	cmp	r3, #127	; 0x7f
 800ab62:	d8f0      	bhi.n	800ab46 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800ab64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab66:	1c5a      	adds	r2, r3, #1
 800ab68:	627a      	str	r2, [r7, #36]	; 0x24
 800ab6a:	6a3a      	ldr	r2, [r7, #32]
 800ab6c:	b2d2      	uxtb	r2, r2
 800ab6e:	701a      	strb	r2, [r3, #0]
 800ab70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab72:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	61fb      	str	r3, [r7, #28]
 800ab78:	4b25      	ldr	r3, [pc, #148]	; (800ac10 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800ab7a:	691b      	ldr	r3, [r3, #16]
 800ab7c:	61bb      	str	r3, [r7, #24]
 800ab7e:	e00b      	b.n	800ab98 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800ab80:	69bb      	ldr	r3, [r7, #24]
 800ab82:	b2da      	uxtb	r2, r3
 800ab84:	69fb      	ldr	r3, [r7, #28]
 800ab86:	1c59      	adds	r1, r3, #1
 800ab88:	61f9      	str	r1, [r7, #28]
 800ab8a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ab8e:	b2d2      	uxtb	r2, r2
 800ab90:	701a      	strb	r2, [r3, #0]
 800ab92:	69bb      	ldr	r3, [r7, #24]
 800ab94:	09db      	lsrs	r3, r3, #7
 800ab96:	61bb      	str	r3, [r7, #24]
 800ab98:	69bb      	ldr	r3, [r7, #24]
 800ab9a:	2b7f      	cmp	r3, #127	; 0x7f
 800ab9c:	d8f0      	bhi.n	800ab80 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800ab9e:	69fb      	ldr	r3, [r7, #28]
 800aba0:	1c5a      	adds	r2, r3, #1
 800aba2:	61fa      	str	r2, [r7, #28]
 800aba4:	69ba      	ldr	r2, [r7, #24]
 800aba6:	b2d2      	uxtb	r2, r2
 800aba8:	701a      	strb	r2, [r3, #0]
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	617b      	str	r3, [r7, #20]
 800abb2:	2300      	movs	r3, #0
 800abb4:	613b      	str	r3, [r7, #16]
 800abb6:	e00b      	b.n	800abd0 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800abb8:	693b      	ldr	r3, [r7, #16]
 800abba:	b2da      	uxtb	r2, r3
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	1c59      	adds	r1, r3, #1
 800abc0:	6179      	str	r1, [r7, #20]
 800abc2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800abc6:	b2d2      	uxtb	r2, r2
 800abc8:	701a      	strb	r2, [r3, #0]
 800abca:	693b      	ldr	r3, [r7, #16]
 800abcc:	09db      	lsrs	r3, r3, #7
 800abce:	613b      	str	r3, [r7, #16]
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	2b7f      	cmp	r3, #127	; 0x7f
 800abd4:	d8f0      	bhi.n	800abb8 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800abd6:	697b      	ldr	r3, [r7, #20]
 800abd8:	1c5a      	adds	r2, r3, #1
 800abda:	617a      	str	r2, [r7, #20]
 800abdc:	693a      	ldr	r2, [r7, #16]
 800abde:	b2d2      	uxtb	r2, r2
 800abe0:	701a      	strb	r2, [r3, #0]
 800abe2:	697b      	ldr	r3, [r7, #20]
 800abe4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800abe6:	2218      	movs	r2, #24
 800abe8:	6879      	ldr	r1, [r7, #4]
 800abea:	68b8      	ldr	r0, [r7, #8]
 800abec:	f7ff fba2 	bl	800a334 <_SendPacket>
  RECORD_END();
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800abf6:	4b06      	ldr	r3, [pc, #24]	; (800ac10 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800abf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d002      	beq.n	800ac04 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800abfe:	4b04      	ldr	r3, [pc, #16]	; (800ac10 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800ac00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac02:	4798      	blx	r3
  }
}
 800ac04:	bf00      	nop
 800ac06:	3730      	adds	r7, #48	; 0x30
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}
 800ac0c:	2002ae88 	.word	0x2002ae88
 800ac10:	2002ae58 	.word	0x2002ae58

0800ac14 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b092      	sub	sp, #72	; 0x48
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800ac1c:	f3ef 8311 	mrs	r3, BASEPRI
 800ac20:	f04f 0120 	mov.w	r1, #32
 800ac24:	f381 8811 	msr	BASEPRI, r1
 800ac28:	617b      	str	r3, [r7, #20]
 800ac2a:	486a      	ldr	r0, [pc, #424]	; (800add4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800ac2c:	f7ff fa94 	bl	800a158 <_PreparePacket>
 800ac30:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800ac32:	693b      	ldr	r3, [r7, #16]
 800ac34:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	647b      	str	r3, [r7, #68]	; 0x44
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681a      	ldr	r2, [r3, #0]
 800ac3e:	4b66      	ldr	r3, [pc, #408]	; (800add8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800ac40:	691b      	ldr	r3, [r3, #16]
 800ac42:	1ad3      	subs	r3, r2, r3
 800ac44:	643b      	str	r3, [r7, #64]	; 0x40
 800ac46:	e00b      	b.n	800ac60 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800ac48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac4a:	b2da      	uxtb	r2, r3
 800ac4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac4e:	1c59      	adds	r1, r3, #1
 800ac50:	6479      	str	r1, [r7, #68]	; 0x44
 800ac52:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ac56:	b2d2      	uxtb	r2, r2
 800ac58:	701a      	strb	r2, [r3, #0]
 800ac5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac5c:	09db      	lsrs	r3, r3, #7
 800ac5e:	643b      	str	r3, [r7, #64]	; 0x40
 800ac60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac62:	2b7f      	cmp	r3, #127	; 0x7f
 800ac64:	d8f0      	bhi.n	800ac48 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800ac66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac68:	1c5a      	adds	r2, r3, #1
 800ac6a:	647a      	str	r2, [r7, #68]	; 0x44
 800ac6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ac6e:	b2d2      	uxtb	r2, r2
 800ac70:	701a      	strb	r2, [r3, #0]
 800ac72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac74:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	689b      	ldr	r3, [r3, #8]
 800ac7e:	63bb      	str	r3, [r7, #56]	; 0x38
 800ac80:	e00b      	b.n	800ac9a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800ac82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac84:	b2da      	uxtb	r2, r3
 800ac86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac88:	1c59      	adds	r1, r3, #1
 800ac8a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800ac8c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ac90:	b2d2      	uxtb	r2, r2
 800ac92:	701a      	strb	r2, [r3, #0]
 800ac94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac96:	09db      	lsrs	r3, r3, #7
 800ac98:	63bb      	str	r3, [r7, #56]	; 0x38
 800ac9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac9c:	2b7f      	cmp	r3, #127	; 0x7f
 800ac9e:	d8f0      	bhi.n	800ac82 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800aca0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aca2:	1c5a      	adds	r2, r3, #1
 800aca4:	63fa      	str	r2, [r7, #60]	; 0x3c
 800aca6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aca8:	b2d2      	uxtb	r2, r2
 800acaa:	701a      	strb	r2, [r3, #0]
 800acac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acae:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	685b      	ldr	r3, [r3, #4]
 800acb4:	2220      	movs	r2, #32
 800acb6:	4619      	mov	r1, r3
 800acb8:	68f8      	ldr	r0, [r7, #12]
 800acba:	f7ff f9fd 	bl	800a0b8 <_EncodeStr>
 800acbe:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800acc0:	2209      	movs	r2, #9
 800acc2:	68f9      	ldr	r1, [r7, #12]
 800acc4:	6938      	ldr	r0, [r7, #16]
 800acc6:	f7ff fb35 	bl	800a334 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	637b      	str	r3, [r7, #52]	; 0x34
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681a      	ldr	r2, [r3, #0]
 800acd6:	4b40      	ldr	r3, [pc, #256]	; (800add8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800acd8:	691b      	ldr	r3, [r3, #16]
 800acda:	1ad3      	subs	r3, r2, r3
 800acdc:	633b      	str	r3, [r7, #48]	; 0x30
 800acde:	e00b      	b.n	800acf8 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800ace0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ace2:	b2da      	uxtb	r2, r3
 800ace4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ace6:	1c59      	adds	r1, r3, #1
 800ace8:	6379      	str	r1, [r7, #52]	; 0x34
 800acea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800acee:	b2d2      	uxtb	r2, r2
 800acf0:	701a      	strb	r2, [r3, #0]
 800acf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acf4:	09db      	lsrs	r3, r3, #7
 800acf6:	633b      	str	r3, [r7, #48]	; 0x30
 800acf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acfa:	2b7f      	cmp	r3, #127	; 0x7f
 800acfc:	d8f0      	bhi.n	800ace0 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800acfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad00:	1c5a      	adds	r2, r3, #1
 800ad02:	637a      	str	r2, [r7, #52]	; 0x34
 800ad04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad06:	b2d2      	uxtb	r2, r2
 800ad08:	701a      	strb	r2, [r3, #0]
 800ad0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad0c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	68db      	ldr	r3, [r3, #12]
 800ad16:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad18:	e00b      	b.n	800ad32 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800ad1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad1c:	b2da      	uxtb	r2, r3
 800ad1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad20:	1c59      	adds	r1, r3, #1
 800ad22:	62f9      	str	r1, [r7, #44]	; 0x2c
 800ad24:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ad28:	b2d2      	uxtb	r2, r2
 800ad2a:	701a      	strb	r2, [r3, #0]
 800ad2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad2e:	09db      	lsrs	r3, r3, #7
 800ad30:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad34:	2b7f      	cmp	r3, #127	; 0x7f
 800ad36:	d8f0      	bhi.n	800ad1a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800ad38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad3a:	1c5a      	adds	r2, r3, #1
 800ad3c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ad3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad40:	b2d2      	uxtb	r2, r2
 800ad42:	701a      	strb	r2, [r3, #0]
 800ad44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad46:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	627b      	str	r3, [r7, #36]	; 0x24
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	691b      	ldr	r3, [r3, #16]
 800ad50:	623b      	str	r3, [r7, #32]
 800ad52:	e00b      	b.n	800ad6c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800ad54:	6a3b      	ldr	r3, [r7, #32]
 800ad56:	b2da      	uxtb	r2, r3
 800ad58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad5a:	1c59      	adds	r1, r3, #1
 800ad5c:	6279      	str	r1, [r7, #36]	; 0x24
 800ad5e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ad62:	b2d2      	uxtb	r2, r2
 800ad64:	701a      	strb	r2, [r3, #0]
 800ad66:	6a3b      	ldr	r3, [r7, #32]
 800ad68:	09db      	lsrs	r3, r3, #7
 800ad6a:	623b      	str	r3, [r7, #32]
 800ad6c:	6a3b      	ldr	r3, [r7, #32]
 800ad6e:	2b7f      	cmp	r3, #127	; 0x7f
 800ad70:	d8f0      	bhi.n	800ad54 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800ad72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad74:	1c5a      	adds	r2, r3, #1
 800ad76:	627a      	str	r2, [r7, #36]	; 0x24
 800ad78:	6a3a      	ldr	r2, [r7, #32]
 800ad7a:	b2d2      	uxtb	r2, r2
 800ad7c:	701a      	strb	r2, [r3, #0]
 800ad7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad80:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	61fb      	str	r3, [r7, #28]
 800ad86:	2300      	movs	r3, #0
 800ad88:	61bb      	str	r3, [r7, #24]
 800ad8a:	e00b      	b.n	800ada4 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800ad8c:	69bb      	ldr	r3, [r7, #24]
 800ad8e:	b2da      	uxtb	r2, r3
 800ad90:	69fb      	ldr	r3, [r7, #28]
 800ad92:	1c59      	adds	r1, r3, #1
 800ad94:	61f9      	str	r1, [r7, #28]
 800ad96:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ad9a:	b2d2      	uxtb	r2, r2
 800ad9c:	701a      	strb	r2, [r3, #0]
 800ad9e:	69bb      	ldr	r3, [r7, #24]
 800ada0:	09db      	lsrs	r3, r3, #7
 800ada2:	61bb      	str	r3, [r7, #24]
 800ada4:	69bb      	ldr	r3, [r7, #24]
 800ada6:	2b7f      	cmp	r3, #127	; 0x7f
 800ada8:	d8f0      	bhi.n	800ad8c <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800adaa:	69fb      	ldr	r3, [r7, #28]
 800adac:	1c5a      	adds	r2, r3, #1
 800adae:	61fa      	str	r2, [r7, #28]
 800adb0:	69ba      	ldr	r2, [r7, #24]
 800adb2:	b2d2      	uxtb	r2, r2
 800adb4:	701a      	strb	r2, [r3, #0]
 800adb6:	69fb      	ldr	r3, [r7, #28]
 800adb8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800adba:	2215      	movs	r2, #21
 800adbc:	68f9      	ldr	r1, [r7, #12]
 800adbe:	6938      	ldr	r0, [r7, #16]
 800adc0:	f7ff fab8 	bl	800a334 <_SendPacket>
  RECORD_END();
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	f383 8811 	msr	BASEPRI, r3
}
 800adca:	bf00      	nop
 800adcc:	3748      	adds	r7, #72	; 0x48
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}
 800add2:	bf00      	nop
 800add4:	2002ae88 	.word	0x2002ae88
 800add8:	2002ae58 	.word	0x2002ae58

0800addc <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800addc:	b580      	push	{r7, lr}
 800adde:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800ade0:	4b07      	ldr	r3, [pc, #28]	; (800ae00 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800ade2:	6a1b      	ldr	r3, [r3, #32]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d008      	beq.n	800adfa <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800ade8:	4b05      	ldr	r3, [pc, #20]	; (800ae00 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800adea:	6a1b      	ldr	r3, [r3, #32]
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d003      	beq.n	800adfa <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800adf2:	4b03      	ldr	r3, [pc, #12]	; (800ae00 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800adf4:	6a1b      	ldr	r3, [r3, #32]
 800adf6:	685b      	ldr	r3, [r3, #4]
 800adf8:	4798      	blx	r3
  }
}
 800adfa:	bf00      	nop
 800adfc:	bd80      	pop	{r7, pc}
 800adfe:	bf00      	nop
 800ae00:	2002ae58 	.word	0x2002ae58

0800ae04 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b086      	sub	sp, #24
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800ae0c:	f3ef 8311 	mrs	r3, BASEPRI
 800ae10:	f04f 0120 	mov.w	r1, #32
 800ae14:	f381 8811 	msr	BASEPRI, r1
 800ae18:	617b      	str	r3, [r7, #20]
 800ae1a:	480b      	ldr	r0, [pc, #44]	; (800ae48 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800ae1c:	f7ff f99c 	bl	800a158 <_PreparePacket>
 800ae20:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800ae22:	2280      	movs	r2, #128	; 0x80
 800ae24:	6879      	ldr	r1, [r7, #4]
 800ae26:	6938      	ldr	r0, [r7, #16]
 800ae28:	f7ff f946 	bl	800a0b8 <_EncodeStr>
 800ae2c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800ae2e:	220e      	movs	r2, #14
 800ae30:	68f9      	ldr	r1, [r7, #12]
 800ae32:	6938      	ldr	r0, [r7, #16]
 800ae34:	f7ff fa7e 	bl	800a334 <_SendPacket>
  RECORD_END();
 800ae38:	697b      	ldr	r3, [r7, #20]
 800ae3a:	f383 8811 	msr	BASEPRI, r3
}
 800ae3e:	bf00      	nop
 800ae40:	3718      	adds	r7, #24
 800ae42:	46bd      	mov	sp, r7
 800ae44:	bd80      	pop	{r7, pc}
 800ae46:	bf00      	nop
 800ae48:	2002ae88 	.word	0x2002ae88

0800ae4c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800ae4c:	b590      	push	{r4, r7, lr}
 800ae4e:	b083      	sub	sp, #12
 800ae50:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800ae52:	4b15      	ldr	r3, [pc, #84]	; (800aea8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ae54:	6a1b      	ldr	r3, [r3, #32]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d01a      	beq.n	800ae90 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800ae5a:	4b13      	ldr	r3, [pc, #76]	; (800aea8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ae5c:	6a1b      	ldr	r3, [r3, #32]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d015      	beq.n	800ae90 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800ae64:	4b10      	ldr	r3, [pc, #64]	; (800aea8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ae66:	6a1b      	ldr	r3, [r3, #32]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	4798      	blx	r3
 800ae6c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800ae70:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800ae72:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ae76:	f04f 0200 	mov.w	r2, #0
 800ae7a:	f04f 0300 	mov.w	r3, #0
 800ae7e:	000a      	movs	r2, r1
 800ae80:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800ae82:	4613      	mov	r3, r2
 800ae84:	461a      	mov	r2, r3
 800ae86:	4621      	mov	r1, r4
 800ae88:	200d      	movs	r0, #13
 800ae8a:	f7ff fbe7 	bl	800a65c <SEGGER_SYSVIEW_RecordU32x2>
 800ae8e:	e006      	b.n	800ae9e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800ae90:	4b06      	ldr	r3, [pc, #24]	; (800aeac <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	4619      	mov	r1, r3
 800ae96:	200c      	movs	r0, #12
 800ae98:	f7ff fba4 	bl	800a5e4 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800ae9c:	bf00      	nop
 800ae9e:	bf00      	nop
 800aea0:	370c      	adds	r7, #12
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd90      	pop	{r4, r7, pc}
 800aea6:	bf00      	nop
 800aea8:	2002ae58 	.word	0x2002ae58
 800aeac:	e0001004 	.word	0xe0001004

0800aeb0 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b086      	sub	sp, #24
 800aeb4:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800aeb6:	f3ef 8311 	mrs	r3, BASEPRI
 800aeba:	f04f 0120 	mov.w	r1, #32
 800aebe:	f381 8811 	msr	BASEPRI, r1
 800aec2:	60fb      	str	r3, [r7, #12]
 800aec4:	4819      	ldr	r0, [pc, #100]	; (800af2c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800aec6:	f7ff f947 	bl	800a158 <_PreparePacket>
 800aeca:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800aed0:	4b17      	ldr	r3, [pc, #92]	; (800af30 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aed8:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	617b      	str	r3, [r7, #20]
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	613b      	str	r3, [r7, #16]
 800aee2:	e00b      	b.n	800aefc <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	b2da      	uxtb	r2, r3
 800aee8:	697b      	ldr	r3, [r7, #20]
 800aeea:	1c59      	adds	r1, r3, #1
 800aeec:	6179      	str	r1, [r7, #20]
 800aeee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800aef2:	b2d2      	uxtb	r2, r2
 800aef4:	701a      	strb	r2, [r3, #0]
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	09db      	lsrs	r3, r3, #7
 800aefa:	613b      	str	r3, [r7, #16]
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	2b7f      	cmp	r3, #127	; 0x7f
 800af00:	d8f0      	bhi.n	800aee4 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	1c5a      	adds	r2, r3, #1
 800af06:	617a      	str	r2, [r7, #20]
 800af08:	693a      	ldr	r2, [r7, #16]
 800af0a:	b2d2      	uxtb	r2, r2
 800af0c:	701a      	strb	r2, [r3, #0]
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800af12:	2202      	movs	r2, #2
 800af14:	6879      	ldr	r1, [r7, #4]
 800af16:	68b8      	ldr	r0, [r7, #8]
 800af18:	f7ff fa0c 	bl	800a334 <_SendPacket>
  RECORD_END();
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	f383 8811 	msr	BASEPRI, r3
}
 800af22:	bf00      	nop
 800af24:	3718      	adds	r7, #24
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}
 800af2a:	bf00      	nop
 800af2c:	2002ae88 	.word	0x2002ae88
 800af30:	e000ed04 	.word	0xe000ed04

0800af34 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800af34:	b580      	push	{r7, lr}
 800af36:	b082      	sub	sp, #8
 800af38:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800af3a:	f3ef 8311 	mrs	r3, BASEPRI
 800af3e:	f04f 0120 	mov.w	r1, #32
 800af42:	f381 8811 	msr	BASEPRI, r1
 800af46:	607b      	str	r3, [r7, #4]
 800af48:	4807      	ldr	r0, [pc, #28]	; (800af68 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800af4a:	f7ff f905 	bl	800a158 <_PreparePacket>
 800af4e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800af50:	2203      	movs	r2, #3
 800af52:	6839      	ldr	r1, [r7, #0]
 800af54:	6838      	ldr	r0, [r7, #0]
 800af56:	f7ff f9ed 	bl	800a334 <_SendPacket>
  RECORD_END();
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f383 8811 	msr	BASEPRI, r3
}
 800af60:	bf00      	nop
 800af62:	3708      	adds	r7, #8
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}
 800af68:	2002ae88 	.word	0x2002ae88

0800af6c <SEGGER_SYSVIEW_RecordEnterTimer>:
*    Format and send a Timer entry event.
*  
*  Parameters
*    TimerId - Id of the timer which starts.
*/
void SEGGER_SYSVIEW_RecordEnterTimer(U32 TimerId) {
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b088      	sub	sp, #32
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800af74:	f3ef 8311 	mrs	r3, BASEPRI
 800af78:	f04f 0120 	mov.w	r1, #32
 800af7c:	f381 8811 	msr	BASEPRI, r1
 800af80:	617b      	str	r3, [r7, #20]
 800af82:	4818      	ldr	r0, [pc, #96]	; (800afe4 <SEGGER_SYSVIEW_RecordEnterTimer+0x78>)
 800af84:	f7ff f8e8 	bl	800a158 <_PreparePacket>
 800af88:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(TimerId));
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	61fb      	str	r3, [r7, #28]
 800af92:	4b15      	ldr	r3, [pc, #84]	; (800afe8 <SEGGER_SYSVIEW_RecordEnterTimer+0x7c>)
 800af94:	691b      	ldr	r3, [r3, #16]
 800af96:	687a      	ldr	r2, [r7, #4]
 800af98:	1ad3      	subs	r3, r2, r3
 800af9a:	61bb      	str	r3, [r7, #24]
 800af9c:	e00b      	b.n	800afb6 <SEGGER_SYSVIEW_RecordEnterTimer+0x4a>
 800af9e:	69bb      	ldr	r3, [r7, #24]
 800afa0:	b2da      	uxtb	r2, r3
 800afa2:	69fb      	ldr	r3, [r7, #28]
 800afa4:	1c59      	adds	r1, r3, #1
 800afa6:	61f9      	str	r1, [r7, #28]
 800afa8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800afac:	b2d2      	uxtb	r2, r2
 800afae:	701a      	strb	r2, [r3, #0]
 800afb0:	69bb      	ldr	r3, [r7, #24]
 800afb2:	09db      	lsrs	r3, r3, #7
 800afb4:	61bb      	str	r3, [r7, #24]
 800afb6:	69bb      	ldr	r3, [r7, #24]
 800afb8:	2b7f      	cmp	r3, #127	; 0x7f
 800afba:	d8f0      	bhi.n	800af9e <SEGGER_SYSVIEW_RecordEnterTimer+0x32>
 800afbc:	69fb      	ldr	r3, [r7, #28]
 800afbe:	1c5a      	adds	r2, r3, #1
 800afc0:	61fa      	str	r2, [r7, #28]
 800afc2:	69ba      	ldr	r2, [r7, #24]
 800afc4:	b2d2      	uxtb	r2, r2
 800afc6:	701a      	strb	r2, [r3, #0]
 800afc8:	69fb      	ldr	r3, [r7, #28]
 800afca:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TIMER_ENTER);
 800afcc:	2213      	movs	r2, #19
 800afce:	68f9      	ldr	r1, [r7, #12]
 800afd0:	6938      	ldr	r0, [r7, #16]
 800afd2:	f7ff f9af 	bl	800a334 <_SendPacket>
  RECORD_END();
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	f383 8811 	msr	BASEPRI, r3
}
 800afdc:	bf00      	nop
 800afde:	3720      	adds	r7, #32
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}
 800afe4:	2002ae88 	.word	0x2002ae88
 800afe8:	2002ae58 	.word	0x2002ae58

0800afec <SEGGER_SYSVIEW_RecordExitTimer>:
*       SEGGER_SYSVIEW_RecordExitTimer()
*
*  Function description
*    Format and send a Timer exit event.
*/
void SEGGER_SYSVIEW_RecordExitTimer(void) {
 800afec:	b580      	push	{r7, lr}
 800afee:	b082      	sub	sp, #8
 800aff0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800aff2:	f3ef 8311 	mrs	r3, BASEPRI
 800aff6:	f04f 0120 	mov.w	r1, #32
 800affa:	f381 8811 	msr	BASEPRI, r1
 800affe:	607b      	str	r3, [r7, #4]
 800b000:	4807      	ldr	r0, [pc, #28]	; (800b020 <SEGGER_SYSVIEW_RecordExitTimer+0x34>)
 800b002:	f7ff f8a9 	bl	800a158 <_PreparePacket>
 800b006:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TIMER_EXIT);
 800b008:	2214      	movs	r2, #20
 800b00a:	6839      	ldr	r1, [r7, #0]
 800b00c:	6838      	ldr	r0, [r7, #0]
 800b00e:	f7ff f991 	bl	800a334 <_SendPacket>
  RECORD_END();
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f383 8811 	msr	BASEPRI, r3
}
 800b018:	bf00      	nop
 800b01a:	3708      	adds	r7, #8
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}
 800b020:	2002ae88 	.word	0x2002ae88

0800b024 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800b024:	b580      	push	{r7, lr}
 800b026:	b082      	sub	sp, #8
 800b028:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b02a:	f3ef 8311 	mrs	r3, BASEPRI
 800b02e:	f04f 0120 	mov.w	r1, #32
 800b032:	f381 8811 	msr	BASEPRI, r1
 800b036:	607b      	str	r3, [r7, #4]
 800b038:	4807      	ldr	r0, [pc, #28]	; (800b058 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800b03a:	f7ff f88d 	bl	800a158 <_PreparePacket>
 800b03e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800b040:	2211      	movs	r2, #17
 800b042:	6839      	ldr	r1, [r7, #0]
 800b044:	6838      	ldr	r0, [r7, #0]
 800b046:	f7ff f975 	bl	800a334 <_SendPacket>
  RECORD_END();
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f383 8811 	msr	BASEPRI, r3
}
 800b050:	bf00      	nop
 800b052:	3708      	adds	r7, #8
 800b054:	46bd      	mov	sp, r7
 800b056:	bd80      	pop	{r7, pc}
 800b058:	2002ae88 	.word	0x2002ae88

0800b05c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b088      	sub	sp, #32
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b064:	f3ef 8311 	mrs	r3, BASEPRI
 800b068:	f04f 0120 	mov.w	r1, #32
 800b06c:	f381 8811 	msr	BASEPRI, r1
 800b070:	617b      	str	r3, [r7, #20]
 800b072:	4819      	ldr	r0, [pc, #100]	; (800b0d8 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800b074:	f7ff f870 	bl	800a158 <_PreparePacket>
 800b078:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b07a:	693b      	ldr	r3, [r7, #16]
 800b07c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800b07e:	4b17      	ldr	r3, [pc, #92]	; (800b0dc <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800b080:	691b      	ldr	r3, [r3, #16]
 800b082:	687a      	ldr	r2, [r7, #4]
 800b084:	1ad3      	subs	r3, r2, r3
 800b086:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	61fb      	str	r3, [r7, #28]
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	61bb      	str	r3, [r7, #24]
 800b090:	e00b      	b.n	800b0aa <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800b092:	69bb      	ldr	r3, [r7, #24]
 800b094:	b2da      	uxtb	r2, r3
 800b096:	69fb      	ldr	r3, [r7, #28]
 800b098:	1c59      	adds	r1, r3, #1
 800b09a:	61f9      	str	r1, [r7, #28]
 800b09c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b0a0:	b2d2      	uxtb	r2, r2
 800b0a2:	701a      	strb	r2, [r3, #0]
 800b0a4:	69bb      	ldr	r3, [r7, #24]
 800b0a6:	09db      	lsrs	r3, r3, #7
 800b0a8:	61bb      	str	r3, [r7, #24]
 800b0aa:	69bb      	ldr	r3, [r7, #24]
 800b0ac:	2b7f      	cmp	r3, #127	; 0x7f
 800b0ae:	d8f0      	bhi.n	800b092 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800b0b0:	69fb      	ldr	r3, [r7, #28]
 800b0b2:	1c5a      	adds	r2, r3, #1
 800b0b4:	61fa      	str	r2, [r7, #28]
 800b0b6:	69ba      	ldr	r2, [r7, #24]
 800b0b8:	b2d2      	uxtb	r2, r2
 800b0ba:	701a      	strb	r2, [r3, #0]
 800b0bc:	69fb      	ldr	r3, [r7, #28]
 800b0be:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800b0c0:	2208      	movs	r2, #8
 800b0c2:	68f9      	ldr	r1, [r7, #12]
 800b0c4:	6938      	ldr	r0, [r7, #16]
 800b0c6:	f7ff f935 	bl	800a334 <_SendPacket>
  RECORD_END();
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	f383 8811 	msr	BASEPRI, r3
}
 800b0d0:	bf00      	nop
 800b0d2:	3720      	adds	r7, #32
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bd80      	pop	{r7, pc}
 800b0d8:	2002ae88 	.word	0x2002ae88
 800b0dc:	2002ae58 	.word	0x2002ae58

0800b0e0 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b088      	sub	sp, #32
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b0e8:	f3ef 8311 	mrs	r3, BASEPRI
 800b0ec:	f04f 0120 	mov.w	r1, #32
 800b0f0:	f381 8811 	msr	BASEPRI, r1
 800b0f4:	617b      	str	r3, [r7, #20]
 800b0f6:	4819      	ldr	r0, [pc, #100]	; (800b15c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800b0f8:	f7ff f82e 	bl	800a158 <_PreparePacket>
 800b0fc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b0fe:	693b      	ldr	r3, [r7, #16]
 800b100:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800b102:	4b17      	ldr	r3, [pc, #92]	; (800b160 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800b104:	691b      	ldr	r3, [r3, #16]
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	1ad3      	subs	r3, r2, r3
 800b10a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	61fb      	str	r3, [r7, #28]
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	61bb      	str	r3, [r7, #24]
 800b114:	e00b      	b.n	800b12e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800b116:	69bb      	ldr	r3, [r7, #24]
 800b118:	b2da      	uxtb	r2, r3
 800b11a:	69fb      	ldr	r3, [r7, #28]
 800b11c:	1c59      	adds	r1, r3, #1
 800b11e:	61f9      	str	r1, [r7, #28]
 800b120:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b124:	b2d2      	uxtb	r2, r2
 800b126:	701a      	strb	r2, [r3, #0]
 800b128:	69bb      	ldr	r3, [r7, #24]
 800b12a:	09db      	lsrs	r3, r3, #7
 800b12c:	61bb      	str	r3, [r7, #24]
 800b12e:	69bb      	ldr	r3, [r7, #24]
 800b130:	2b7f      	cmp	r3, #127	; 0x7f
 800b132:	d8f0      	bhi.n	800b116 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800b134:	69fb      	ldr	r3, [r7, #28]
 800b136:	1c5a      	adds	r2, r3, #1
 800b138:	61fa      	str	r2, [r7, #28]
 800b13a:	69ba      	ldr	r2, [r7, #24]
 800b13c:	b2d2      	uxtb	r2, r2
 800b13e:	701a      	strb	r2, [r3, #0]
 800b140:	69fb      	ldr	r3, [r7, #28]
 800b142:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800b144:	2204      	movs	r2, #4
 800b146:	68f9      	ldr	r1, [r7, #12]
 800b148:	6938      	ldr	r0, [r7, #16]
 800b14a:	f7ff f8f3 	bl	800a334 <_SendPacket>
  RECORD_END();
 800b14e:	697b      	ldr	r3, [r7, #20]
 800b150:	f383 8811 	msr	BASEPRI, r3
}
 800b154:	bf00      	nop
 800b156:	3720      	adds	r7, #32
 800b158:	46bd      	mov	sp, r7
 800b15a:	bd80      	pop	{r7, pc}
 800b15c:	2002ae88 	.word	0x2002ae88
 800b160:	2002ae58 	.word	0x2002ae58

0800b164 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800b164:	b580      	push	{r7, lr}
 800b166:	b088      	sub	sp, #32
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b16c:	f3ef 8311 	mrs	r3, BASEPRI
 800b170:	f04f 0120 	mov.w	r1, #32
 800b174:	f381 8811 	msr	BASEPRI, r1
 800b178:	617b      	str	r3, [r7, #20]
 800b17a:	4819      	ldr	r0, [pc, #100]	; (800b1e0 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800b17c:	f7fe ffec 	bl	800a158 <_PreparePacket>
 800b180:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b182:	693b      	ldr	r3, [r7, #16]
 800b184:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800b186:	4b17      	ldr	r3, [pc, #92]	; (800b1e4 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800b188:	691b      	ldr	r3, [r3, #16]
 800b18a:	687a      	ldr	r2, [r7, #4]
 800b18c:	1ad3      	subs	r3, r2, r3
 800b18e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	61fb      	str	r3, [r7, #28]
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	61bb      	str	r3, [r7, #24]
 800b198:	e00b      	b.n	800b1b2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800b19a:	69bb      	ldr	r3, [r7, #24]
 800b19c:	b2da      	uxtb	r2, r3
 800b19e:	69fb      	ldr	r3, [r7, #28]
 800b1a0:	1c59      	adds	r1, r3, #1
 800b1a2:	61f9      	str	r1, [r7, #28]
 800b1a4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b1a8:	b2d2      	uxtb	r2, r2
 800b1aa:	701a      	strb	r2, [r3, #0]
 800b1ac:	69bb      	ldr	r3, [r7, #24]
 800b1ae:	09db      	lsrs	r3, r3, #7
 800b1b0:	61bb      	str	r3, [r7, #24]
 800b1b2:	69bb      	ldr	r3, [r7, #24]
 800b1b4:	2b7f      	cmp	r3, #127	; 0x7f
 800b1b6:	d8f0      	bhi.n	800b19a <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800b1b8:	69fb      	ldr	r3, [r7, #28]
 800b1ba:	1c5a      	adds	r2, r3, #1
 800b1bc:	61fa      	str	r2, [r7, #28]
 800b1be:	69ba      	ldr	r2, [r7, #24]
 800b1c0:	b2d2      	uxtb	r2, r2
 800b1c2:	701a      	strb	r2, [r3, #0]
 800b1c4:	69fb      	ldr	r3, [r7, #28]
 800b1c6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800b1c8:	2206      	movs	r2, #6
 800b1ca:	68f9      	ldr	r1, [r7, #12]
 800b1cc:	6938      	ldr	r0, [r7, #16]
 800b1ce:	f7ff f8b1 	bl	800a334 <_SendPacket>
  RECORD_END();
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	f383 8811 	msr	BASEPRI, r3
}
 800b1d8:	bf00      	nop
 800b1da:	3720      	adds	r7, #32
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	bd80      	pop	{r7, pc}
 800b1e0:	2002ae88 	.word	0x2002ae88
 800b1e4:	2002ae58 	.word	0x2002ae58

0800b1e8 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800b1e8:	b480      	push	{r7}
 800b1ea:	b083      	sub	sp, #12
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800b1f0:	4b04      	ldr	r3, [pc, #16]	; (800b204 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800b1f2:	691b      	ldr	r3, [r3, #16]
 800b1f4:	687a      	ldr	r2, [r7, #4]
 800b1f6:	1ad3      	subs	r3, r2, r3
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	370c      	adds	r7, #12
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr
 800b204:	2002ae58 	.word	0x2002ae58

0800b208 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800b208:	b580      	push	{r7, lr}
 800b20a:	b08c      	sub	sp, #48	; 0x30
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	4603      	mov	r3, r0
 800b210:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800b212:	4b3b      	ldr	r3, [pc, #236]	; (800b300 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d06d      	beq.n	800b2f6 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800b21a:	4b39      	ldr	r3, [pc, #228]	; (800b300 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 800b220:	2300      	movs	r3, #0
 800b222:	62bb      	str	r3, [r7, #40]	; 0x28
 800b224:	e008      	b.n	800b238 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800b226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b228:	691b      	ldr	r3, [r3, #16]
 800b22a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 800b22c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d007      	beq.n	800b242 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800b232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b234:	3301      	adds	r3, #1
 800b236:	62bb      	str	r3, [r7, #40]	; 0x28
 800b238:	79fb      	ldrb	r3, [r7, #7]
 800b23a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d3f2      	bcc.n	800b226 <SEGGER_SYSVIEW_SendModule+0x1e>
 800b240:	e000      	b.n	800b244 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800b242:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800b244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b246:	2b00      	cmp	r3, #0
 800b248:	d055      	beq.n	800b2f6 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b24a:	f3ef 8311 	mrs	r3, BASEPRI
 800b24e:	f04f 0120 	mov.w	r1, #32
 800b252:	f381 8811 	msr	BASEPRI, r1
 800b256:	617b      	str	r3, [r7, #20]
 800b258:	482a      	ldr	r0, [pc, #168]	; (800b304 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800b25a:	f7fe ff7d 	bl	800a158 <_PreparePacket>
 800b25e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800b260:	693b      	ldr	r3, [r7, #16]
 800b262:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	627b      	str	r3, [r7, #36]	; 0x24
 800b268:	79fb      	ldrb	r3, [r7, #7]
 800b26a:	623b      	str	r3, [r7, #32]
 800b26c:	e00b      	b.n	800b286 <SEGGER_SYSVIEW_SendModule+0x7e>
 800b26e:	6a3b      	ldr	r3, [r7, #32]
 800b270:	b2da      	uxtb	r2, r3
 800b272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b274:	1c59      	adds	r1, r3, #1
 800b276:	6279      	str	r1, [r7, #36]	; 0x24
 800b278:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b27c:	b2d2      	uxtb	r2, r2
 800b27e:	701a      	strb	r2, [r3, #0]
 800b280:	6a3b      	ldr	r3, [r7, #32]
 800b282:	09db      	lsrs	r3, r3, #7
 800b284:	623b      	str	r3, [r7, #32]
 800b286:	6a3b      	ldr	r3, [r7, #32]
 800b288:	2b7f      	cmp	r3, #127	; 0x7f
 800b28a:	d8f0      	bhi.n	800b26e <SEGGER_SYSVIEW_SendModule+0x66>
 800b28c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b28e:	1c5a      	adds	r2, r3, #1
 800b290:	627a      	str	r2, [r7, #36]	; 0x24
 800b292:	6a3a      	ldr	r2, [r7, #32]
 800b294:	b2d2      	uxtb	r2, r2
 800b296:	701a      	strb	r2, [r3, #0]
 800b298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b29a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	61fb      	str	r3, [r7, #28]
 800b2a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	61bb      	str	r3, [r7, #24]
 800b2a6:	e00b      	b.n	800b2c0 <SEGGER_SYSVIEW_SendModule+0xb8>
 800b2a8:	69bb      	ldr	r3, [r7, #24]
 800b2aa:	b2da      	uxtb	r2, r3
 800b2ac:	69fb      	ldr	r3, [r7, #28]
 800b2ae:	1c59      	adds	r1, r3, #1
 800b2b0:	61f9      	str	r1, [r7, #28]
 800b2b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b2b6:	b2d2      	uxtb	r2, r2
 800b2b8:	701a      	strb	r2, [r3, #0]
 800b2ba:	69bb      	ldr	r3, [r7, #24]
 800b2bc:	09db      	lsrs	r3, r3, #7
 800b2be:	61bb      	str	r3, [r7, #24]
 800b2c0:	69bb      	ldr	r3, [r7, #24]
 800b2c2:	2b7f      	cmp	r3, #127	; 0x7f
 800b2c4:	d8f0      	bhi.n	800b2a8 <SEGGER_SYSVIEW_SendModule+0xa0>
 800b2c6:	69fb      	ldr	r3, [r7, #28]
 800b2c8:	1c5a      	adds	r2, r3, #1
 800b2ca:	61fa      	str	r2, [r7, #28]
 800b2cc:	69ba      	ldr	r2, [r7, #24]
 800b2ce:	b2d2      	uxtb	r2, r2
 800b2d0:	701a      	strb	r2, [r3, #0]
 800b2d2:	69fb      	ldr	r3, [r7, #28]
 800b2d4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b2d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	2280      	movs	r2, #128	; 0x80
 800b2dc:	4619      	mov	r1, r3
 800b2de:	68f8      	ldr	r0, [r7, #12]
 800b2e0:	f7fe feea 	bl	800a0b8 <_EncodeStr>
 800b2e4:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800b2e6:	2216      	movs	r2, #22
 800b2e8:	68f9      	ldr	r1, [r7, #12]
 800b2ea:	6938      	ldr	r0, [r7, #16]
 800b2ec:	f7ff f822 	bl	800a334 <_SendPacket>
      RECORD_END();
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800b2f6:	bf00      	nop
 800b2f8:	3730      	adds	r7, #48	; 0x30
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
 800b2fe:	bf00      	nop
 800b300:	2002ae80 	.word	0x2002ae80
 800b304:	2002ae88 	.word	0x2002ae88

0800b308 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800b308:	b580      	push	{r7, lr}
 800b30a:	b082      	sub	sp, #8
 800b30c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800b30e:	4b0c      	ldr	r3, [pc, #48]	; (800b340 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d00f      	beq.n	800b336 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800b316:	4b0a      	ldr	r3, [pc, #40]	; (800b340 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	68db      	ldr	r3, [r3, #12]
 800b320:	2b00      	cmp	r3, #0
 800b322:	d002      	beq.n	800b32a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	68db      	ldr	r3, [r3, #12]
 800b328:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	691b      	ldr	r3, [r3, #16]
 800b32e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d1f2      	bne.n	800b31c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800b336:	bf00      	nop
 800b338:	3708      	adds	r7, #8
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}
 800b33e:	bf00      	nop
 800b340:	2002ae80 	.word	0x2002ae80

0800b344 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800b344:	b580      	push	{r7, lr}
 800b346:	b086      	sub	sp, #24
 800b348:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800b34a:	f3ef 8311 	mrs	r3, BASEPRI
 800b34e:	f04f 0120 	mov.w	r1, #32
 800b352:	f381 8811 	msr	BASEPRI, r1
 800b356:	60fb      	str	r3, [r7, #12]
 800b358:	4817      	ldr	r0, [pc, #92]	; (800b3b8 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800b35a:	f7fe fefd 	bl	800a158 <_PreparePacket>
 800b35e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800b360:	68bb      	ldr	r3, [r7, #8]
 800b362:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	617b      	str	r3, [r7, #20]
 800b368:	4b14      	ldr	r3, [pc, #80]	; (800b3bc <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	613b      	str	r3, [r7, #16]
 800b36e:	e00b      	b.n	800b388 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	b2da      	uxtb	r2, r3
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	1c59      	adds	r1, r3, #1
 800b378:	6179      	str	r1, [r7, #20]
 800b37a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b37e:	b2d2      	uxtb	r2, r2
 800b380:	701a      	strb	r2, [r3, #0]
 800b382:	693b      	ldr	r3, [r7, #16]
 800b384:	09db      	lsrs	r3, r3, #7
 800b386:	613b      	str	r3, [r7, #16]
 800b388:	693b      	ldr	r3, [r7, #16]
 800b38a:	2b7f      	cmp	r3, #127	; 0x7f
 800b38c:	d8f0      	bhi.n	800b370 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	1c5a      	adds	r2, r3, #1
 800b392:	617a      	str	r2, [r7, #20]
 800b394:	693a      	ldr	r2, [r7, #16]
 800b396:	b2d2      	uxtb	r2, r2
 800b398:	701a      	strb	r2, [r3, #0]
 800b39a:	697b      	ldr	r3, [r7, #20]
 800b39c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800b39e:	221b      	movs	r2, #27
 800b3a0:	6879      	ldr	r1, [r7, #4]
 800b3a2:	68b8      	ldr	r0, [r7, #8]
 800b3a4:	f7fe ffc6 	bl	800a334 <_SendPacket>
  RECORD_END();
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	f383 8811 	msr	BASEPRI, r3
}
 800b3ae:	bf00      	nop
 800b3b0:	3718      	adds	r7, #24
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd80      	pop	{r7, pc}
 800b3b6:	bf00      	nop
 800b3b8:	2002ae88 	.word	0x2002ae88
 800b3bc:	2002ae84 	.word	0x2002ae84

0800b3c0 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b08a      	sub	sp, #40	; 0x28
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b3c8:	f3ef 8311 	mrs	r3, BASEPRI
 800b3cc:	f04f 0120 	mov.w	r1, #32
 800b3d0:	f381 8811 	msr	BASEPRI, r1
 800b3d4:	617b      	str	r3, [r7, #20]
 800b3d6:	4827      	ldr	r0, [pc, #156]	; (800b474 <SEGGER_SYSVIEW_Warn+0xb4>)
 800b3d8:	f7fe febe 	bl	800a158 <_PreparePacket>
 800b3dc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b3de:	2280      	movs	r2, #128	; 0x80
 800b3e0:	6879      	ldr	r1, [r7, #4]
 800b3e2:	6938      	ldr	r0, [r7, #16]
 800b3e4:	f7fe fe68 	bl	800a0b8 <_EncodeStr>
 800b3e8:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	627b      	str	r3, [r7, #36]	; 0x24
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	623b      	str	r3, [r7, #32]
 800b3f2:	e00b      	b.n	800b40c <SEGGER_SYSVIEW_Warn+0x4c>
 800b3f4:	6a3b      	ldr	r3, [r7, #32]
 800b3f6:	b2da      	uxtb	r2, r3
 800b3f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3fa:	1c59      	adds	r1, r3, #1
 800b3fc:	6279      	str	r1, [r7, #36]	; 0x24
 800b3fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b402:	b2d2      	uxtb	r2, r2
 800b404:	701a      	strb	r2, [r3, #0]
 800b406:	6a3b      	ldr	r3, [r7, #32]
 800b408:	09db      	lsrs	r3, r3, #7
 800b40a:	623b      	str	r3, [r7, #32]
 800b40c:	6a3b      	ldr	r3, [r7, #32]
 800b40e:	2b7f      	cmp	r3, #127	; 0x7f
 800b410:	d8f0      	bhi.n	800b3f4 <SEGGER_SYSVIEW_Warn+0x34>
 800b412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b414:	1c5a      	adds	r2, r3, #1
 800b416:	627a      	str	r2, [r7, #36]	; 0x24
 800b418:	6a3a      	ldr	r2, [r7, #32]
 800b41a:	b2d2      	uxtb	r2, r2
 800b41c:	701a      	strb	r2, [r3, #0]
 800b41e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b420:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	61fb      	str	r3, [r7, #28]
 800b426:	2300      	movs	r3, #0
 800b428:	61bb      	str	r3, [r7, #24]
 800b42a:	e00b      	b.n	800b444 <SEGGER_SYSVIEW_Warn+0x84>
 800b42c:	69bb      	ldr	r3, [r7, #24]
 800b42e:	b2da      	uxtb	r2, r3
 800b430:	69fb      	ldr	r3, [r7, #28]
 800b432:	1c59      	adds	r1, r3, #1
 800b434:	61f9      	str	r1, [r7, #28]
 800b436:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b43a:	b2d2      	uxtb	r2, r2
 800b43c:	701a      	strb	r2, [r3, #0]
 800b43e:	69bb      	ldr	r3, [r7, #24]
 800b440:	09db      	lsrs	r3, r3, #7
 800b442:	61bb      	str	r3, [r7, #24]
 800b444:	69bb      	ldr	r3, [r7, #24]
 800b446:	2b7f      	cmp	r3, #127	; 0x7f
 800b448:	d8f0      	bhi.n	800b42c <SEGGER_SYSVIEW_Warn+0x6c>
 800b44a:	69fb      	ldr	r3, [r7, #28]
 800b44c:	1c5a      	adds	r2, r3, #1
 800b44e:	61fa      	str	r2, [r7, #28]
 800b450:	69ba      	ldr	r2, [r7, #24]
 800b452:	b2d2      	uxtb	r2, r2
 800b454:	701a      	strb	r2, [r3, #0]
 800b456:	69fb      	ldr	r3, [r7, #28]
 800b458:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800b45a:	221a      	movs	r2, #26
 800b45c:	68f9      	ldr	r1, [r7, #12]
 800b45e:	6938      	ldr	r0, [r7, #16]
 800b460:	f7fe ff68 	bl	800a334 <_SendPacket>
  RECORD_END();
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	f383 8811 	msr	BASEPRI, r3
}
 800b46a:	bf00      	nop
 800b46c:	3728      	adds	r7, #40	; 0x28
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}
 800b472:	bf00      	nop
 800b474:	2002ae88 	.word	0x2002ae88

0800b478 <__NVIC_EnableIRQ>:
{
 800b478:	b480      	push	{r7}
 800b47a:	b083      	sub	sp, #12
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	4603      	mov	r3, r0
 800b480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b486:	2b00      	cmp	r3, #0
 800b488:	db0b      	blt.n	800b4a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b48a:	79fb      	ldrb	r3, [r7, #7]
 800b48c:	f003 021f 	and.w	r2, r3, #31
 800b490:	4907      	ldr	r1, [pc, #28]	; (800b4b0 <__NVIC_EnableIRQ+0x38>)
 800b492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b496:	095b      	lsrs	r3, r3, #5
 800b498:	2001      	movs	r0, #1
 800b49a:	fa00 f202 	lsl.w	r2, r0, r2
 800b49e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b4a2:	bf00      	nop
 800b4a4:	370c      	adds	r7, #12
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ac:	4770      	bx	lr
 800b4ae:	bf00      	nop
 800b4b0:	e000e100 	.word	0xe000e100

0800b4b4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800b4b4:	b480      	push	{r7}
 800b4b6:	b085      	sub	sp, #20
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800b4bc:	4b08      	ldr	r3, [pc, #32]	; (800b4e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800b4be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b4c0:	4907      	ldr	r1, [pc, #28]	; (800b4e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	4313      	orrs	r3, r2
 800b4c6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800b4c8:	4b05      	ldr	r3, [pc, #20]	; (800b4e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800b4ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	4013      	ands	r3, r2
 800b4d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
}
 800b4d4:	bf00      	nop
 800b4d6:	3714      	adds	r7, #20
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4de:	4770      	bx	lr
 800b4e0:	40023800 	.word	0x40023800

0800b4e4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b083      	sub	sp, #12
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	f043 0201 	orr.w	r2, r3, #1
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	601a      	str	r2, [r3, #0]
}
 800b4f8:	bf00      	nop
 800b4fa:	370c      	adds	r7, #12
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b502:	4770      	bx	lr

0800b504 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 800b504:	b480      	push	{r7}
 800b506:	b083      	sub	sp, #12
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
 800b50c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	683a      	ldr	r2, [r7, #0]
 800b512:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b514:	bf00      	nop
 800b516:	370c      	adds	r7, #12
 800b518:	46bd      	mov	sp, r7
 800b51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51e:	4770      	bx	lr

0800b520 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800b520:	b480      	push	{r7}
 800b522:	b083      	sub	sp, #12
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	f06f 0201 	mvn.w	r2, #1
 800b52e:	611a      	str	r2, [r3, #16]
}
 800b530:	bf00      	nop
 800b532:	370c      	adds	r7, #12
 800b534:	46bd      	mov	sp, r7
 800b536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53a:	4770      	bx	lr

0800b53c <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800b53c:	b480      	push	{r7}
 800b53e:	b083      	sub	sp, #12
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	691b      	ldr	r3, [r3, #16]
 800b548:	f003 0301 	and.w	r3, r3, #1
 800b54c:	2b01      	cmp	r3, #1
 800b54e:	d101      	bne.n	800b554 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800b550:	2301      	movs	r3, #1
 800b552:	e000      	b.n	800b556 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800b554:	2300      	movs	r3, #0
}
 800b556:	4618      	mov	r0, r3
 800b558:	370c      	adds	r7, #12
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr

0800b562 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800b562:	b480      	push	{r7}
 800b564:	b083      	sub	sp, #12
 800b566:	af00      	add	r7, sp, #0
 800b568:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	68db      	ldr	r3, [r3, #12]
 800b56e:	f043 0201 	orr.w	r2, r3, #1
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	60da      	str	r2, [r3, #12]
}
 800b576:	bf00      	nop
 800b578:	370c      	adds	r7, #12
 800b57a:	46bd      	mov	sp, r7
 800b57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b580:	4770      	bx	lr
	...

0800b584 <_cbSendSystemDesc>:
 *       _cbSendSystemDesc()
 *
 *  Function description
 *    Sends SystemView description strings.
 */
static void _cbSendSystemDesc(void) {
 800b584:	b580      	push	{r7, lr}
 800b586:	af00      	add	r7, sp, #0
	SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800b588:	4802      	ldr	r0, [pc, #8]	; (800b594 <_cbSendSystemDesc+0x10>)
 800b58a:	f7ff fc3b 	bl	800ae04 <SEGGER_SYSVIEW_SendSysDesc>
//	SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
//	SEGGER_SYSVIEW_SendSysDesc("I#23=EXTI[0]");
}
 800b58e:	bf00      	nop
 800b590:	bd80      	pop	{r7, pc}
 800b592:	bf00      	nop
 800b594:	0800cb50 	.word	0x0800cb50

0800b598 <TIM7_IRQHandler>:

/// [SYSVIEW_TIMESTAMP]
void TIM7_IRQHandler(void)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	af00      	add	r7, sp, #0
	// Interrupt flag set?
	if(LL_TIM_IsActiveFlag_UPDATE(TIM7))
 800b59c:	4807      	ldr	r0, [pc, #28]	; (800b5bc <TIM7_IRQHandler+0x24>)
 800b59e:	f7ff ffcd 	bl	800b53c <LL_TIM_IsActiveFlag_UPDATE>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d007      	beq.n	800b5b8 <TIM7_IRQHandler+0x20>
	{
		// Clear flag
		LL_TIM_ClearFlag_UPDATE(TIM7);
 800b5a8:	4804      	ldr	r0, [pc, #16]	; (800b5bc <TIM7_IRQHandler+0x24>)
 800b5aa:	f7ff ffb9 	bl	800b520 <LL_TIM_ClearFlag_UPDATE>
		// Increment counter
		SEGGER_SYSVIEW_TickCnt++;
 800b5ae:	4b04      	ldr	r3, [pc, #16]	; (800b5c0 <TIM7_IRQHandler+0x28>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	3301      	adds	r3, #1
 800b5b4:	4a02      	ldr	r2, [pc, #8]	; (800b5c0 <TIM7_IRQHandler+0x28>)
 800b5b6:	6013      	str	r3, [r2, #0]
	}
}
 800b5b8:	bf00      	nop
 800b5ba:	bd80      	pop	{r7, pc}
 800b5bc:	40001400 	.word	0x40001400
 800b5c0:	2002aa4c 	.word	0x2002aa4c

0800b5c4 <SEGGER_SYSVIEW_TimeStampInit>:
static void SEGGER_SYSVIEW_TimeStampInit(void)
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	af00      	add	r7, sp, #0
//#warning "DO NOT TAKE POINTS OFF, SEGGER PROVIDED WARNING: TIM7 peripheral is used for Segger SysView timestamping"
	// Enable TIM7 peripheral clock
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 800b5c8:	2020      	movs	r0, #32
 800b5ca:	f7ff ff73 	bl	800b4b4 <LL_APB1_GRP1_EnableClock>
	// Set prescaler to match timestamp frequency
	LL_TIM_SetPrescaler(TIM7, __LL_TIM_CALC_PSC(SYSVIEW_CPU_FREQ, SYSVIEW_TIMESTAMP_FREQ));
 800b5ce:	4b0d      	ldr	r3, [pc, #52]	; (800b604 <SEGGER_SYSVIEW_TimeStampInit+0x40>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	085a      	lsrs	r2, r3, #1
 800b5d4:	4b0b      	ldr	r3, [pc, #44]	; (800b604 <SEGGER_SYSVIEW_TimeStampInit+0x40>)
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	441a      	add	r2, r3
 800b5da:	4b0a      	ldr	r3, [pc, #40]	; (800b604 <SEGGER_SYSVIEW_TimeStampInit+0x40>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5e2:	3b01      	subs	r3, #1
 800b5e4:	4619      	mov	r1, r3
 800b5e6:	4808      	ldr	r0, [pc, #32]	; (800b608 <SEGGER_SYSVIEW_TimeStampInit+0x44>)
 800b5e8:	f7ff ff8c 	bl	800b504 <LL_TIM_SetPrescaler>
	// Enable timer interrupt
	NVIC_EnableIRQ(TIM7_IRQn);
 800b5ec:	2037      	movs	r0, #55	; 0x37
 800b5ee:	f7ff ff43 	bl	800b478 <__NVIC_EnableIRQ>
	LL_TIM_EnableIT_UPDATE(TIM7);
 800b5f2:	4805      	ldr	r0, [pc, #20]	; (800b608 <SEGGER_SYSVIEW_TimeStampInit+0x44>)
 800b5f4:	f7ff ffb5 	bl	800b562 <LL_TIM_EnableIT_UPDATE>
	// Enable counter
	LL_TIM_EnableCounter(TIM7);
 800b5f8:	4803      	ldr	r0, [pc, #12]	; (800b608 <SEGGER_SYSVIEW_TimeStampInit+0x44>)
 800b5fa:	f7ff ff73 	bl	800b4e4 <LL_TIM_EnableCounter>
}
 800b5fe:	bf00      	nop
 800b600:	bd80      	pop	{r7, pc}
 800b602:	bf00      	nop
 800b604:	20000010 	.word	0x20000010
 800b608:	40001400 	.word	0x40001400

0800b60c <SEGGER_SYSVIEW_Conf>:
 *
 *       Global functions
 *
 **********************************************************************
 */
void SEGGER_SYSVIEW_Conf(void) {
 800b60c:	b580      	push	{r7, lr}
 800b60e:	af00      	add	r7, sp, #0
	SEGGER_SYSVIEW_TimeStampInit();
 800b610:	f7ff ffd8 	bl	800b5c4 <SEGGER_SYSVIEW_TimeStampInit>
	SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ,
 800b614:	4b06      	ldr	r3, [pc, #24]	; (800b630 <SEGGER_SYSVIEW_Conf+0x24>)
 800b616:	6818      	ldr	r0, [r3, #0]
 800b618:	4b05      	ldr	r3, [pc, #20]	; (800b630 <SEGGER_SYSVIEW_Conf+0x24>)
 800b61a:	6819      	ldr	r1, [r3, #0]
 800b61c:	4b05      	ldr	r3, [pc, #20]	; (800b634 <SEGGER_SYSVIEW_Conf+0x28>)
 800b61e:	4a06      	ldr	r2, [pc, #24]	; (800b638 <SEGGER_SYSVIEW_Conf+0x2c>)
 800b620:	f7fe ff6e 	bl	800a500 <SEGGER_SYSVIEW_Init>
			&SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
	SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800b624:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800b628:	f7fe ffae 	bl	800a588 <SEGGER_SYSVIEW_SetRAMBase>
}
 800b62c:	bf00      	nop
 800b62e:	bd80      	pop	{r7, pc}
 800b630:	20000010 	.word	0x20000010
 800b634:	0800b585 	.word	0x0800b585
 800b638:	0800df74 	.word	0x0800df74

0800b63c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800b63c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b63e:	b085      	sub	sp, #20
 800b640:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800b642:	2300      	movs	r3, #0
 800b644:	607b      	str	r3, [r7, #4]
 800b646:	e048      	b.n	800b6da <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 800b648:	4929      	ldr	r1, [pc, #164]	; (800b6f0 <_cbSendTaskList+0xb4>)
 800b64a:	687a      	ldr	r2, [r7, #4]
 800b64c:	4613      	mov	r3, r2
 800b64e:	009b      	lsls	r3, r3, #2
 800b650:	4413      	add	r3, r2
 800b652:	009b      	lsls	r3, r3, #2
 800b654:	440b      	add	r3, r1
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	4618      	mov	r0, r3
 800b65a:	f7fd f883 	bl	8008764 <uxTaskGetStackHighWaterMark>
 800b65e:	4601      	mov	r1, r0
 800b660:	4823      	ldr	r0, [pc, #140]	; (800b6f0 <_cbSendTaskList+0xb4>)
 800b662:	687a      	ldr	r2, [r7, #4]
 800b664:	4613      	mov	r3, r2
 800b666:	009b      	lsls	r3, r3, #2
 800b668:	4413      	add	r3, r2
 800b66a:	009b      	lsls	r3, r3, #2
 800b66c:	4403      	add	r3, r0
 800b66e:	3310      	adds	r3, #16
 800b670:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800b672:	491f      	ldr	r1, [pc, #124]	; (800b6f0 <_cbSendTaskList+0xb4>)
 800b674:	687a      	ldr	r2, [r7, #4]
 800b676:	4613      	mov	r3, r2
 800b678:	009b      	lsls	r3, r3, #2
 800b67a:	4413      	add	r3, r2
 800b67c:	009b      	lsls	r3, r3, #2
 800b67e:	440b      	add	r3, r1
 800b680:	6818      	ldr	r0, [r3, #0]
 800b682:	491b      	ldr	r1, [pc, #108]	; (800b6f0 <_cbSendTaskList+0xb4>)
 800b684:	687a      	ldr	r2, [r7, #4]
 800b686:	4613      	mov	r3, r2
 800b688:	009b      	lsls	r3, r3, #2
 800b68a:	4413      	add	r3, r2
 800b68c:	009b      	lsls	r3, r3, #2
 800b68e:	440b      	add	r3, r1
 800b690:	3304      	adds	r3, #4
 800b692:	6819      	ldr	r1, [r3, #0]
 800b694:	4c16      	ldr	r4, [pc, #88]	; (800b6f0 <_cbSendTaskList+0xb4>)
 800b696:	687a      	ldr	r2, [r7, #4]
 800b698:	4613      	mov	r3, r2
 800b69a:	009b      	lsls	r3, r3, #2
 800b69c:	4413      	add	r3, r2
 800b69e:	009b      	lsls	r3, r3, #2
 800b6a0:	4423      	add	r3, r4
 800b6a2:	3308      	adds	r3, #8
 800b6a4:	681c      	ldr	r4, [r3, #0]
 800b6a6:	4d12      	ldr	r5, [pc, #72]	; (800b6f0 <_cbSendTaskList+0xb4>)
 800b6a8:	687a      	ldr	r2, [r7, #4]
 800b6aa:	4613      	mov	r3, r2
 800b6ac:	009b      	lsls	r3, r3, #2
 800b6ae:	4413      	add	r3, r2
 800b6b0:	009b      	lsls	r3, r3, #2
 800b6b2:	442b      	add	r3, r5
 800b6b4:	330c      	adds	r3, #12
 800b6b6:	681d      	ldr	r5, [r3, #0]
 800b6b8:	4e0d      	ldr	r6, [pc, #52]	; (800b6f0 <_cbSendTaskList+0xb4>)
 800b6ba:	687a      	ldr	r2, [r7, #4]
 800b6bc:	4613      	mov	r3, r2
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	4413      	add	r3, r2
 800b6c2:	009b      	lsls	r3, r3, #2
 800b6c4:	4433      	add	r3, r6
 800b6c6:	3310      	adds	r3, #16
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	9300      	str	r3, [sp, #0]
 800b6cc:	462b      	mov	r3, r5
 800b6ce:	4622      	mov	r2, r4
 800b6d0:	f000 f8be 	bl	800b850 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	3301      	adds	r3, #1
 800b6d8:	607b      	str	r3, [r7, #4]
 800b6da:	4b06      	ldr	r3, [pc, #24]	; (800b6f4 <_cbSendTaskList+0xb8>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	687a      	ldr	r2, [r7, #4]
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	d3b1      	bcc.n	800b648 <_cbSendTaskList+0xc>
  }
}
 800b6e4:	bf00      	nop
 800b6e6:	bf00      	nop
 800b6e8:	370c      	adds	r7, #12
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6ee:	bf00      	nop
 800b6f0:	2002af6c 	.word	0x2002af6c
 800b6f4:	2002b0fc 	.word	0x2002b0fc

0800b6f8 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800b6f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b6fc:	b082      	sub	sp, #8
 800b6fe:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800b700:	f7fc fcaa 	bl	8008058 <xTaskGetTickCountFromISR>
 800b704:	4603      	mov	r3, r0
 800b706:	2200      	movs	r2, #0
 800b708:	469a      	mov	sl, r3
 800b70a:	4693      	mov	fp, r2
 800b70c:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800b710:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b714:	4602      	mov	r2, r0
 800b716:	460b      	mov	r3, r1
 800b718:	f04f 0a00 	mov.w	sl, #0
 800b71c:	f04f 0b00 	mov.w	fp, #0
 800b720:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800b724:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800b728:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800b72c:	4652      	mov	r2, sl
 800b72e:	465b      	mov	r3, fp
 800b730:	1a14      	subs	r4, r2, r0
 800b732:	eb63 0501 	sbc.w	r5, r3, r1
 800b736:	f04f 0200 	mov.w	r2, #0
 800b73a:	f04f 0300 	mov.w	r3, #0
 800b73e:	00ab      	lsls	r3, r5, #2
 800b740:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800b744:	00a2      	lsls	r2, r4, #2
 800b746:	4614      	mov	r4, r2
 800b748:	461d      	mov	r5, r3
 800b74a:	eb14 0800 	adds.w	r8, r4, r0
 800b74e:	eb45 0901 	adc.w	r9, r5, r1
 800b752:	f04f 0200 	mov.w	r2, #0
 800b756:	f04f 0300 	mov.w	r3, #0
 800b75a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b75e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b762:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b766:	4690      	mov	r8, r2
 800b768:	4699      	mov	r9, r3
 800b76a:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800b76e:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800b772:	4610      	mov	r0, r2
 800b774:	4619      	mov	r1, r3
 800b776:	3708      	adds	r7, #8
 800b778:	46bd      	mov	sp, r7
 800b77a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800b780 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800b780:	b580      	push	{r7, lr}
 800b782:	b086      	sub	sp, #24
 800b784:	af02      	add	r7, sp, #8
 800b786:	60f8      	str	r0, [r7, #12]
 800b788:	60b9      	str	r1, [r7, #8]
 800b78a:	607a      	str	r2, [r7, #4]
 800b78c:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800b78e:	2205      	movs	r2, #5
 800b790:	492b      	ldr	r1, [pc, #172]	; (800b840 <SYSVIEW_AddTask+0xc0>)
 800b792:	68b8      	ldr	r0, [r7, #8]
 800b794:	f000 f9b3 	bl	800bafe <memcmp>
 800b798:	4603      	mov	r3, r0
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d04b      	beq.n	800b836 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800b79e:	4b29      	ldr	r3, [pc, #164]	; (800b844 <SYSVIEW_AddTask+0xc4>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	2b13      	cmp	r3, #19
 800b7a4:	d903      	bls.n	800b7ae <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800b7a6:	4828      	ldr	r0, [pc, #160]	; (800b848 <SYSVIEW_AddTask+0xc8>)
 800b7a8:	f7ff fe0a 	bl	800b3c0 <SEGGER_SYSVIEW_Warn>
    return;
 800b7ac:	e044      	b.n	800b838 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800b7ae:	4b25      	ldr	r3, [pc, #148]	; (800b844 <SYSVIEW_AddTask+0xc4>)
 800b7b0:	681a      	ldr	r2, [r3, #0]
 800b7b2:	4926      	ldr	r1, [pc, #152]	; (800b84c <SYSVIEW_AddTask+0xcc>)
 800b7b4:	4613      	mov	r3, r2
 800b7b6:	009b      	lsls	r3, r3, #2
 800b7b8:	4413      	add	r3, r2
 800b7ba:	009b      	lsls	r3, r3, #2
 800b7bc:	440b      	add	r3, r1
 800b7be:	68fa      	ldr	r2, [r7, #12]
 800b7c0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800b7c2:	4b20      	ldr	r3, [pc, #128]	; (800b844 <SYSVIEW_AddTask+0xc4>)
 800b7c4:	681a      	ldr	r2, [r3, #0]
 800b7c6:	4921      	ldr	r1, [pc, #132]	; (800b84c <SYSVIEW_AddTask+0xcc>)
 800b7c8:	4613      	mov	r3, r2
 800b7ca:	009b      	lsls	r3, r3, #2
 800b7cc:	4413      	add	r3, r2
 800b7ce:	009b      	lsls	r3, r3, #2
 800b7d0:	440b      	add	r3, r1
 800b7d2:	3304      	adds	r3, #4
 800b7d4:	68ba      	ldr	r2, [r7, #8]
 800b7d6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800b7d8:	4b1a      	ldr	r3, [pc, #104]	; (800b844 <SYSVIEW_AddTask+0xc4>)
 800b7da:	681a      	ldr	r2, [r3, #0]
 800b7dc:	491b      	ldr	r1, [pc, #108]	; (800b84c <SYSVIEW_AddTask+0xcc>)
 800b7de:	4613      	mov	r3, r2
 800b7e0:	009b      	lsls	r3, r3, #2
 800b7e2:	4413      	add	r3, r2
 800b7e4:	009b      	lsls	r3, r3, #2
 800b7e6:	440b      	add	r3, r1
 800b7e8:	3308      	adds	r3, #8
 800b7ea:	687a      	ldr	r2, [r7, #4]
 800b7ec:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800b7ee:	4b15      	ldr	r3, [pc, #84]	; (800b844 <SYSVIEW_AddTask+0xc4>)
 800b7f0:	681a      	ldr	r2, [r3, #0]
 800b7f2:	4916      	ldr	r1, [pc, #88]	; (800b84c <SYSVIEW_AddTask+0xcc>)
 800b7f4:	4613      	mov	r3, r2
 800b7f6:	009b      	lsls	r3, r3, #2
 800b7f8:	4413      	add	r3, r2
 800b7fa:	009b      	lsls	r3, r3, #2
 800b7fc:	440b      	add	r3, r1
 800b7fe:	330c      	adds	r3, #12
 800b800:	683a      	ldr	r2, [r7, #0]
 800b802:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800b804:	4b0f      	ldr	r3, [pc, #60]	; (800b844 <SYSVIEW_AddTask+0xc4>)
 800b806:	681a      	ldr	r2, [r3, #0]
 800b808:	4910      	ldr	r1, [pc, #64]	; (800b84c <SYSVIEW_AddTask+0xcc>)
 800b80a:	4613      	mov	r3, r2
 800b80c:	009b      	lsls	r3, r3, #2
 800b80e:	4413      	add	r3, r2
 800b810:	009b      	lsls	r3, r3, #2
 800b812:	440b      	add	r3, r1
 800b814:	3310      	adds	r3, #16
 800b816:	69ba      	ldr	r2, [r7, #24]
 800b818:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800b81a:	4b0a      	ldr	r3, [pc, #40]	; (800b844 <SYSVIEW_AddTask+0xc4>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	3301      	adds	r3, #1
 800b820:	4a08      	ldr	r2, [pc, #32]	; (800b844 <SYSVIEW_AddTask+0xc4>)
 800b822:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800b824:	69bb      	ldr	r3, [r7, #24]
 800b826:	9300      	str	r3, [sp, #0]
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	687a      	ldr	r2, [r7, #4]
 800b82c:	68b9      	ldr	r1, [r7, #8]
 800b82e:	68f8      	ldr	r0, [r7, #12]
 800b830:	f000 f80e 	bl	800b850 <SYSVIEW_SendTaskInfo>
 800b834:	e000      	b.n	800b838 <SYSVIEW_AddTask+0xb8>
    return;
 800b836:	bf00      	nop

}
 800b838:	3710      	adds	r7, #16
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}
 800b83e:	bf00      	nop
 800b840:	0800cb84 	.word	0x0800cb84
 800b844:	2002b0fc 	.word	0x2002b0fc
 800b848:	0800cb8c 	.word	0x0800cb8c
 800b84c:	2002af6c 	.word	0x2002af6c

0800b850 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800b850:	b580      	push	{r7, lr}
 800b852:	b08a      	sub	sp, #40	; 0x28
 800b854:	af00      	add	r7, sp, #0
 800b856:	60f8      	str	r0, [r7, #12]
 800b858:	60b9      	str	r1, [r7, #8]
 800b85a:	607a      	str	r2, [r7, #4]
 800b85c:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800b85e:	f107 0314 	add.w	r3, r7, #20
 800b862:	2214      	movs	r2, #20
 800b864:	2100      	movs	r1, #0
 800b866:	4618      	mov	r0, r3
 800b868:	f000 f959 	bl	800bb1e <memset>
  TaskInfo.TaskID     = TaskID;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800b87c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b87e:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800b880:	f107 0314 	add.w	r3, r7, #20
 800b884:	4618      	mov	r0, r3
 800b886:	f7ff f9c5 	bl	800ac14 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800b88a:	bf00      	nop
 800b88c:	3728      	adds	r7, #40	; 0x28
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
	...

0800b894 <__assert_func>:
 800b894:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b896:	4614      	mov	r4, r2
 800b898:	461a      	mov	r2, r3
 800b89a:	4b09      	ldr	r3, [pc, #36]	; (800b8c0 <__assert_func+0x2c>)
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	4605      	mov	r5, r0
 800b8a0:	68d8      	ldr	r0, [r3, #12]
 800b8a2:	b14c      	cbz	r4, 800b8b8 <__assert_func+0x24>
 800b8a4:	4b07      	ldr	r3, [pc, #28]	; (800b8c4 <__assert_func+0x30>)
 800b8a6:	9100      	str	r1, [sp, #0]
 800b8a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b8ac:	4906      	ldr	r1, [pc, #24]	; (800b8c8 <__assert_func+0x34>)
 800b8ae:	462b      	mov	r3, r5
 800b8b0:	f000 f8b2 	bl	800ba18 <fiprintf>
 800b8b4:	f000 f9bd 	bl	800bc32 <abort>
 800b8b8:	4b04      	ldr	r3, [pc, #16]	; (800b8cc <__assert_func+0x38>)
 800b8ba:	461c      	mov	r4, r3
 800b8bc:	e7f3      	b.n	800b8a6 <__assert_func+0x12>
 800b8be:	bf00      	nop
 800b8c0:	20000078 	.word	0x20000078
 800b8c4:	0800df7c 	.word	0x0800df7c
 800b8c8:	0800df89 	.word	0x0800df89
 800b8cc:	0800dfb7 	.word	0x0800dfb7

0800b8d0 <std>:
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	b510      	push	{r4, lr}
 800b8d4:	4604      	mov	r4, r0
 800b8d6:	e9c0 3300 	strd	r3, r3, [r0]
 800b8da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8de:	6083      	str	r3, [r0, #8]
 800b8e0:	8181      	strh	r1, [r0, #12]
 800b8e2:	6643      	str	r3, [r0, #100]	; 0x64
 800b8e4:	81c2      	strh	r2, [r0, #14]
 800b8e6:	6183      	str	r3, [r0, #24]
 800b8e8:	4619      	mov	r1, r3
 800b8ea:	2208      	movs	r2, #8
 800b8ec:	305c      	adds	r0, #92	; 0x5c
 800b8ee:	f000 f916 	bl	800bb1e <memset>
 800b8f2:	4b0d      	ldr	r3, [pc, #52]	; (800b928 <std+0x58>)
 800b8f4:	6263      	str	r3, [r4, #36]	; 0x24
 800b8f6:	4b0d      	ldr	r3, [pc, #52]	; (800b92c <std+0x5c>)
 800b8f8:	62a3      	str	r3, [r4, #40]	; 0x28
 800b8fa:	4b0d      	ldr	r3, [pc, #52]	; (800b930 <std+0x60>)
 800b8fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b8fe:	4b0d      	ldr	r3, [pc, #52]	; (800b934 <std+0x64>)
 800b900:	6323      	str	r3, [r4, #48]	; 0x30
 800b902:	4b0d      	ldr	r3, [pc, #52]	; (800b938 <std+0x68>)
 800b904:	6224      	str	r4, [r4, #32]
 800b906:	429c      	cmp	r4, r3
 800b908:	d006      	beq.n	800b918 <std+0x48>
 800b90a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b90e:	4294      	cmp	r4, r2
 800b910:	d002      	beq.n	800b918 <std+0x48>
 800b912:	33d0      	adds	r3, #208	; 0xd0
 800b914:	429c      	cmp	r4, r3
 800b916:	d105      	bne.n	800b924 <std+0x54>
 800b918:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b91c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b920:	f000 b976 	b.w	800bc10 <__retarget_lock_init_recursive>
 800b924:	bd10      	pop	{r4, pc}
 800b926:	bf00      	nop
 800b928:	0800ba79 	.word	0x0800ba79
 800b92c:	0800ba9b 	.word	0x0800ba9b
 800b930:	0800bad3 	.word	0x0800bad3
 800b934:	0800baf7 	.word	0x0800baf7
 800b938:	2002b100 	.word	0x2002b100

0800b93c <stdio_exit_handler>:
 800b93c:	4a02      	ldr	r2, [pc, #8]	; (800b948 <stdio_exit_handler+0xc>)
 800b93e:	4903      	ldr	r1, [pc, #12]	; (800b94c <stdio_exit_handler+0x10>)
 800b940:	4803      	ldr	r0, [pc, #12]	; (800b950 <stdio_exit_handler+0x14>)
 800b942:	f000 b87b 	b.w	800ba3c <_fwalk_sglue>
 800b946:	bf00      	nop
 800b948:	20000020 	.word	0x20000020
 800b94c:	0800c4e5 	.word	0x0800c4e5
 800b950:	2000002c 	.word	0x2000002c

0800b954 <cleanup_stdio>:
 800b954:	6841      	ldr	r1, [r0, #4]
 800b956:	4b0c      	ldr	r3, [pc, #48]	; (800b988 <cleanup_stdio+0x34>)
 800b958:	4299      	cmp	r1, r3
 800b95a:	b510      	push	{r4, lr}
 800b95c:	4604      	mov	r4, r0
 800b95e:	d001      	beq.n	800b964 <cleanup_stdio+0x10>
 800b960:	f000 fdc0 	bl	800c4e4 <_fflush_r>
 800b964:	68a1      	ldr	r1, [r4, #8]
 800b966:	4b09      	ldr	r3, [pc, #36]	; (800b98c <cleanup_stdio+0x38>)
 800b968:	4299      	cmp	r1, r3
 800b96a:	d002      	beq.n	800b972 <cleanup_stdio+0x1e>
 800b96c:	4620      	mov	r0, r4
 800b96e:	f000 fdb9 	bl	800c4e4 <_fflush_r>
 800b972:	68e1      	ldr	r1, [r4, #12]
 800b974:	4b06      	ldr	r3, [pc, #24]	; (800b990 <cleanup_stdio+0x3c>)
 800b976:	4299      	cmp	r1, r3
 800b978:	d004      	beq.n	800b984 <cleanup_stdio+0x30>
 800b97a:	4620      	mov	r0, r4
 800b97c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b980:	f000 bdb0 	b.w	800c4e4 <_fflush_r>
 800b984:	bd10      	pop	{r4, pc}
 800b986:	bf00      	nop
 800b988:	2002b100 	.word	0x2002b100
 800b98c:	2002b168 	.word	0x2002b168
 800b990:	2002b1d0 	.word	0x2002b1d0

0800b994 <global_stdio_init.part.0>:
 800b994:	b510      	push	{r4, lr}
 800b996:	4b0b      	ldr	r3, [pc, #44]	; (800b9c4 <global_stdio_init.part.0+0x30>)
 800b998:	4c0b      	ldr	r4, [pc, #44]	; (800b9c8 <global_stdio_init.part.0+0x34>)
 800b99a:	4a0c      	ldr	r2, [pc, #48]	; (800b9cc <global_stdio_init.part.0+0x38>)
 800b99c:	601a      	str	r2, [r3, #0]
 800b99e:	4620      	mov	r0, r4
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	2104      	movs	r1, #4
 800b9a4:	f7ff ff94 	bl	800b8d0 <std>
 800b9a8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b9ac:	2201      	movs	r2, #1
 800b9ae:	2109      	movs	r1, #9
 800b9b0:	f7ff ff8e 	bl	800b8d0 <std>
 800b9b4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b9b8:	2202      	movs	r2, #2
 800b9ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9be:	2112      	movs	r1, #18
 800b9c0:	f7ff bf86 	b.w	800b8d0 <std>
 800b9c4:	2002b238 	.word	0x2002b238
 800b9c8:	2002b100 	.word	0x2002b100
 800b9cc:	0800b93d 	.word	0x0800b93d

0800b9d0 <__sfp_lock_acquire>:
 800b9d0:	4801      	ldr	r0, [pc, #4]	; (800b9d8 <__sfp_lock_acquire+0x8>)
 800b9d2:	f000 b91e 	b.w	800bc12 <__retarget_lock_acquire_recursive>
 800b9d6:	bf00      	nop
 800b9d8:	2002b241 	.word	0x2002b241

0800b9dc <__sfp_lock_release>:
 800b9dc:	4801      	ldr	r0, [pc, #4]	; (800b9e4 <__sfp_lock_release+0x8>)
 800b9de:	f000 b919 	b.w	800bc14 <__retarget_lock_release_recursive>
 800b9e2:	bf00      	nop
 800b9e4:	2002b241 	.word	0x2002b241

0800b9e8 <__sinit>:
 800b9e8:	b510      	push	{r4, lr}
 800b9ea:	4604      	mov	r4, r0
 800b9ec:	f7ff fff0 	bl	800b9d0 <__sfp_lock_acquire>
 800b9f0:	6a23      	ldr	r3, [r4, #32]
 800b9f2:	b11b      	cbz	r3, 800b9fc <__sinit+0x14>
 800b9f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9f8:	f7ff bff0 	b.w	800b9dc <__sfp_lock_release>
 800b9fc:	4b04      	ldr	r3, [pc, #16]	; (800ba10 <__sinit+0x28>)
 800b9fe:	6223      	str	r3, [r4, #32]
 800ba00:	4b04      	ldr	r3, [pc, #16]	; (800ba14 <__sinit+0x2c>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d1f5      	bne.n	800b9f4 <__sinit+0xc>
 800ba08:	f7ff ffc4 	bl	800b994 <global_stdio_init.part.0>
 800ba0c:	e7f2      	b.n	800b9f4 <__sinit+0xc>
 800ba0e:	bf00      	nop
 800ba10:	0800b955 	.word	0x0800b955
 800ba14:	2002b238 	.word	0x2002b238

0800ba18 <fiprintf>:
 800ba18:	b40e      	push	{r1, r2, r3}
 800ba1a:	b503      	push	{r0, r1, lr}
 800ba1c:	4601      	mov	r1, r0
 800ba1e:	ab03      	add	r3, sp, #12
 800ba20:	4805      	ldr	r0, [pc, #20]	; (800ba38 <fiprintf+0x20>)
 800ba22:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba26:	6800      	ldr	r0, [r0, #0]
 800ba28:	9301      	str	r3, [sp, #4]
 800ba2a:	f000 fa2b 	bl	800be84 <_vfiprintf_r>
 800ba2e:	b002      	add	sp, #8
 800ba30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba34:	b003      	add	sp, #12
 800ba36:	4770      	bx	lr
 800ba38:	20000078 	.word	0x20000078

0800ba3c <_fwalk_sglue>:
 800ba3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba40:	4607      	mov	r7, r0
 800ba42:	4688      	mov	r8, r1
 800ba44:	4614      	mov	r4, r2
 800ba46:	2600      	movs	r6, #0
 800ba48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba4c:	f1b9 0901 	subs.w	r9, r9, #1
 800ba50:	d505      	bpl.n	800ba5e <_fwalk_sglue+0x22>
 800ba52:	6824      	ldr	r4, [r4, #0]
 800ba54:	2c00      	cmp	r4, #0
 800ba56:	d1f7      	bne.n	800ba48 <_fwalk_sglue+0xc>
 800ba58:	4630      	mov	r0, r6
 800ba5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba5e:	89ab      	ldrh	r3, [r5, #12]
 800ba60:	2b01      	cmp	r3, #1
 800ba62:	d907      	bls.n	800ba74 <_fwalk_sglue+0x38>
 800ba64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba68:	3301      	adds	r3, #1
 800ba6a:	d003      	beq.n	800ba74 <_fwalk_sglue+0x38>
 800ba6c:	4629      	mov	r1, r5
 800ba6e:	4638      	mov	r0, r7
 800ba70:	47c0      	blx	r8
 800ba72:	4306      	orrs	r6, r0
 800ba74:	3568      	adds	r5, #104	; 0x68
 800ba76:	e7e9      	b.n	800ba4c <_fwalk_sglue+0x10>

0800ba78 <__sread>:
 800ba78:	b510      	push	{r4, lr}
 800ba7a:	460c      	mov	r4, r1
 800ba7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba80:	f000 f878 	bl	800bb74 <_read_r>
 800ba84:	2800      	cmp	r0, #0
 800ba86:	bfab      	itete	ge
 800ba88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ba8a:	89a3      	ldrhlt	r3, [r4, #12]
 800ba8c:	181b      	addge	r3, r3, r0
 800ba8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ba92:	bfac      	ite	ge
 800ba94:	6563      	strge	r3, [r4, #84]	; 0x54
 800ba96:	81a3      	strhlt	r3, [r4, #12]
 800ba98:	bd10      	pop	{r4, pc}

0800ba9a <__swrite>:
 800ba9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba9e:	461f      	mov	r7, r3
 800baa0:	898b      	ldrh	r3, [r1, #12]
 800baa2:	05db      	lsls	r3, r3, #23
 800baa4:	4605      	mov	r5, r0
 800baa6:	460c      	mov	r4, r1
 800baa8:	4616      	mov	r6, r2
 800baaa:	d505      	bpl.n	800bab8 <__swrite+0x1e>
 800baac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bab0:	2302      	movs	r3, #2
 800bab2:	2200      	movs	r2, #0
 800bab4:	f000 f84c 	bl	800bb50 <_lseek_r>
 800bab8:	89a3      	ldrh	r3, [r4, #12]
 800baba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800babe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bac2:	81a3      	strh	r3, [r4, #12]
 800bac4:	4632      	mov	r2, r6
 800bac6:	463b      	mov	r3, r7
 800bac8:	4628      	mov	r0, r5
 800baca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bace:	f000 b863 	b.w	800bb98 <_write_r>

0800bad2 <__sseek>:
 800bad2:	b510      	push	{r4, lr}
 800bad4:	460c      	mov	r4, r1
 800bad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bada:	f000 f839 	bl	800bb50 <_lseek_r>
 800bade:	1c43      	adds	r3, r0, #1
 800bae0:	89a3      	ldrh	r3, [r4, #12]
 800bae2:	bf15      	itete	ne
 800bae4:	6560      	strne	r0, [r4, #84]	; 0x54
 800bae6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800baea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800baee:	81a3      	strheq	r3, [r4, #12]
 800baf0:	bf18      	it	ne
 800baf2:	81a3      	strhne	r3, [r4, #12]
 800baf4:	bd10      	pop	{r4, pc}

0800baf6 <__sclose>:
 800baf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bafa:	f000 b819 	b.w	800bb30 <_close_r>

0800bafe <memcmp>:
 800bafe:	b510      	push	{r4, lr}
 800bb00:	3901      	subs	r1, #1
 800bb02:	4402      	add	r2, r0
 800bb04:	4290      	cmp	r0, r2
 800bb06:	d101      	bne.n	800bb0c <memcmp+0xe>
 800bb08:	2000      	movs	r0, #0
 800bb0a:	e005      	b.n	800bb18 <memcmp+0x1a>
 800bb0c:	7803      	ldrb	r3, [r0, #0]
 800bb0e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bb12:	42a3      	cmp	r3, r4
 800bb14:	d001      	beq.n	800bb1a <memcmp+0x1c>
 800bb16:	1b18      	subs	r0, r3, r4
 800bb18:	bd10      	pop	{r4, pc}
 800bb1a:	3001      	adds	r0, #1
 800bb1c:	e7f2      	b.n	800bb04 <memcmp+0x6>

0800bb1e <memset>:
 800bb1e:	4402      	add	r2, r0
 800bb20:	4603      	mov	r3, r0
 800bb22:	4293      	cmp	r3, r2
 800bb24:	d100      	bne.n	800bb28 <memset+0xa>
 800bb26:	4770      	bx	lr
 800bb28:	f803 1b01 	strb.w	r1, [r3], #1
 800bb2c:	e7f9      	b.n	800bb22 <memset+0x4>
	...

0800bb30 <_close_r>:
 800bb30:	b538      	push	{r3, r4, r5, lr}
 800bb32:	4d06      	ldr	r5, [pc, #24]	; (800bb4c <_close_r+0x1c>)
 800bb34:	2300      	movs	r3, #0
 800bb36:	4604      	mov	r4, r0
 800bb38:	4608      	mov	r0, r1
 800bb3a:	602b      	str	r3, [r5, #0]
 800bb3c:	f7f6 fe4a 	bl	80027d4 <_close>
 800bb40:	1c43      	adds	r3, r0, #1
 800bb42:	d102      	bne.n	800bb4a <_close_r+0x1a>
 800bb44:	682b      	ldr	r3, [r5, #0]
 800bb46:	b103      	cbz	r3, 800bb4a <_close_r+0x1a>
 800bb48:	6023      	str	r3, [r4, #0]
 800bb4a:	bd38      	pop	{r3, r4, r5, pc}
 800bb4c:	2002b23c 	.word	0x2002b23c

0800bb50 <_lseek_r>:
 800bb50:	b538      	push	{r3, r4, r5, lr}
 800bb52:	4d07      	ldr	r5, [pc, #28]	; (800bb70 <_lseek_r+0x20>)
 800bb54:	4604      	mov	r4, r0
 800bb56:	4608      	mov	r0, r1
 800bb58:	4611      	mov	r1, r2
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	602a      	str	r2, [r5, #0]
 800bb5e:	461a      	mov	r2, r3
 800bb60:	f7f6 fe5f 	bl	8002822 <_lseek>
 800bb64:	1c43      	adds	r3, r0, #1
 800bb66:	d102      	bne.n	800bb6e <_lseek_r+0x1e>
 800bb68:	682b      	ldr	r3, [r5, #0]
 800bb6a:	b103      	cbz	r3, 800bb6e <_lseek_r+0x1e>
 800bb6c:	6023      	str	r3, [r4, #0]
 800bb6e:	bd38      	pop	{r3, r4, r5, pc}
 800bb70:	2002b23c 	.word	0x2002b23c

0800bb74 <_read_r>:
 800bb74:	b538      	push	{r3, r4, r5, lr}
 800bb76:	4d07      	ldr	r5, [pc, #28]	; (800bb94 <_read_r+0x20>)
 800bb78:	4604      	mov	r4, r0
 800bb7a:	4608      	mov	r0, r1
 800bb7c:	4611      	mov	r1, r2
 800bb7e:	2200      	movs	r2, #0
 800bb80:	602a      	str	r2, [r5, #0]
 800bb82:	461a      	mov	r2, r3
 800bb84:	f7f6 fded 	bl	8002762 <_read>
 800bb88:	1c43      	adds	r3, r0, #1
 800bb8a:	d102      	bne.n	800bb92 <_read_r+0x1e>
 800bb8c:	682b      	ldr	r3, [r5, #0]
 800bb8e:	b103      	cbz	r3, 800bb92 <_read_r+0x1e>
 800bb90:	6023      	str	r3, [r4, #0]
 800bb92:	bd38      	pop	{r3, r4, r5, pc}
 800bb94:	2002b23c 	.word	0x2002b23c

0800bb98 <_write_r>:
 800bb98:	b538      	push	{r3, r4, r5, lr}
 800bb9a:	4d07      	ldr	r5, [pc, #28]	; (800bbb8 <_write_r+0x20>)
 800bb9c:	4604      	mov	r4, r0
 800bb9e:	4608      	mov	r0, r1
 800bba0:	4611      	mov	r1, r2
 800bba2:	2200      	movs	r2, #0
 800bba4:	602a      	str	r2, [r5, #0]
 800bba6:	461a      	mov	r2, r3
 800bba8:	f7f6 fdf8 	bl	800279c <_write>
 800bbac:	1c43      	adds	r3, r0, #1
 800bbae:	d102      	bne.n	800bbb6 <_write_r+0x1e>
 800bbb0:	682b      	ldr	r3, [r5, #0]
 800bbb2:	b103      	cbz	r3, 800bbb6 <_write_r+0x1e>
 800bbb4:	6023      	str	r3, [r4, #0]
 800bbb6:	bd38      	pop	{r3, r4, r5, pc}
 800bbb8:	2002b23c 	.word	0x2002b23c

0800bbbc <__errno>:
 800bbbc:	4b01      	ldr	r3, [pc, #4]	; (800bbc4 <__errno+0x8>)
 800bbbe:	6818      	ldr	r0, [r3, #0]
 800bbc0:	4770      	bx	lr
 800bbc2:	bf00      	nop
 800bbc4:	20000078 	.word	0x20000078

0800bbc8 <__libc_init_array>:
 800bbc8:	b570      	push	{r4, r5, r6, lr}
 800bbca:	4d0d      	ldr	r5, [pc, #52]	; (800bc00 <__libc_init_array+0x38>)
 800bbcc:	4c0d      	ldr	r4, [pc, #52]	; (800bc04 <__libc_init_array+0x3c>)
 800bbce:	1b64      	subs	r4, r4, r5
 800bbd0:	10a4      	asrs	r4, r4, #2
 800bbd2:	2600      	movs	r6, #0
 800bbd4:	42a6      	cmp	r6, r4
 800bbd6:	d109      	bne.n	800bbec <__libc_init_array+0x24>
 800bbd8:	4d0b      	ldr	r5, [pc, #44]	; (800bc08 <__libc_init_array+0x40>)
 800bbda:	4c0c      	ldr	r4, [pc, #48]	; (800bc0c <__libc_init_array+0x44>)
 800bbdc:	f000 fe18 	bl	800c810 <_init>
 800bbe0:	1b64      	subs	r4, r4, r5
 800bbe2:	10a4      	asrs	r4, r4, #2
 800bbe4:	2600      	movs	r6, #0
 800bbe6:	42a6      	cmp	r6, r4
 800bbe8:	d105      	bne.n	800bbf6 <__libc_init_array+0x2e>
 800bbea:	bd70      	pop	{r4, r5, r6, pc}
 800bbec:	f855 3b04 	ldr.w	r3, [r5], #4
 800bbf0:	4798      	blx	r3
 800bbf2:	3601      	adds	r6, #1
 800bbf4:	e7ee      	b.n	800bbd4 <__libc_init_array+0xc>
 800bbf6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bbfa:	4798      	blx	r3
 800bbfc:	3601      	adds	r6, #1
 800bbfe:	e7f2      	b.n	800bbe6 <__libc_init_array+0x1e>
 800bc00:	0800dff4 	.word	0x0800dff4
 800bc04:	0800dff4 	.word	0x0800dff4
 800bc08:	0800dff4 	.word	0x0800dff4
 800bc0c:	0800dff8 	.word	0x0800dff8

0800bc10 <__retarget_lock_init_recursive>:
 800bc10:	4770      	bx	lr

0800bc12 <__retarget_lock_acquire_recursive>:
 800bc12:	4770      	bx	lr

0800bc14 <__retarget_lock_release_recursive>:
 800bc14:	4770      	bx	lr

0800bc16 <memcpy>:
 800bc16:	440a      	add	r2, r1
 800bc18:	4291      	cmp	r1, r2
 800bc1a:	f100 33ff 	add.w	r3, r0, #4294967295
 800bc1e:	d100      	bne.n	800bc22 <memcpy+0xc>
 800bc20:	4770      	bx	lr
 800bc22:	b510      	push	{r4, lr}
 800bc24:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc28:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc2c:	4291      	cmp	r1, r2
 800bc2e:	d1f9      	bne.n	800bc24 <memcpy+0xe>
 800bc30:	bd10      	pop	{r4, pc}

0800bc32 <abort>:
 800bc32:	b508      	push	{r3, lr}
 800bc34:	2006      	movs	r0, #6
 800bc36:	f000 fd3b 	bl	800c6b0 <raise>
 800bc3a:	2001      	movs	r0, #1
 800bc3c:	f7f6 fd87 	bl	800274e <_exit>

0800bc40 <_free_r>:
 800bc40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bc42:	2900      	cmp	r1, #0
 800bc44:	d044      	beq.n	800bcd0 <_free_r+0x90>
 800bc46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc4a:	9001      	str	r0, [sp, #4]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	f1a1 0404 	sub.w	r4, r1, #4
 800bc52:	bfb8      	it	lt
 800bc54:	18e4      	addlt	r4, r4, r3
 800bc56:	f000 f8df 	bl	800be18 <__malloc_lock>
 800bc5a:	4a1e      	ldr	r2, [pc, #120]	; (800bcd4 <_free_r+0x94>)
 800bc5c:	9801      	ldr	r0, [sp, #4]
 800bc5e:	6813      	ldr	r3, [r2, #0]
 800bc60:	b933      	cbnz	r3, 800bc70 <_free_r+0x30>
 800bc62:	6063      	str	r3, [r4, #4]
 800bc64:	6014      	str	r4, [r2, #0]
 800bc66:	b003      	add	sp, #12
 800bc68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc6c:	f000 b8da 	b.w	800be24 <__malloc_unlock>
 800bc70:	42a3      	cmp	r3, r4
 800bc72:	d908      	bls.n	800bc86 <_free_r+0x46>
 800bc74:	6825      	ldr	r5, [r4, #0]
 800bc76:	1961      	adds	r1, r4, r5
 800bc78:	428b      	cmp	r3, r1
 800bc7a:	bf01      	itttt	eq
 800bc7c:	6819      	ldreq	r1, [r3, #0]
 800bc7e:	685b      	ldreq	r3, [r3, #4]
 800bc80:	1949      	addeq	r1, r1, r5
 800bc82:	6021      	streq	r1, [r4, #0]
 800bc84:	e7ed      	b.n	800bc62 <_free_r+0x22>
 800bc86:	461a      	mov	r2, r3
 800bc88:	685b      	ldr	r3, [r3, #4]
 800bc8a:	b10b      	cbz	r3, 800bc90 <_free_r+0x50>
 800bc8c:	42a3      	cmp	r3, r4
 800bc8e:	d9fa      	bls.n	800bc86 <_free_r+0x46>
 800bc90:	6811      	ldr	r1, [r2, #0]
 800bc92:	1855      	adds	r5, r2, r1
 800bc94:	42a5      	cmp	r5, r4
 800bc96:	d10b      	bne.n	800bcb0 <_free_r+0x70>
 800bc98:	6824      	ldr	r4, [r4, #0]
 800bc9a:	4421      	add	r1, r4
 800bc9c:	1854      	adds	r4, r2, r1
 800bc9e:	42a3      	cmp	r3, r4
 800bca0:	6011      	str	r1, [r2, #0]
 800bca2:	d1e0      	bne.n	800bc66 <_free_r+0x26>
 800bca4:	681c      	ldr	r4, [r3, #0]
 800bca6:	685b      	ldr	r3, [r3, #4]
 800bca8:	6053      	str	r3, [r2, #4]
 800bcaa:	440c      	add	r4, r1
 800bcac:	6014      	str	r4, [r2, #0]
 800bcae:	e7da      	b.n	800bc66 <_free_r+0x26>
 800bcb0:	d902      	bls.n	800bcb8 <_free_r+0x78>
 800bcb2:	230c      	movs	r3, #12
 800bcb4:	6003      	str	r3, [r0, #0]
 800bcb6:	e7d6      	b.n	800bc66 <_free_r+0x26>
 800bcb8:	6825      	ldr	r5, [r4, #0]
 800bcba:	1961      	adds	r1, r4, r5
 800bcbc:	428b      	cmp	r3, r1
 800bcbe:	bf04      	itt	eq
 800bcc0:	6819      	ldreq	r1, [r3, #0]
 800bcc2:	685b      	ldreq	r3, [r3, #4]
 800bcc4:	6063      	str	r3, [r4, #4]
 800bcc6:	bf04      	itt	eq
 800bcc8:	1949      	addeq	r1, r1, r5
 800bcca:	6021      	streq	r1, [r4, #0]
 800bccc:	6054      	str	r4, [r2, #4]
 800bcce:	e7ca      	b.n	800bc66 <_free_r+0x26>
 800bcd0:	b003      	add	sp, #12
 800bcd2:	bd30      	pop	{r4, r5, pc}
 800bcd4:	2002b244 	.word	0x2002b244

0800bcd8 <sbrk_aligned>:
 800bcd8:	b570      	push	{r4, r5, r6, lr}
 800bcda:	4e0e      	ldr	r6, [pc, #56]	; (800bd14 <sbrk_aligned+0x3c>)
 800bcdc:	460c      	mov	r4, r1
 800bcde:	6831      	ldr	r1, [r6, #0]
 800bce0:	4605      	mov	r5, r0
 800bce2:	b911      	cbnz	r1, 800bcea <sbrk_aligned+0x12>
 800bce4:	f000 fd00 	bl	800c6e8 <_sbrk_r>
 800bce8:	6030      	str	r0, [r6, #0]
 800bcea:	4621      	mov	r1, r4
 800bcec:	4628      	mov	r0, r5
 800bcee:	f000 fcfb 	bl	800c6e8 <_sbrk_r>
 800bcf2:	1c43      	adds	r3, r0, #1
 800bcf4:	d00a      	beq.n	800bd0c <sbrk_aligned+0x34>
 800bcf6:	1cc4      	adds	r4, r0, #3
 800bcf8:	f024 0403 	bic.w	r4, r4, #3
 800bcfc:	42a0      	cmp	r0, r4
 800bcfe:	d007      	beq.n	800bd10 <sbrk_aligned+0x38>
 800bd00:	1a21      	subs	r1, r4, r0
 800bd02:	4628      	mov	r0, r5
 800bd04:	f000 fcf0 	bl	800c6e8 <_sbrk_r>
 800bd08:	3001      	adds	r0, #1
 800bd0a:	d101      	bne.n	800bd10 <sbrk_aligned+0x38>
 800bd0c:	f04f 34ff 	mov.w	r4, #4294967295
 800bd10:	4620      	mov	r0, r4
 800bd12:	bd70      	pop	{r4, r5, r6, pc}
 800bd14:	2002b248 	.word	0x2002b248

0800bd18 <_malloc_r>:
 800bd18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd1c:	1ccd      	adds	r5, r1, #3
 800bd1e:	f025 0503 	bic.w	r5, r5, #3
 800bd22:	3508      	adds	r5, #8
 800bd24:	2d0c      	cmp	r5, #12
 800bd26:	bf38      	it	cc
 800bd28:	250c      	movcc	r5, #12
 800bd2a:	2d00      	cmp	r5, #0
 800bd2c:	4607      	mov	r7, r0
 800bd2e:	db01      	blt.n	800bd34 <_malloc_r+0x1c>
 800bd30:	42a9      	cmp	r1, r5
 800bd32:	d905      	bls.n	800bd40 <_malloc_r+0x28>
 800bd34:	230c      	movs	r3, #12
 800bd36:	603b      	str	r3, [r7, #0]
 800bd38:	2600      	movs	r6, #0
 800bd3a:	4630      	mov	r0, r6
 800bd3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd40:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800be14 <_malloc_r+0xfc>
 800bd44:	f000 f868 	bl	800be18 <__malloc_lock>
 800bd48:	f8d8 3000 	ldr.w	r3, [r8]
 800bd4c:	461c      	mov	r4, r3
 800bd4e:	bb5c      	cbnz	r4, 800bda8 <_malloc_r+0x90>
 800bd50:	4629      	mov	r1, r5
 800bd52:	4638      	mov	r0, r7
 800bd54:	f7ff ffc0 	bl	800bcd8 <sbrk_aligned>
 800bd58:	1c43      	adds	r3, r0, #1
 800bd5a:	4604      	mov	r4, r0
 800bd5c:	d155      	bne.n	800be0a <_malloc_r+0xf2>
 800bd5e:	f8d8 4000 	ldr.w	r4, [r8]
 800bd62:	4626      	mov	r6, r4
 800bd64:	2e00      	cmp	r6, #0
 800bd66:	d145      	bne.n	800bdf4 <_malloc_r+0xdc>
 800bd68:	2c00      	cmp	r4, #0
 800bd6a:	d048      	beq.n	800bdfe <_malloc_r+0xe6>
 800bd6c:	6823      	ldr	r3, [r4, #0]
 800bd6e:	4631      	mov	r1, r6
 800bd70:	4638      	mov	r0, r7
 800bd72:	eb04 0903 	add.w	r9, r4, r3
 800bd76:	f000 fcb7 	bl	800c6e8 <_sbrk_r>
 800bd7a:	4581      	cmp	r9, r0
 800bd7c:	d13f      	bne.n	800bdfe <_malloc_r+0xe6>
 800bd7e:	6821      	ldr	r1, [r4, #0]
 800bd80:	1a6d      	subs	r5, r5, r1
 800bd82:	4629      	mov	r1, r5
 800bd84:	4638      	mov	r0, r7
 800bd86:	f7ff ffa7 	bl	800bcd8 <sbrk_aligned>
 800bd8a:	3001      	adds	r0, #1
 800bd8c:	d037      	beq.n	800bdfe <_malloc_r+0xe6>
 800bd8e:	6823      	ldr	r3, [r4, #0]
 800bd90:	442b      	add	r3, r5
 800bd92:	6023      	str	r3, [r4, #0]
 800bd94:	f8d8 3000 	ldr.w	r3, [r8]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d038      	beq.n	800be0e <_malloc_r+0xf6>
 800bd9c:	685a      	ldr	r2, [r3, #4]
 800bd9e:	42a2      	cmp	r2, r4
 800bda0:	d12b      	bne.n	800bdfa <_malloc_r+0xe2>
 800bda2:	2200      	movs	r2, #0
 800bda4:	605a      	str	r2, [r3, #4]
 800bda6:	e00f      	b.n	800bdc8 <_malloc_r+0xb0>
 800bda8:	6822      	ldr	r2, [r4, #0]
 800bdaa:	1b52      	subs	r2, r2, r5
 800bdac:	d41f      	bmi.n	800bdee <_malloc_r+0xd6>
 800bdae:	2a0b      	cmp	r2, #11
 800bdb0:	d917      	bls.n	800bde2 <_malloc_r+0xca>
 800bdb2:	1961      	adds	r1, r4, r5
 800bdb4:	42a3      	cmp	r3, r4
 800bdb6:	6025      	str	r5, [r4, #0]
 800bdb8:	bf18      	it	ne
 800bdba:	6059      	strne	r1, [r3, #4]
 800bdbc:	6863      	ldr	r3, [r4, #4]
 800bdbe:	bf08      	it	eq
 800bdc0:	f8c8 1000 	streq.w	r1, [r8]
 800bdc4:	5162      	str	r2, [r4, r5]
 800bdc6:	604b      	str	r3, [r1, #4]
 800bdc8:	4638      	mov	r0, r7
 800bdca:	f104 060b 	add.w	r6, r4, #11
 800bdce:	f000 f829 	bl	800be24 <__malloc_unlock>
 800bdd2:	f026 0607 	bic.w	r6, r6, #7
 800bdd6:	1d23      	adds	r3, r4, #4
 800bdd8:	1af2      	subs	r2, r6, r3
 800bdda:	d0ae      	beq.n	800bd3a <_malloc_r+0x22>
 800bddc:	1b9b      	subs	r3, r3, r6
 800bdde:	50a3      	str	r3, [r4, r2]
 800bde0:	e7ab      	b.n	800bd3a <_malloc_r+0x22>
 800bde2:	42a3      	cmp	r3, r4
 800bde4:	6862      	ldr	r2, [r4, #4]
 800bde6:	d1dd      	bne.n	800bda4 <_malloc_r+0x8c>
 800bde8:	f8c8 2000 	str.w	r2, [r8]
 800bdec:	e7ec      	b.n	800bdc8 <_malloc_r+0xb0>
 800bdee:	4623      	mov	r3, r4
 800bdf0:	6864      	ldr	r4, [r4, #4]
 800bdf2:	e7ac      	b.n	800bd4e <_malloc_r+0x36>
 800bdf4:	4634      	mov	r4, r6
 800bdf6:	6876      	ldr	r6, [r6, #4]
 800bdf8:	e7b4      	b.n	800bd64 <_malloc_r+0x4c>
 800bdfa:	4613      	mov	r3, r2
 800bdfc:	e7cc      	b.n	800bd98 <_malloc_r+0x80>
 800bdfe:	230c      	movs	r3, #12
 800be00:	603b      	str	r3, [r7, #0]
 800be02:	4638      	mov	r0, r7
 800be04:	f000 f80e 	bl	800be24 <__malloc_unlock>
 800be08:	e797      	b.n	800bd3a <_malloc_r+0x22>
 800be0a:	6025      	str	r5, [r4, #0]
 800be0c:	e7dc      	b.n	800bdc8 <_malloc_r+0xb0>
 800be0e:	605b      	str	r3, [r3, #4]
 800be10:	deff      	udf	#255	; 0xff
 800be12:	bf00      	nop
 800be14:	2002b244 	.word	0x2002b244

0800be18 <__malloc_lock>:
 800be18:	4801      	ldr	r0, [pc, #4]	; (800be20 <__malloc_lock+0x8>)
 800be1a:	f7ff befa 	b.w	800bc12 <__retarget_lock_acquire_recursive>
 800be1e:	bf00      	nop
 800be20:	2002b240 	.word	0x2002b240

0800be24 <__malloc_unlock>:
 800be24:	4801      	ldr	r0, [pc, #4]	; (800be2c <__malloc_unlock+0x8>)
 800be26:	f7ff bef5 	b.w	800bc14 <__retarget_lock_release_recursive>
 800be2a:	bf00      	nop
 800be2c:	2002b240 	.word	0x2002b240

0800be30 <__sfputc_r>:
 800be30:	6893      	ldr	r3, [r2, #8]
 800be32:	3b01      	subs	r3, #1
 800be34:	2b00      	cmp	r3, #0
 800be36:	b410      	push	{r4}
 800be38:	6093      	str	r3, [r2, #8]
 800be3a:	da08      	bge.n	800be4e <__sfputc_r+0x1e>
 800be3c:	6994      	ldr	r4, [r2, #24]
 800be3e:	42a3      	cmp	r3, r4
 800be40:	db01      	blt.n	800be46 <__sfputc_r+0x16>
 800be42:	290a      	cmp	r1, #10
 800be44:	d103      	bne.n	800be4e <__sfputc_r+0x1e>
 800be46:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be4a:	f000 bb73 	b.w	800c534 <__swbuf_r>
 800be4e:	6813      	ldr	r3, [r2, #0]
 800be50:	1c58      	adds	r0, r3, #1
 800be52:	6010      	str	r0, [r2, #0]
 800be54:	7019      	strb	r1, [r3, #0]
 800be56:	4608      	mov	r0, r1
 800be58:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be5c:	4770      	bx	lr

0800be5e <__sfputs_r>:
 800be5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be60:	4606      	mov	r6, r0
 800be62:	460f      	mov	r7, r1
 800be64:	4614      	mov	r4, r2
 800be66:	18d5      	adds	r5, r2, r3
 800be68:	42ac      	cmp	r4, r5
 800be6a:	d101      	bne.n	800be70 <__sfputs_r+0x12>
 800be6c:	2000      	movs	r0, #0
 800be6e:	e007      	b.n	800be80 <__sfputs_r+0x22>
 800be70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be74:	463a      	mov	r2, r7
 800be76:	4630      	mov	r0, r6
 800be78:	f7ff ffda 	bl	800be30 <__sfputc_r>
 800be7c:	1c43      	adds	r3, r0, #1
 800be7e:	d1f3      	bne.n	800be68 <__sfputs_r+0xa>
 800be80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be84 <_vfiprintf_r>:
 800be84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be88:	460d      	mov	r5, r1
 800be8a:	b09d      	sub	sp, #116	; 0x74
 800be8c:	4614      	mov	r4, r2
 800be8e:	4698      	mov	r8, r3
 800be90:	4606      	mov	r6, r0
 800be92:	b118      	cbz	r0, 800be9c <_vfiprintf_r+0x18>
 800be94:	6a03      	ldr	r3, [r0, #32]
 800be96:	b90b      	cbnz	r3, 800be9c <_vfiprintf_r+0x18>
 800be98:	f7ff fda6 	bl	800b9e8 <__sinit>
 800be9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be9e:	07d9      	lsls	r1, r3, #31
 800bea0:	d405      	bmi.n	800beae <_vfiprintf_r+0x2a>
 800bea2:	89ab      	ldrh	r3, [r5, #12]
 800bea4:	059a      	lsls	r2, r3, #22
 800bea6:	d402      	bmi.n	800beae <_vfiprintf_r+0x2a>
 800bea8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800beaa:	f7ff feb2 	bl	800bc12 <__retarget_lock_acquire_recursive>
 800beae:	89ab      	ldrh	r3, [r5, #12]
 800beb0:	071b      	lsls	r3, r3, #28
 800beb2:	d501      	bpl.n	800beb8 <_vfiprintf_r+0x34>
 800beb4:	692b      	ldr	r3, [r5, #16]
 800beb6:	b99b      	cbnz	r3, 800bee0 <_vfiprintf_r+0x5c>
 800beb8:	4629      	mov	r1, r5
 800beba:	4630      	mov	r0, r6
 800bebc:	f000 fb78 	bl	800c5b0 <__swsetup_r>
 800bec0:	b170      	cbz	r0, 800bee0 <_vfiprintf_r+0x5c>
 800bec2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bec4:	07dc      	lsls	r4, r3, #31
 800bec6:	d504      	bpl.n	800bed2 <_vfiprintf_r+0x4e>
 800bec8:	f04f 30ff 	mov.w	r0, #4294967295
 800becc:	b01d      	add	sp, #116	; 0x74
 800bece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bed2:	89ab      	ldrh	r3, [r5, #12]
 800bed4:	0598      	lsls	r0, r3, #22
 800bed6:	d4f7      	bmi.n	800bec8 <_vfiprintf_r+0x44>
 800bed8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800beda:	f7ff fe9b 	bl	800bc14 <__retarget_lock_release_recursive>
 800bede:	e7f3      	b.n	800bec8 <_vfiprintf_r+0x44>
 800bee0:	2300      	movs	r3, #0
 800bee2:	9309      	str	r3, [sp, #36]	; 0x24
 800bee4:	2320      	movs	r3, #32
 800bee6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800beea:	f8cd 800c 	str.w	r8, [sp, #12]
 800beee:	2330      	movs	r3, #48	; 0x30
 800bef0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c0a4 <_vfiprintf_r+0x220>
 800bef4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bef8:	f04f 0901 	mov.w	r9, #1
 800befc:	4623      	mov	r3, r4
 800befe:	469a      	mov	sl, r3
 800bf00:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf04:	b10a      	cbz	r2, 800bf0a <_vfiprintf_r+0x86>
 800bf06:	2a25      	cmp	r2, #37	; 0x25
 800bf08:	d1f9      	bne.n	800befe <_vfiprintf_r+0x7a>
 800bf0a:	ebba 0b04 	subs.w	fp, sl, r4
 800bf0e:	d00b      	beq.n	800bf28 <_vfiprintf_r+0xa4>
 800bf10:	465b      	mov	r3, fp
 800bf12:	4622      	mov	r2, r4
 800bf14:	4629      	mov	r1, r5
 800bf16:	4630      	mov	r0, r6
 800bf18:	f7ff ffa1 	bl	800be5e <__sfputs_r>
 800bf1c:	3001      	adds	r0, #1
 800bf1e:	f000 80a9 	beq.w	800c074 <_vfiprintf_r+0x1f0>
 800bf22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf24:	445a      	add	r2, fp
 800bf26:	9209      	str	r2, [sp, #36]	; 0x24
 800bf28:	f89a 3000 	ldrb.w	r3, [sl]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	f000 80a1 	beq.w	800c074 <_vfiprintf_r+0x1f0>
 800bf32:	2300      	movs	r3, #0
 800bf34:	f04f 32ff 	mov.w	r2, #4294967295
 800bf38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf3c:	f10a 0a01 	add.w	sl, sl, #1
 800bf40:	9304      	str	r3, [sp, #16]
 800bf42:	9307      	str	r3, [sp, #28]
 800bf44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf48:	931a      	str	r3, [sp, #104]	; 0x68
 800bf4a:	4654      	mov	r4, sl
 800bf4c:	2205      	movs	r2, #5
 800bf4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf52:	4854      	ldr	r0, [pc, #336]	; (800c0a4 <_vfiprintf_r+0x220>)
 800bf54:	f7f4 f99c 	bl	8000290 <memchr>
 800bf58:	9a04      	ldr	r2, [sp, #16]
 800bf5a:	b9d8      	cbnz	r0, 800bf94 <_vfiprintf_r+0x110>
 800bf5c:	06d1      	lsls	r1, r2, #27
 800bf5e:	bf44      	itt	mi
 800bf60:	2320      	movmi	r3, #32
 800bf62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf66:	0713      	lsls	r3, r2, #28
 800bf68:	bf44      	itt	mi
 800bf6a:	232b      	movmi	r3, #43	; 0x2b
 800bf6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf70:	f89a 3000 	ldrb.w	r3, [sl]
 800bf74:	2b2a      	cmp	r3, #42	; 0x2a
 800bf76:	d015      	beq.n	800bfa4 <_vfiprintf_r+0x120>
 800bf78:	9a07      	ldr	r2, [sp, #28]
 800bf7a:	4654      	mov	r4, sl
 800bf7c:	2000      	movs	r0, #0
 800bf7e:	f04f 0c0a 	mov.w	ip, #10
 800bf82:	4621      	mov	r1, r4
 800bf84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf88:	3b30      	subs	r3, #48	; 0x30
 800bf8a:	2b09      	cmp	r3, #9
 800bf8c:	d94d      	bls.n	800c02a <_vfiprintf_r+0x1a6>
 800bf8e:	b1b0      	cbz	r0, 800bfbe <_vfiprintf_r+0x13a>
 800bf90:	9207      	str	r2, [sp, #28]
 800bf92:	e014      	b.n	800bfbe <_vfiprintf_r+0x13a>
 800bf94:	eba0 0308 	sub.w	r3, r0, r8
 800bf98:	fa09 f303 	lsl.w	r3, r9, r3
 800bf9c:	4313      	orrs	r3, r2
 800bf9e:	9304      	str	r3, [sp, #16]
 800bfa0:	46a2      	mov	sl, r4
 800bfa2:	e7d2      	b.n	800bf4a <_vfiprintf_r+0xc6>
 800bfa4:	9b03      	ldr	r3, [sp, #12]
 800bfa6:	1d19      	adds	r1, r3, #4
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	9103      	str	r1, [sp, #12]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	bfbb      	ittet	lt
 800bfb0:	425b      	neglt	r3, r3
 800bfb2:	f042 0202 	orrlt.w	r2, r2, #2
 800bfb6:	9307      	strge	r3, [sp, #28]
 800bfb8:	9307      	strlt	r3, [sp, #28]
 800bfba:	bfb8      	it	lt
 800bfbc:	9204      	strlt	r2, [sp, #16]
 800bfbe:	7823      	ldrb	r3, [r4, #0]
 800bfc0:	2b2e      	cmp	r3, #46	; 0x2e
 800bfc2:	d10c      	bne.n	800bfde <_vfiprintf_r+0x15a>
 800bfc4:	7863      	ldrb	r3, [r4, #1]
 800bfc6:	2b2a      	cmp	r3, #42	; 0x2a
 800bfc8:	d134      	bne.n	800c034 <_vfiprintf_r+0x1b0>
 800bfca:	9b03      	ldr	r3, [sp, #12]
 800bfcc:	1d1a      	adds	r2, r3, #4
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	9203      	str	r2, [sp, #12]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	bfb8      	it	lt
 800bfd6:	f04f 33ff 	movlt.w	r3, #4294967295
 800bfda:	3402      	adds	r4, #2
 800bfdc:	9305      	str	r3, [sp, #20]
 800bfde:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c0b4 <_vfiprintf_r+0x230>
 800bfe2:	7821      	ldrb	r1, [r4, #0]
 800bfe4:	2203      	movs	r2, #3
 800bfe6:	4650      	mov	r0, sl
 800bfe8:	f7f4 f952 	bl	8000290 <memchr>
 800bfec:	b138      	cbz	r0, 800bffe <_vfiprintf_r+0x17a>
 800bfee:	9b04      	ldr	r3, [sp, #16]
 800bff0:	eba0 000a 	sub.w	r0, r0, sl
 800bff4:	2240      	movs	r2, #64	; 0x40
 800bff6:	4082      	lsls	r2, r0
 800bff8:	4313      	orrs	r3, r2
 800bffa:	3401      	adds	r4, #1
 800bffc:	9304      	str	r3, [sp, #16]
 800bffe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c002:	4829      	ldr	r0, [pc, #164]	; (800c0a8 <_vfiprintf_r+0x224>)
 800c004:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c008:	2206      	movs	r2, #6
 800c00a:	f7f4 f941 	bl	8000290 <memchr>
 800c00e:	2800      	cmp	r0, #0
 800c010:	d03f      	beq.n	800c092 <_vfiprintf_r+0x20e>
 800c012:	4b26      	ldr	r3, [pc, #152]	; (800c0ac <_vfiprintf_r+0x228>)
 800c014:	bb1b      	cbnz	r3, 800c05e <_vfiprintf_r+0x1da>
 800c016:	9b03      	ldr	r3, [sp, #12]
 800c018:	3307      	adds	r3, #7
 800c01a:	f023 0307 	bic.w	r3, r3, #7
 800c01e:	3308      	adds	r3, #8
 800c020:	9303      	str	r3, [sp, #12]
 800c022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c024:	443b      	add	r3, r7
 800c026:	9309      	str	r3, [sp, #36]	; 0x24
 800c028:	e768      	b.n	800befc <_vfiprintf_r+0x78>
 800c02a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c02e:	460c      	mov	r4, r1
 800c030:	2001      	movs	r0, #1
 800c032:	e7a6      	b.n	800bf82 <_vfiprintf_r+0xfe>
 800c034:	2300      	movs	r3, #0
 800c036:	3401      	adds	r4, #1
 800c038:	9305      	str	r3, [sp, #20]
 800c03a:	4619      	mov	r1, r3
 800c03c:	f04f 0c0a 	mov.w	ip, #10
 800c040:	4620      	mov	r0, r4
 800c042:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c046:	3a30      	subs	r2, #48	; 0x30
 800c048:	2a09      	cmp	r2, #9
 800c04a:	d903      	bls.n	800c054 <_vfiprintf_r+0x1d0>
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d0c6      	beq.n	800bfde <_vfiprintf_r+0x15a>
 800c050:	9105      	str	r1, [sp, #20]
 800c052:	e7c4      	b.n	800bfde <_vfiprintf_r+0x15a>
 800c054:	fb0c 2101 	mla	r1, ip, r1, r2
 800c058:	4604      	mov	r4, r0
 800c05a:	2301      	movs	r3, #1
 800c05c:	e7f0      	b.n	800c040 <_vfiprintf_r+0x1bc>
 800c05e:	ab03      	add	r3, sp, #12
 800c060:	9300      	str	r3, [sp, #0]
 800c062:	462a      	mov	r2, r5
 800c064:	4b12      	ldr	r3, [pc, #72]	; (800c0b0 <_vfiprintf_r+0x22c>)
 800c066:	a904      	add	r1, sp, #16
 800c068:	4630      	mov	r0, r6
 800c06a:	f3af 8000 	nop.w
 800c06e:	4607      	mov	r7, r0
 800c070:	1c78      	adds	r0, r7, #1
 800c072:	d1d6      	bne.n	800c022 <_vfiprintf_r+0x19e>
 800c074:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c076:	07d9      	lsls	r1, r3, #31
 800c078:	d405      	bmi.n	800c086 <_vfiprintf_r+0x202>
 800c07a:	89ab      	ldrh	r3, [r5, #12]
 800c07c:	059a      	lsls	r2, r3, #22
 800c07e:	d402      	bmi.n	800c086 <_vfiprintf_r+0x202>
 800c080:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c082:	f7ff fdc7 	bl	800bc14 <__retarget_lock_release_recursive>
 800c086:	89ab      	ldrh	r3, [r5, #12]
 800c088:	065b      	lsls	r3, r3, #25
 800c08a:	f53f af1d 	bmi.w	800bec8 <_vfiprintf_r+0x44>
 800c08e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c090:	e71c      	b.n	800becc <_vfiprintf_r+0x48>
 800c092:	ab03      	add	r3, sp, #12
 800c094:	9300      	str	r3, [sp, #0]
 800c096:	462a      	mov	r2, r5
 800c098:	4b05      	ldr	r3, [pc, #20]	; (800c0b0 <_vfiprintf_r+0x22c>)
 800c09a:	a904      	add	r1, sp, #16
 800c09c:	4630      	mov	r0, r6
 800c09e:	f000 f879 	bl	800c194 <_printf_i>
 800c0a2:	e7e4      	b.n	800c06e <_vfiprintf_r+0x1ea>
 800c0a4:	0800dfb8 	.word	0x0800dfb8
 800c0a8:	0800dfc2 	.word	0x0800dfc2
 800c0ac:	00000000 	.word	0x00000000
 800c0b0:	0800be5f 	.word	0x0800be5f
 800c0b4:	0800dfbe 	.word	0x0800dfbe

0800c0b8 <_printf_common>:
 800c0b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0bc:	4616      	mov	r6, r2
 800c0be:	4699      	mov	r9, r3
 800c0c0:	688a      	ldr	r2, [r1, #8]
 800c0c2:	690b      	ldr	r3, [r1, #16]
 800c0c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c0c8:	4293      	cmp	r3, r2
 800c0ca:	bfb8      	it	lt
 800c0cc:	4613      	movlt	r3, r2
 800c0ce:	6033      	str	r3, [r6, #0]
 800c0d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c0d4:	4607      	mov	r7, r0
 800c0d6:	460c      	mov	r4, r1
 800c0d8:	b10a      	cbz	r2, 800c0de <_printf_common+0x26>
 800c0da:	3301      	adds	r3, #1
 800c0dc:	6033      	str	r3, [r6, #0]
 800c0de:	6823      	ldr	r3, [r4, #0]
 800c0e0:	0699      	lsls	r1, r3, #26
 800c0e2:	bf42      	ittt	mi
 800c0e4:	6833      	ldrmi	r3, [r6, #0]
 800c0e6:	3302      	addmi	r3, #2
 800c0e8:	6033      	strmi	r3, [r6, #0]
 800c0ea:	6825      	ldr	r5, [r4, #0]
 800c0ec:	f015 0506 	ands.w	r5, r5, #6
 800c0f0:	d106      	bne.n	800c100 <_printf_common+0x48>
 800c0f2:	f104 0a19 	add.w	sl, r4, #25
 800c0f6:	68e3      	ldr	r3, [r4, #12]
 800c0f8:	6832      	ldr	r2, [r6, #0]
 800c0fa:	1a9b      	subs	r3, r3, r2
 800c0fc:	42ab      	cmp	r3, r5
 800c0fe:	dc26      	bgt.n	800c14e <_printf_common+0x96>
 800c100:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c104:	1e13      	subs	r3, r2, #0
 800c106:	6822      	ldr	r2, [r4, #0]
 800c108:	bf18      	it	ne
 800c10a:	2301      	movne	r3, #1
 800c10c:	0692      	lsls	r2, r2, #26
 800c10e:	d42b      	bmi.n	800c168 <_printf_common+0xb0>
 800c110:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c114:	4649      	mov	r1, r9
 800c116:	4638      	mov	r0, r7
 800c118:	47c0      	blx	r8
 800c11a:	3001      	adds	r0, #1
 800c11c:	d01e      	beq.n	800c15c <_printf_common+0xa4>
 800c11e:	6823      	ldr	r3, [r4, #0]
 800c120:	6922      	ldr	r2, [r4, #16]
 800c122:	f003 0306 	and.w	r3, r3, #6
 800c126:	2b04      	cmp	r3, #4
 800c128:	bf02      	ittt	eq
 800c12a:	68e5      	ldreq	r5, [r4, #12]
 800c12c:	6833      	ldreq	r3, [r6, #0]
 800c12e:	1aed      	subeq	r5, r5, r3
 800c130:	68a3      	ldr	r3, [r4, #8]
 800c132:	bf0c      	ite	eq
 800c134:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c138:	2500      	movne	r5, #0
 800c13a:	4293      	cmp	r3, r2
 800c13c:	bfc4      	itt	gt
 800c13e:	1a9b      	subgt	r3, r3, r2
 800c140:	18ed      	addgt	r5, r5, r3
 800c142:	2600      	movs	r6, #0
 800c144:	341a      	adds	r4, #26
 800c146:	42b5      	cmp	r5, r6
 800c148:	d11a      	bne.n	800c180 <_printf_common+0xc8>
 800c14a:	2000      	movs	r0, #0
 800c14c:	e008      	b.n	800c160 <_printf_common+0xa8>
 800c14e:	2301      	movs	r3, #1
 800c150:	4652      	mov	r2, sl
 800c152:	4649      	mov	r1, r9
 800c154:	4638      	mov	r0, r7
 800c156:	47c0      	blx	r8
 800c158:	3001      	adds	r0, #1
 800c15a:	d103      	bne.n	800c164 <_printf_common+0xac>
 800c15c:	f04f 30ff 	mov.w	r0, #4294967295
 800c160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c164:	3501      	adds	r5, #1
 800c166:	e7c6      	b.n	800c0f6 <_printf_common+0x3e>
 800c168:	18e1      	adds	r1, r4, r3
 800c16a:	1c5a      	adds	r2, r3, #1
 800c16c:	2030      	movs	r0, #48	; 0x30
 800c16e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c172:	4422      	add	r2, r4
 800c174:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c178:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c17c:	3302      	adds	r3, #2
 800c17e:	e7c7      	b.n	800c110 <_printf_common+0x58>
 800c180:	2301      	movs	r3, #1
 800c182:	4622      	mov	r2, r4
 800c184:	4649      	mov	r1, r9
 800c186:	4638      	mov	r0, r7
 800c188:	47c0      	blx	r8
 800c18a:	3001      	adds	r0, #1
 800c18c:	d0e6      	beq.n	800c15c <_printf_common+0xa4>
 800c18e:	3601      	adds	r6, #1
 800c190:	e7d9      	b.n	800c146 <_printf_common+0x8e>
	...

0800c194 <_printf_i>:
 800c194:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c198:	7e0f      	ldrb	r7, [r1, #24]
 800c19a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c19c:	2f78      	cmp	r7, #120	; 0x78
 800c19e:	4691      	mov	r9, r2
 800c1a0:	4680      	mov	r8, r0
 800c1a2:	460c      	mov	r4, r1
 800c1a4:	469a      	mov	sl, r3
 800c1a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c1aa:	d807      	bhi.n	800c1bc <_printf_i+0x28>
 800c1ac:	2f62      	cmp	r7, #98	; 0x62
 800c1ae:	d80a      	bhi.n	800c1c6 <_printf_i+0x32>
 800c1b0:	2f00      	cmp	r7, #0
 800c1b2:	f000 80d4 	beq.w	800c35e <_printf_i+0x1ca>
 800c1b6:	2f58      	cmp	r7, #88	; 0x58
 800c1b8:	f000 80c0 	beq.w	800c33c <_printf_i+0x1a8>
 800c1bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c1c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c1c4:	e03a      	b.n	800c23c <_printf_i+0xa8>
 800c1c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c1ca:	2b15      	cmp	r3, #21
 800c1cc:	d8f6      	bhi.n	800c1bc <_printf_i+0x28>
 800c1ce:	a101      	add	r1, pc, #4	; (adr r1, 800c1d4 <_printf_i+0x40>)
 800c1d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c1d4:	0800c22d 	.word	0x0800c22d
 800c1d8:	0800c241 	.word	0x0800c241
 800c1dc:	0800c1bd 	.word	0x0800c1bd
 800c1e0:	0800c1bd 	.word	0x0800c1bd
 800c1e4:	0800c1bd 	.word	0x0800c1bd
 800c1e8:	0800c1bd 	.word	0x0800c1bd
 800c1ec:	0800c241 	.word	0x0800c241
 800c1f0:	0800c1bd 	.word	0x0800c1bd
 800c1f4:	0800c1bd 	.word	0x0800c1bd
 800c1f8:	0800c1bd 	.word	0x0800c1bd
 800c1fc:	0800c1bd 	.word	0x0800c1bd
 800c200:	0800c345 	.word	0x0800c345
 800c204:	0800c26d 	.word	0x0800c26d
 800c208:	0800c2ff 	.word	0x0800c2ff
 800c20c:	0800c1bd 	.word	0x0800c1bd
 800c210:	0800c1bd 	.word	0x0800c1bd
 800c214:	0800c367 	.word	0x0800c367
 800c218:	0800c1bd 	.word	0x0800c1bd
 800c21c:	0800c26d 	.word	0x0800c26d
 800c220:	0800c1bd 	.word	0x0800c1bd
 800c224:	0800c1bd 	.word	0x0800c1bd
 800c228:	0800c307 	.word	0x0800c307
 800c22c:	682b      	ldr	r3, [r5, #0]
 800c22e:	1d1a      	adds	r2, r3, #4
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	602a      	str	r2, [r5, #0]
 800c234:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c238:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c23c:	2301      	movs	r3, #1
 800c23e:	e09f      	b.n	800c380 <_printf_i+0x1ec>
 800c240:	6820      	ldr	r0, [r4, #0]
 800c242:	682b      	ldr	r3, [r5, #0]
 800c244:	0607      	lsls	r7, r0, #24
 800c246:	f103 0104 	add.w	r1, r3, #4
 800c24a:	6029      	str	r1, [r5, #0]
 800c24c:	d501      	bpl.n	800c252 <_printf_i+0xbe>
 800c24e:	681e      	ldr	r6, [r3, #0]
 800c250:	e003      	b.n	800c25a <_printf_i+0xc6>
 800c252:	0646      	lsls	r6, r0, #25
 800c254:	d5fb      	bpl.n	800c24e <_printf_i+0xba>
 800c256:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c25a:	2e00      	cmp	r6, #0
 800c25c:	da03      	bge.n	800c266 <_printf_i+0xd2>
 800c25e:	232d      	movs	r3, #45	; 0x2d
 800c260:	4276      	negs	r6, r6
 800c262:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c266:	485a      	ldr	r0, [pc, #360]	; (800c3d0 <_printf_i+0x23c>)
 800c268:	230a      	movs	r3, #10
 800c26a:	e012      	b.n	800c292 <_printf_i+0xfe>
 800c26c:	682b      	ldr	r3, [r5, #0]
 800c26e:	6820      	ldr	r0, [r4, #0]
 800c270:	1d19      	adds	r1, r3, #4
 800c272:	6029      	str	r1, [r5, #0]
 800c274:	0605      	lsls	r5, r0, #24
 800c276:	d501      	bpl.n	800c27c <_printf_i+0xe8>
 800c278:	681e      	ldr	r6, [r3, #0]
 800c27a:	e002      	b.n	800c282 <_printf_i+0xee>
 800c27c:	0641      	lsls	r1, r0, #25
 800c27e:	d5fb      	bpl.n	800c278 <_printf_i+0xe4>
 800c280:	881e      	ldrh	r6, [r3, #0]
 800c282:	4853      	ldr	r0, [pc, #332]	; (800c3d0 <_printf_i+0x23c>)
 800c284:	2f6f      	cmp	r7, #111	; 0x6f
 800c286:	bf0c      	ite	eq
 800c288:	2308      	moveq	r3, #8
 800c28a:	230a      	movne	r3, #10
 800c28c:	2100      	movs	r1, #0
 800c28e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c292:	6865      	ldr	r5, [r4, #4]
 800c294:	60a5      	str	r5, [r4, #8]
 800c296:	2d00      	cmp	r5, #0
 800c298:	bfa2      	ittt	ge
 800c29a:	6821      	ldrge	r1, [r4, #0]
 800c29c:	f021 0104 	bicge.w	r1, r1, #4
 800c2a0:	6021      	strge	r1, [r4, #0]
 800c2a2:	b90e      	cbnz	r6, 800c2a8 <_printf_i+0x114>
 800c2a4:	2d00      	cmp	r5, #0
 800c2a6:	d04b      	beq.n	800c340 <_printf_i+0x1ac>
 800c2a8:	4615      	mov	r5, r2
 800c2aa:	fbb6 f1f3 	udiv	r1, r6, r3
 800c2ae:	fb03 6711 	mls	r7, r3, r1, r6
 800c2b2:	5dc7      	ldrb	r7, [r0, r7]
 800c2b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c2b8:	4637      	mov	r7, r6
 800c2ba:	42bb      	cmp	r3, r7
 800c2bc:	460e      	mov	r6, r1
 800c2be:	d9f4      	bls.n	800c2aa <_printf_i+0x116>
 800c2c0:	2b08      	cmp	r3, #8
 800c2c2:	d10b      	bne.n	800c2dc <_printf_i+0x148>
 800c2c4:	6823      	ldr	r3, [r4, #0]
 800c2c6:	07de      	lsls	r6, r3, #31
 800c2c8:	d508      	bpl.n	800c2dc <_printf_i+0x148>
 800c2ca:	6923      	ldr	r3, [r4, #16]
 800c2cc:	6861      	ldr	r1, [r4, #4]
 800c2ce:	4299      	cmp	r1, r3
 800c2d0:	bfde      	ittt	le
 800c2d2:	2330      	movle	r3, #48	; 0x30
 800c2d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c2d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c2dc:	1b52      	subs	r2, r2, r5
 800c2de:	6122      	str	r2, [r4, #16]
 800c2e0:	f8cd a000 	str.w	sl, [sp]
 800c2e4:	464b      	mov	r3, r9
 800c2e6:	aa03      	add	r2, sp, #12
 800c2e8:	4621      	mov	r1, r4
 800c2ea:	4640      	mov	r0, r8
 800c2ec:	f7ff fee4 	bl	800c0b8 <_printf_common>
 800c2f0:	3001      	adds	r0, #1
 800c2f2:	d14a      	bne.n	800c38a <_printf_i+0x1f6>
 800c2f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c2f8:	b004      	add	sp, #16
 800c2fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2fe:	6823      	ldr	r3, [r4, #0]
 800c300:	f043 0320 	orr.w	r3, r3, #32
 800c304:	6023      	str	r3, [r4, #0]
 800c306:	4833      	ldr	r0, [pc, #204]	; (800c3d4 <_printf_i+0x240>)
 800c308:	2778      	movs	r7, #120	; 0x78
 800c30a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c30e:	6823      	ldr	r3, [r4, #0]
 800c310:	6829      	ldr	r1, [r5, #0]
 800c312:	061f      	lsls	r7, r3, #24
 800c314:	f851 6b04 	ldr.w	r6, [r1], #4
 800c318:	d402      	bmi.n	800c320 <_printf_i+0x18c>
 800c31a:	065f      	lsls	r7, r3, #25
 800c31c:	bf48      	it	mi
 800c31e:	b2b6      	uxthmi	r6, r6
 800c320:	07df      	lsls	r7, r3, #31
 800c322:	bf48      	it	mi
 800c324:	f043 0320 	orrmi.w	r3, r3, #32
 800c328:	6029      	str	r1, [r5, #0]
 800c32a:	bf48      	it	mi
 800c32c:	6023      	strmi	r3, [r4, #0]
 800c32e:	b91e      	cbnz	r6, 800c338 <_printf_i+0x1a4>
 800c330:	6823      	ldr	r3, [r4, #0]
 800c332:	f023 0320 	bic.w	r3, r3, #32
 800c336:	6023      	str	r3, [r4, #0]
 800c338:	2310      	movs	r3, #16
 800c33a:	e7a7      	b.n	800c28c <_printf_i+0xf8>
 800c33c:	4824      	ldr	r0, [pc, #144]	; (800c3d0 <_printf_i+0x23c>)
 800c33e:	e7e4      	b.n	800c30a <_printf_i+0x176>
 800c340:	4615      	mov	r5, r2
 800c342:	e7bd      	b.n	800c2c0 <_printf_i+0x12c>
 800c344:	682b      	ldr	r3, [r5, #0]
 800c346:	6826      	ldr	r6, [r4, #0]
 800c348:	6961      	ldr	r1, [r4, #20]
 800c34a:	1d18      	adds	r0, r3, #4
 800c34c:	6028      	str	r0, [r5, #0]
 800c34e:	0635      	lsls	r5, r6, #24
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	d501      	bpl.n	800c358 <_printf_i+0x1c4>
 800c354:	6019      	str	r1, [r3, #0]
 800c356:	e002      	b.n	800c35e <_printf_i+0x1ca>
 800c358:	0670      	lsls	r0, r6, #25
 800c35a:	d5fb      	bpl.n	800c354 <_printf_i+0x1c0>
 800c35c:	8019      	strh	r1, [r3, #0]
 800c35e:	2300      	movs	r3, #0
 800c360:	6123      	str	r3, [r4, #16]
 800c362:	4615      	mov	r5, r2
 800c364:	e7bc      	b.n	800c2e0 <_printf_i+0x14c>
 800c366:	682b      	ldr	r3, [r5, #0]
 800c368:	1d1a      	adds	r2, r3, #4
 800c36a:	602a      	str	r2, [r5, #0]
 800c36c:	681d      	ldr	r5, [r3, #0]
 800c36e:	6862      	ldr	r2, [r4, #4]
 800c370:	2100      	movs	r1, #0
 800c372:	4628      	mov	r0, r5
 800c374:	f7f3 ff8c 	bl	8000290 <memchr>
 800c378:	b108      	cbz	r0, 800c37e <_printf_i+0x1ea>
 800c37a:	1b40      	subs	r0, r0, r5
 800c37c:	6060      	str	r0, [r4, #4]
 800c37e:	6863      	ldr	r3, [r4, #4]
 800c380:	6123      	str	r3, [r4, #16]
 800c382:	2300      	movs	r3, #0
 800c384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c388:	e7aa      	b.n	800c2e0 <_printf_i+0x14c>
 800c38a:	6923      	ldr	r3, [r4, #16]
 800c38c:	462a      	mov	r2, r5
 800c38e:	4649      	mov	r1, r9
 800c390:	4640      	mov	r0, r8
 800c392:	47d0      	blx	sl
 800c394:	3001      	adds	r0, #1
 800c396:	d0ad      	beq.n	800c2f4 <_printf_i+0x160>
 800c398:	6823      	ldr	r3, [r4, #0]
 800c39a:	079b      	lsls	r3, r3, #30
 800c39c:	d413      	bmi.n	800c3c6 <_printf_i+0x232>
 800c39e:	68e0      	ldr	r0, [r4, #12]
 800c3a0:	9b03      	ldr	r3, [sp, #12]
 800c3a2:	4298      	cmp	r0, r3
 800c3a4:	bfb8      	it	lt
 800c3a6:	4618      	movlt	r0, r3
 800c3a8:	e7a6      	b.n	800c2f8 <_printf_i+0x164>
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	4632      	mov	r2, r6
 800c3ae:	4649      	mov	r1, r9
 800c3b0:	4640      	mov	r0, r8
 800c3b2:	47d0      	blx	sl
 800c3b4:	3001      	adds	r0, #1
 800c3b6:	d09d      	beq.n	800c2f4 <_printf_i+0x160>
 800c3b8:	3501      	adds	r5, #1
 800c3ba:	68e3      	ldr	r3, [r4, #12]
 800c3bc:	9903      	ldr	r1, [sp, #12]
 800c3be:	1a5b      	subs	r3, r3, r1
 800c3c0:	42ab      	cmp	r3, r5
 800c3c2:	dcf2      	bgt.n	800c3aa <_printf_i+0x216>
 800c3c4:	e7eb      	b.n	800c39e <_printf_i+0x20a>
 800c3c6:	2500      	movs	r5, #0
 800c3c8:	f104 0619 	add.w	r6, r4, #25
 800c3cc:	e7f5      	b.n	800c3ba <_printf_i+0x226>
 800c3ce:	bf00      	nop
 800c3d0:	0800dfc9 	.word	0x0800dfc9
 800c3d4:	0800dfda 	.word	0x0800dfda

0800c3d8 <__sflush_r>:
 800c3d8:	898a      	ldrh	r2, [r1, #12]
 800c3da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3de:	4605      	mov	r5, r0
 800c3e0:	0710      	lsls	r0, r2, #28
 800c3e2:	460c      	mov	r4, r1
 800c3e4:	d458      	bmi.n	800c498 <__sflush_r+0xc0>
 800c3e6:	684b      	ldr	r3, [r1, #4]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	dc05      	bgt.n	800c3f8 <__sflush_r+0x20>
 800c3ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	dc02      	bgt.n	800c3f8 <__sflush_r+0x20>
 800c3f2:	2000      	movs	r0, #0
 800c3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3fa:	2e00      	cmp	r6, #0
 800c3fc:	d0f9      	beq.n	800c3f2 <__sflush_r+0x1a>
 800c3fe:	2300      	movs	r3, #0
 800c400:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c404:	682f      	ldr	r7, [r5, #0]
 800c406:	6a21      	ldr	r1, [r4, #32]
 800c408:	602b      	str	r3, [r5, #0]
 800c40a:	d032      	beq.n	800c472 <__sflush_r+0x9a>
 800c40c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c40e:	89a3      	ldrh	r3, [r4, #12]
 800c410:	075a      	lsls	r2, r3, #29
 800c412:	d505      	bpl.n	800c420 <__sflush_r+0x48>
 800c414:	6863      	ldr	r3, [r4, #4]
 800c416:	1ac0      	subs	r0, r0, r3
 800c418:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c41a:	b10b      	cbz	r3, 800c420 <__sflush_r+0x48>
 800c41c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c41e:	1ac0      	subs	r0, r0, r3
 800c420:	2300      	movs	r3, #0
 800c422:	4602      	mov	r2, r0
 800c424:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c426:	6a21      	ldr	r1, [r4, #32]
 800c428:	4628      	mov	r0, r5
 800c42a:	47b0      	blx	r6
 800c42c:	1c43      	adds	r3, r0, #1
 800c42e:	89a3      	ldrh	r3, [r4, #12]
 800c430:	d106      	bne.n	800c440 <__sflush_r+0x68>
 800c432:	6829      	ldr	r1, [r5, #0]
 800c434:	291d      	cmp	r1, #29
 800c436:	d82b      	bhi.n	800c490 <__sflush_r+0xb8>
 800c438:	4a29      	ldr	r2, [pc, #164]	; (800c4e0 <__sflush_r+0x108>)
 800c43a:	410a      	asrs	r2, r1
 800c43c:	07d6      	lsls	r6, r2, #31
 800c43e:	d427      	bmi.n	800c490 <__sflush_r+0xb8>
 800c440:	2200      	movs	r2, #0
 800c442:	6062      	str	r2, [r4, #4]
 800c444:	04d9      	lsls	r1, r3, #19
 800c446:	6922      	ldr	r2, [r4, #16]
 800c448:	6022      	str	r2, [r4, #0]
 800c44a:	d504      	bpl.n	800c456 <__sflush_r+0x7e>
 800c44c:	1c42      	adds	r2, r0, #1
 800c44e:	d101      	bne.n	800c454 <__sflush_r+0x7c>
 800c450:	682b      	ldr	r3, [r5, #0]
 800c452:	b903      	cbnz	r3, 800c456 <__sflush_r+0x7e>
 800c454:	6560      	str	r0, [r4, #84]	; 0x54
 800c456:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c458:	602f      	str	r7, [r5, #0]
 800c45a:	2900      	cmp	r1, #0
 800c45c:	d0c9      	beq.n	800c3f2 <__sflush_r+0x1a>
 800c45e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c462:	4299      	cmp	r1, r3
 800c464:	d002      	beq.n	800c46c <__sflush_r+0x94>
 800c466:	4628      	mov	r0, r5
 800c468:	f7ff fbea 	bl	800bc40 <_free_r>
 800c46c:	2000      	movs	r0, #0
 800c46e:	6360      	str	r0, [r4, #52]	; 0x34
 800c470:	e7c0      	b.n	800c3f4 <__sflush_r+0x1c>
 800c472:	2301      	movs	r3, #1
 800c474:	4628      	mov	r0, r5
 800c476:	47b0      	blx	r6
 800c478:	1c41      	adds	r1, r0, #1
 800c47a:	d1c8      	bne.n	800c40e <__sflush_r+0x36>
 800c47c:	682b      	ldr	r3, [r5, #0]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d0c5      	beq.n	800c40e <__sflush_r+0x36>
 800c482:	2b1d      	cmp	r3, #29
 800c484:	d001      	beq.n	800c48a <__sflush_r+0xb2>
 800c486:	2b16      	cmp	r3, #22
 800c488:	d101      	bne.n	800c48e <__sflush_r+0xb6>
 800c48a:	602f      	str	r7, [r5, #0]
 800c48c:	e7b1      	b.n	800c3f2 <__sflush_r+0x1a>
 800c48e:	89a3      	ldrh	r3, [r4, #12]
 800c490:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c494:	81a3      	strh	r3, [r4, #12]
 800c496:	e7ad      	b.n	800c3f4 <__sflush_r+0x1c>
 800c498:	690f      	ldr	r7, [r1, #16]
 800c49a:	2f00      	cmp	r7, #0
 800c49c:	d0a9      	beq.n	800c3f2 <__sflush_r+0x1a>
 800c49e:	0793      	lsls	r3, r2, #30
 800c4a0:	680e      	ldr	r6, [r1, #0]
 800c4a2:	bf08      	it	eq
 800c4a4:	694b      	ldreq	r3, [r1, #20]
 800c4a6:	600f      	str	r7, [r1, #0]
 800c4a8:	bf18      	it	ne
 800c4aa:	2300      	movne	r3, #0
 800c4ac:	eba6 0807 	sub.w	r8, r6, r7
 800c4b0:	608b      	str	r3, [r1, #8]
 800c4b2:	f1b8 0f00 	cmp.w	r8, #0
 800c4b6:	dd9c      	ble.n	800c3f2 <__sflush_r+0x1a>
 800c4b8:	6a21      	ldr	r1, [r4, #32]
 800c4ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c4bc:	4643      	mov	r3, r8
 800c4be:	463a      	mov	r2, r7
 800c4c0:	4628      	mov	r0, r5
 800c4c2:	47b0      	blx	r6
 800c4c4:	2800      	cmp	r0, #0
 800c4c6:	dc06      	bgt.n	800c4d6 <__sflush_r+0xfe>
 800c4c8:	89a3      	ldrh	r3, [r4, #12]
 800c4ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4ce:	81a3      	strh	r3, [r4, #12]
 800c4d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c4d4:	e78e      	b.n	800c3f4 <__sflush_r+0x1c>
 800c4d6:	4407      	add	r7, r0
 800c4d8:	eba8 0800 	sub.w	r8, r8, r0
 800c4dc:	e7e9      	b.n	800c4b2 <__sflush_r+0xda>
 800c4de:	bf00      	nop
 800c4e0:	dfbffffe 	.word	0xdfbffffe

0800c4e4 <_fflush_r>:
 800c4e4:	b538      	push	{r3, r4, r5, lr}
 800c4e6:	690b      	ldr	r3, [r1, #16]
 800c4e8:	4605      	mov	r5, r0
 800c4ea:	460c      	mov	r4, r1
 800c4ec:	b913      	cbnz	r3, 800c4f4 <_fflush_r+0x10>
 800c4ee:	2500      	movs	r5, #0
 800c4f0:	4628      	mov	r0, r5
 800c4f2:	bd38      	pop	{r3, r4, r5, pc}
 800c4f4:	b118      	cbz	r0, 800c4fe <_fflush_r+0x1a>
 800c4f6:	6a03      	ldr	r3, [r0, #32]
 800c4f8:	b90b      	cbnz	r3, 800c4fe <_fflush_r+0x1a>
 800c4fa:	f7ff fa75 	bl	800b9e8 <__sinit>
 800c4fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d0f3      	beq.n	800c4ee <_fflush_r+0xa>
 800c506:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c508:	07d0      	lsls	r0, r2, #31
 800c50a:	d404      	bmi.n	800c516 <_fflush_r+0x32>
 800c50c:	0599      	lsls	r1, r3, #22
 800c50e:	d402      	bmi.n	800c516 <_fflush_r+0x32>
 800c510:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c512:	f7ff fb7e 	bl	800bc12 <__retarget_lock_acquire_recursive>
 800c516:	4628      	mov	r0, r5
 800c518:	4621      	mov	r1, r4
 800c51a:	f7ff ff5d 	bl	800c3d8 <__sflush_r>
 800c51e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c520:	07da      	lsls	r2, r3, #31
 800c522:	4605      	mov	r5, r0
 800c524:	d4e4      	bmi.n	800c4f0 <_fflush_r+0xc>
 800c526:	89a3      	ldrh	r3, [r4, #12]
 800c528:	059b      	lsls	r3, r3, #22
 800c52a:	d4e1      	bmi.n	800c4f0 <_fflush_r+0xc>
 800c52c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c52e:	f7ff fb71 	bl	800bc14 <__retarget_lock_release_recursive>
 800c532:	e7dd      	b.n	800c4f0 <_fflush_r+0xc>

0800c534 <__swbuf_r>:
 800c534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c536:	460e      	mov	r6, r1
 800c538:	4614      	mov	r4, r2
 800c53a:	4605      	mov	r5, r0
 800c53c:	b118      	cbz	r0, 800c546 <__swbuf_r+0x12>
 800c53e:	6a03      	ldr	r3, [r0, #32]
 800c540:	b90b      	cbnz	r3, 800c546 <__swbuf_r+0x12>
 800c542:	f7ff fa51 	bl	800b9e8 <__sinit>
 800c546:	69a3      	ldr	r3, [r4, #24]
 800c548:	60a3      	str	r3, [r4, #8]
 800c54a:	89a3      	ldrh	r3, [r4, #12]
 800c54c:	071a      	lsls	r2, r3, #28
 800c54e:	d525      	bpl.n	800c59c <__swbuf_r+0x68>
 800c550:	6923      	ldr	r3, [r4, #16]
 800c552:	b31b      	cbz	r3, 800c59c <__swbuf_r+0x68>
 800c554:	6823      	ldr	r3, [r4, #0]
 800c556:	6922      	ldr	r2, [r4, #16]
 800c558:	1a98      	subs	r0, r3, r2
 800c55a:	6963      	ldr	r3, [r4, #20]
 800c55c:	b2f6      	uxtb	r6, r6
 800c55e:	4283      	cmp	r3, r0
 800c560:	4637      	mov	r7, r6
 800c562:	dc04      	bgt.n	800c56e <__swbuf_r+0x3a>
 800c564:	4621      	mov	r1, r4
 800c566:	4628      	mov	r0, r5
 800c568:	f7ff ffbc 	bl	800c4e4 <_fflush_r>
 800c56c:	b9e0      	cbnz	r0, 800c5a8 <__swbuf_r+0x74>
 800c56e:	68a3      	ldr	r3, [r4, #8]
 800c570:	3b01      	subs	r3, #1
 800c572:	60a3      	str	r3, [r4, #8]
 800c574:	6823      	ldr	r3, [r4, #0]
 800c576:	1c5a      	adds	r2, r3, #1
 800c578:	6022      	str	r2, [r4, #0]
 800c57a:	701e      	strb	r6, [r3, #0]
 800c57c:	6962      	ldr	r2, [r4, #20]
 800c57e:	1c43      	adds	r3, r0, #1
 800c580:	429a      	cmp	r2, r3
 800c582:	d004      	beq.n	800c58e <__swbuf_r+0x5a>
 800c584:	89a3      	ldrh	r3, [r4, #12]
 800c586:	07db      	lsls	r3, r3, #31
 800c588:	d506      	bpl.n	800c598 <__swbuf_r+0x64>
 800c58a:	2e0a      	cmp	r6, #10
 800c58c:	d104      	bne.n	800c598 <__swbuf_r+0x64>
 800c58e:	4621      	mov	r1, r4
 800c590:	4628      	mov	r0, r5
 800c592:	f7ff ffa7 	bl	800c4e4 <_fflush_r>
 800c596:	b938      	cbnz	r0, 800c5a8 <__swbuf_r+0x74>
 800c598:	4638      	mov	r0, r7
 800c59a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c59c:	4621      	mov	r1, r4
 800c59e:	4628      	mov	r0, r5
 800c5a0:	f000 f806 	bl	800c5b0 <__swsetup_r>
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	d0d5      	beq.n	800c554 <__swbuf_r+0x20>
 800c5a8:	f04f 37ff 	mov.w	r7, #4294967295
 800c5ac:	e7f4      	b.n	800c598 <__swbuf_r+0x64>
	...

0800c5b0 <__swsetup_r>:
 800c5b0:	b538      	push	{r3, r4, r5, lr}
 800c5b2:	4b2a      	ldr	r3, [pc, #168]	; (800c65c <__swsetup_r+0xac>)
 800c5b4:	4605      	mov	r5, r0
 800c5b6:	6818      	ldr	r0, [r3, #0]
 800c5b8:	460c      	mov	r4, r1
 800c5ba:	b118      	cbz	r0, 800c5c4 <__swsetup_r+0x14>
 800c5bc:	6a03      	ldr	r3, [r0, #32]
 800c5be:	b90b      	cbnz	r3, 800c5c4 <__swsetup_r+0x14>
 800c5c0:	f7ff fa12 	bl	800b9e8 <__sinit>
 800c5c4:	89a3      	ldrh	r3, [r4, #12]
 800c5c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c5ca:	0718      	lsls	r0, r3, #28
 800c5cc:	d422      	bmi.n	800c614 <__swsetup_r+0x64>
 800c5ce:	06d9      	lsls	r1, r3, #27
 800c5d0:	d407      	bmi.n	800c5e2 <__swsetup_r+0x32>
 800c5d2:	2309      	movs	r3, #9
 800c5d4:	602b      	str	r3, [r5, #0]
 800c5d6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c5da:	81a3      	strh	r3, [r4, #12]
 800c5dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c5e0:	e034      	b.n	800c64c <__swsetup_r+0x9c>
 800c5e2:	0758      	lsls	r0, r3, #29
 800c5e4:	d512      	bpl.n	800c60c <__swsetup_r+0x5c>
 800c5e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c5e8:	b141      	cbz	r1, 800c5fc <__swsetup_r+0x4c>
 800c5ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c5ee:	4299      	cmp	r1, r3
 800c5f0:	d002      	beq.n	800c5f8 <__swsetup_r+0x48>
 800c5f2:	4628      	mov	r0, r5
 800c5f4:	f7ff fb24 	bl	800bc40 <_free_r>
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	6363      	str	r3, [r4, #52]	; 0x34
 800c5fc:	89a3      	ldrh	r3, [r4, #12]
 800c5fe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c602:	81a3      	strh	r3, [r4, #12]
 800c604:	2300      	movs	r3, #0
 800c606:	6063      	str	r3, [r4, #4]
 800c608:	6923      	ldr	r3, [r4, #16]
 800c60a:	6023      	str	r3, [r4, #0]
 800c60c:	89a3      	ldrh	r3, [r4, #12]
 800c60e:	f043 0308 	orr.w	r3, r3, #8
 800c612:	81a3      	strh	r3, [r4, #12]
 800c614:	6923      	ldr	r3, [r4, #16]
 800c616:	b94b      	cbnz	r3, 800c62c <__swsetup_r+0x7c>
 800c618:	89a3      	ldrh	r3, [r4, #12]
 800c61a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c61e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c622:	d003      	beq.n	800c62c <__swsetup_r+0x7c>
 800c624:	4621      	mov	r1, r4
 800c626:	4628      	mov	r0, r5
 800c628:	f000 f894 	bl	800c754 <__smakebuf_r>
 800c62c:	89a0      	ldrh	r0, [r4, #12]
 800c62e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c632:	f010 0301 	ands.w	r3, r0, #1
 800c636:	d00a      	beq.n	800c64e <__swsetup_r+0x9e>
 800c638:	2300      	movs	r3, #0
 800c63a:	60a3      	str	r3, [r4, #8]
 800c63c:	6963      	ldr	r3, [r4, #20]
 800c63e:	425b      	negs	r3, r3
 800c640:	61a3      	str	r3, [r4, #24]
 800c642:	6923      	ldr	r3, [r4, #16]
 800c644:	b943      	cbnz	r3, 800c658 <__swsetup_r+0xa8>
 800c646:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c64a:	d1c4      	bne.n	800c5d6 <__swsetup_r+0x26>
 800c64c:	bd38      	pop	{r3, r4, r5, pc}
 800c64e:	0781      	lsls	r1, r0, #30
 800c650:	bf58      	it	pl
 800c652:	6963      	ldrpl	r3, [r4, #20]
 800c654:	60a3      	str	r3, [r4, #8]
 800c656:	e7f4      	b.n	800c642 <__swsetup_r+0x92>
 800c658:	2000      	movs	r0, #0
 800c65a:	e7f7      	b.n	800c64c <__swsetup_r+0x9c>
 800c65c:	20000078 	.word	0x20000078

0800c660 <_raise_r>:
 800c660:	291f      	cmp	r1, #31
 800c662:	b538      	push	{r3, r4, r5, lr}
 800c664:	4604      	mov	r4, r0
 800c666:	460d      	mov	r5, r1
 800c668:	d904      	bls.n	800c674 <_raise_r+0x14>
 800c66a:	2316      	movs	r3, #22
 800c66c:	6003      	str	r3, [r0, #0]
 800c66e:	f04f 30ff 	mov.w	r0, #4294967295
 800c672:	bd38      	pop	{r3, r4, r5, pc}
 800c674:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c676:	b112      	cbz	r2, 800c67e <_raise_r+0x1e>
 800c678:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c67c:	b94b      	cbnz	r3, 800c692 <_raise_r+0x32>
 800c67e:	4620      	mov	r0, r4
 800c680:	f000 f830 	bl	800c6e4 <_getpid_r>
 800c684:	462a      	mov	r2, r5
 800c686:	4601      	mov	r1, r0
 800c688:	4620      	mov	r0, r4
 800c68a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c68e:	f000 b817 	b.w	800c6c0 <_kill_r>
 800c692:	2b01      	cmp	r3, #1
 800c694:	d00a      	beq.n	800c6ac <_raise_r+0x4c>
 800c696:	1c59      	adds	r1, r3, #1
 800c698:	d103      	bne.n	800c6a2 <_raise_r+0x42>
 800c69a:	2316      	movs	r3, #22
 800c69c:	6003      	str	r3, [r0, #0]
 800c69e:	2001      	movs	r0, #1
 800c6a0:	e7e7      	b.n	800c672 <_raise_r+0x12>
 800c6a2:	2400      	movs	r4, #0
 800c6a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c6a8:	4628      	mov	r0, r5
 800c6aa:	4798      	blx	r3
 800c6ac:	2000      	movs	r0, #0
 800c6ae:	e7e0      	b.n	800c672 <_raise_r+0x12>

0800c6b0 <raise>:
 800c6b0:	4b02      	ldr	r3, [pc, #8]	; (800c6bc <raise+0xc>)
 800c6b2:	4601      	mov	r1, r0
 800c6b4:	6818      	ldr	r0, [r3, #0]
 800c6b6:	f7ff bfd3 	b.w	800c660 <_raise_r>
 800c6ba:	bf00      	nop
 800c6bc:	20000078 	.word	0x20000078

0800c6c0 <_kill_r>:
 800c6c0:	b538      	push	{r3, r4, r5, lr}
 800c6c2:	4d07      	ldr	r5, [pc, #28]	; (800c6e0 <_kill_r+0x20>)
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	4604      	mov	r4, r0
 800c6c8:	4608      	mov	r0, r1
 800c6ca:	4611      	mov	r1, r2
 800c6cc:	602b      	str	r3, [r5, #0]
 800c6ce:	f7f6 f82e 	bl	800272e <_kill>
 800c6d2:	1c43      	adds	r3, r0, #1
 800c6d4:	d102      	bne.n	800c6dc <_kill_r+0x1c>
 800c6d6:	682b      	ldr	r3, [r5, #0]
 800c6d8:	b103      	cbz	r3, 800c6dc <_kill_r+0x1c>
 800c6da:	6023      	str	r3, [r4, #0]
 800c6dc:	bd38      	pop	{r3, r4, r5, pc}
 800c6de:	bf00      	nop
 800c6e0:	2002b23c 	.word	0x2002b23c

0800c6e4 <_getpid_r>:
 800c6e4:	f7f6 b81b 	b.w	800271e <_getpid>

0800c6e8 <_sbrk_r>:
 800c6e8:	b538      	push	{r3, r4, r5, lr}
 800c6ea:	4d06      	ldr	r5, [pc, #24]	; (800c704 <_sbrk_r+0x1c>)
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	4604      	mov	r4, r0
 800c6f0:	4608      	mov	r0, r1
 800c6f2:	602b      	str	r3, [r5, #0]
 800c6f4:	f7f6 f8a2 	bl	800283c <_sbrk>
 800c6f8:	1c43      	adds	r3, r0, #1
 800c6fa:	d102      	bne.n	800c702 <_sbrk_r+0x1a>
 800c6fc:	682b      	ldr	r3, [r5, #0]
 800c6fe:	b103      	cbz	r3, 800c702 <_sbrk_r+0x1a>
 800c700:	6023      	str	r3, [r4, #0]
 800c702:	bd38      	pop	{r3, r4, r5, pc}
 800c704:	2002b23c 	.word	0x2002b23c

0800c708 <__swhatbuf_r>:
 800c708:	b570      	push	{r4, r5, r6, lr}
 800c70a:	460c      	mov	r4, r1
 800c70c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c710:	2900      	cmp	r1, #0
 800c712:	b096      	sub	sp, #88	; 0x58
 800c714:	4615      	mov	r5, r2
 800c716:	461e      	mov	r6, r3
 800c718:	da0d      	bge.n	800c736 <__swhatbuf_r+0x2e>
 800c71a:	89a3      	ldrh	r3, [r4, #12]
 800c71c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c720:	f04f 0100 	mov.w	r1, #0
 800c724:	bf0c      	ite	eq
 800c726:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c72a:	2340      	movne	r3, #64	; 0x40
 800c72c:	2000      	movs	r0, #0
 800c72e:	6031      	str	r1, [r6, #0]
 800c730:	602b      	str	r3, [r5, #0]
 800c732:	b016      	add	sp, #88	; 0x58
 800c734:	bd70      	pop	{r4, r5, r6, pc}
 800c736:	466a      	mov	r2, sp
 800c738:	f000 f848 	bl	800c7cc <_fstat_r>
 800c73c:	2800      	cmp	r0, #0
 800c73e:	dbec      	blt.n	800c71a <__swhatbuf_r+0x12>
 800c740:	9901      	ldr	r1, [sp, #4]
 800c742:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c746:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c74a:	4259      	negs	r1, r3
 800c74c:	4159      	adcs	r1, r3
 800c74e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c752:	e7eb      	b.n	800c72c <__swhatbuf_r+0x24>

0800c754 <__smakebuf_r>:
 800c754:	898b      	ldrh	r3, [r1, #12]
 800c756:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c758:	079d      	lsls	r5, r3, #30
 800c75a:	4606      	mov	r6, r0
 800c75c:	460c      	mov	r4, r1
 800c75e:	d507      	bpl.n	800c770 <__smakebuf_r+0x1c>
 800c760:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c764:	6023      	str	r3, [r4, #0]
 800c766:	6123      	str	r3, [r4, #16]
 800c768:	2301      	movs	r3, #1
 800c76a:	6163      	str	r3, [r4, #20]
 800c76c:	b002      	add	sp, #8
 800c76e:	bd70      	pop	{r4, r5, r6, pc}
 800c770:	ab01      	add	r3, sp, #4
 800c772:	466a      	mov	r2, sp
 800c774:	f7ff ffc8 	bl	800c708 <__swhatbuf_r>
 800c778:	9900      	ldr	r1, [sp, #0]
 800c77a:	4605      	mov	r5, r0
 800c77c:	4630      	mov	r0, r6
 800c77e:	f7ff facb 	bl	800bd18 <_malloc_r>
 800c782:	b948      	cbnz	r0, 800c798 <__smakebuf_r+0x44>
 800c784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c788:	059a      	lsls	r2, r3, #22
 800c78a:	d4ef      	bmi.n	800c76c <__smakebuf_r+0x18>
 800c78c:	f023 0303 	bic.w	r3, r3, #3
 800c790:	f043 0302 	orr.w	r3, r3, #2
 800c794:	81a3      	strh	r3, [r4, #12]
 800c796:	e7e3      	b.n	800c760 <__smakebuf_r+0xc>
 800c798:	89a3      	ldrh	r3, [r4, #12]
 800c79a:	6020      	str	r0, [r4, #0]
 800c79c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c7a0:	81a3      	strh	r3, [r4, #12]
 800c7a2:	9b00      	ldr	r3, [sp, #0]
 800c7a4:	6163      	str	r3, [r4, #20]
 800c7a6:	9b01      	ldr	r3, [sp, #4]
 800c7a8:	6120      	str	r0, [r4, #16]
 800c7aa:	b15b      	cbz	r3, 800c7c4 <__smakebuf_r+0x70>
 800c7ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7b0:	4630      	mov	r0, r6
 800c7b2:	f000 f81d 	bl	800c7f0 <_isatty_r>
 800c7b6:	b128      	cbz	r0, 800c7c4 <__smakebuf_r+0x70>
 800c7b8:	89a3      	ldrh	r3, [r4, #12]
 800c7ba:	f023 0303 	bic.w	r3, r3, #3
 800c7be:	f043 0301 	orr.w	r3, r3, #1
 800c7c2:	81a3      	strh	r3, [r4, #12]
 800c7c4:	89a3      	ldrh	r3, [r4, #12]
 800c7c6:	431d      	orrs	r5, r3
 800c7c8:	81a5      	strh	r5, [r4, #12]
 800c7ca:	e7cf      	b.n	800c76c <__smakebuf_r+0x18>

0800c7cc <_fstat_r>:
 800c7cc:	b538      	push	{r3, r4, r5, lr}
 800c7ce:	4d07      	ldr	r5, [pc, #28]	; (800c7ec <_fstat_r+0x20>)
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	4604      	mov	r4, r0
 800c7d4:	4608      	mov	r0, r1
 800c7d6:	4611      	mov	r1, r2
 800c7d8:	602b      	str	r3, [r5, #0]
 800c7da:	f7f6 f807 	bl	80027ec <_fstat>
 800c7de:	1c43      	adds	r3, r0, #1
 800c7e0:	d102      	bne.n	800c7e8 <_fstat_r+0x1c>
 800c7e2:	682b      	ldr	r3, [r5, #0]
 800c7e4:	b103      	cbz	r3, 800c7e8 <_fstat_r+0x1c>
 800c7e6:	6023      	str	r3, [r4, #0]
 800c7e8:	bd38      	pop	{r3, r4, r5, pc}
 800c7ea:	bf00      	nop
 800c7ec:	2002b23c 	.word	0x2002b23c

0800c7f0 <_isatty_r>:
 800c7f0:	b538      	push	{r3, r4, r5, lr}
 800c7f2:	4d06      	ldr	r5, [pc, #24]	; (800c80c <_isatty_r+0x1c>)
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	4604      	mov	r4, r0
 800c7f8:	4608      	mov	r0, r1
 800c7fa:	602b      	str	r3, [r5, #0]
 800c7fc:	f7f6 f806 	bl	800280c <_isatty>
 800c800:	1c43      	adds	r3, r0, #1
 800c802:	d102      	bne.n	800c80a <_isatty_r+0x1a>
 800c804:	682b      	ldr	r3, [r5, #0]
 800c806:	b103      	cbz	r3, 800c80a <_isatty_r+0x1a>
 800c808:	6023      	str	r3, [r4, #0]
 800c80a:	bd38      	pop	{r3, r4, r5, pc}
 800c80c:	2002b23c 	.word	0x2002b23c

0800c810 <_init>:
 800c810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c812:	bf00      	nop
 800c814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c816:	bc08      	pop	{r3}
 800c818:	469e      	mov	lr, r3
 800c81a:	4770      	bx	lr

0800c81c <_fini>:
 800c81c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c81e:	bf00      	nop
 800c820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c822:	bc08      	pop	{r3}
 800c824:	469e      	mov	lr, r3
 800c826:	4770      	bx	lr
