#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2879160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28792f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x28708c0 .functor NOT 1, L_0x28a9790, C4<0>, C4<0>, C4<0>;
L_0x28a94f0 .functor XOR 1, L_0x28a9390, L_0x28a9450, C4<0>, C4<0>;
L_0x28a9680 .functor XOR 1, L_0x28a94f0, L_0x28a95b0, C4<0>, C4<0>;
v0x28a68f0_0 .net *"_ivl_10", 0 0, L_0x28a95b0;  1 drivers
v0x28a69f0_0 .net *"_ivl_12", 0 0, L_0x28a9680;  1 drivers
v0x28a6ad0_0 .net *"_ivl_2", 0 0, L_0x28a8930;  1 drivers
v0x28a6b90_0 .net *"_ivl_4", 0 0, L_0x28a9390;  1 drivers
v0x28a6c70_0 .net *"_ivl_6", 0 0, L_0x28a9450;  1 drivers
v0x28a6da0_0 .net *"_ivl_8", 0 0, L_0x28a94f0;  1 drivers
v0x28a6e80_0 .net "a", 0 0, v0x28a4600_0;  1 drivers
v0x28a6f20_0 .net "b", 0 0, v0x28a46a0_0;  1 drivers
v0x28a6fc0_0 .net "c", 0 0, v0x28a4740_0;  1 drivers
v0x28a7060_0 .var "clk", 0 0;
v0x28a7100_0 .net "d", 0 0, v0x28a4880_0;  1 drivers
v0x28a71a0_0 .net "q_dut", 0 0, L_0x28a9230;  1 drivers
v0x28a7240_0 .net "q_ref", 0 0, L_0x2870930;  1 drivers
v0x28a72e0_0 .var/2u "stats1", 159 0;
v0x28a7380_0 .var/2u "strobe", 0 0;
v0x28a7420_0 .net "tb_match", 0 0, L_0x28a9790;  1 drivers
v0x28a74e0_0 .net "tb_mismatch", 0 0, L_0x28708c0;  1 drivers
v0x28a76b0_0 .net "wavedrom_enable", 0 0, v0x28a4970_0;  1 drivers
v0x28a7750_0 .net "wavedrom_title", 511 0, v0x28a4a10_0;  1 drivers
L_0x28a8930 .concat [ 1 0 0 0], L_0x2870930;
L_0x28a9390 .concat [ 1 0 0 0], L_0x2870930;
L_0x28a9450 .concat [ 1 0 0 0], L_0x28a9230;
L_0x28a95b0 .concat [ 1 0 0 0], L_0x2870930;
L_0x28a9790 .cmp/eeq 1, L_0x28a8930, L_0x28a9680;
S_0x2879480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x28792f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2865ea0 .functor OR 1, v0x28a4600_0, v0x28a46a0_0, C4<0>, C4<0>;
L_0x2879be0 .functor OR 1, v0x28a4740_0, v0x28a4880_0, C4<0>, C4<0>;
L_0x2870930 .functor AND 1, L_0x2865ea0, L_0x2879be0, C4<1>, C4<1>;
v0x2870b30_0 .net *"_ivl_0", 0 0, L_0x2865ea0;  1 drivers
v0x2870bd0_0 .net *"_ivl_2", 0 0, L_0x2879be0;  1 drivers
v0x2865ff0_0 .net "a", 0 0, v0x28a4600_0;  alias, 1 drivers
v0x2866090_0 .net "b", 0 0, v0x28a46a0_0;  alias, 1 drivers
v0x28a3a80_0 .net "c", 0 0, v0x28a4740_0;  alias, 1 drivers
v0x28a3b90_0 .net "d", 0 0, v0x28a4880_0;  alias, 1 drivers
v0x28a3c50_0 .net "q", 0 0, L_0x2870930;  alias, 1 drivers
S_0x28a3db0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x28792f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x28a4600_0 .var "a", 0 0;
v0x28a46a0_0 .var "b", 0 0;
v0x28a4740_0 .var "c", 0 0;
v0x28a47e0_0 .net "clk", 0 0, v0x28a7060_0;  1 drivers
v0x28a4880_0 .var "d", 0 0;
v0x28a4970_0 .var "wavedrom_enable", 0 0;
v0x28a4a10_0 .var "wavedrom_title", 511 0;
E_0x2874070/0 .event negedge, v0x28a47e0_0;
E_0x2874070/1 .event posedge, v0x28a47e0_0;
E_0x2874070 .event/or E_0x2874070/0, E_0x2874070/1;
E_0x28742c0 .event posedge, v0x28a47e0_0;
E_0x285e9f0 .event negedge, v0x28a47e0_0;
S_0x28a4100 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x28a3db0;
 .timescale -12 -12;
v0x28a4300_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28a4400 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x28a3db0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28a4b70 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x28792f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x28a7a80 .functor NOT 1, v0x28a4600_0, C4<0>, C4<0>, C4<0>;
L_0x28a7b10 .functor NOT 1, v0x28a46a0_0, C4<0>, C4<0>, C4<0>;
L_0x28a7ba0 .functor AND 1, L_0x28a7a80, L_0x28a7b10, C4<1>, C4<1>;
L_0x28a7c10 .functor NOT 1, v0x28a4740_0, C4<0>, C4<0>, C4<0>;
L_0x28a7cb0 .functor AND 1, L_0x28a7ba0, L_0x28a7c10, C4<1>, C4<1>;
L_0x28a7dc0 .functor AND 1, L_0x28a7cb0, v0x28a4880_0, C4<1>, C4<1>;
L_0x28a7ec0 .functor NOT 1, v0x28a46a0_0, C4<0>, C4<0>, C4<0>;
L_0x28a7f30 .functor AND 1, v0x28a4600_0, L_0x28a7ec0, C4<1>, C4<1>;
L_0x28a8040 .functor NOT 1, v0x28a4740_0, C4<0>, C4<0>, C4<0>;
L_0x28a80b0 .functor AND 1, L_0x28a7f30, L_0x28a8040, C4<1>, C4<1>;
L_0x28a8220 .functor NOT 1, v0x28a4880_0, C4<0>, C4<0>, C4<0>;
L_0x28a8290 .functor AND 1, L_0x28a80b0, L_0x28a8220, C4<1>, C4<1>;
L_0x28a83c0 .functor OR 1, L_0x28a7dc0, L_0x28a8290, C4<0>, C4<0>;
L_0x28a84d0 .functor AND 1, v0x28a4600_0, v0x28a46a0_0, C4<1>, C4<1>;
L_0x28a8350 .functor NOT 1, v0x28a4740_0, C4<0>, C4<0>, C4<0>;
L_0x28a85c0 .functor AND 1, L_0x28a84d0, L_0x28a8350, C4<1>, C4<1>;
L_0x28a8760 .functor AND 1, L_0x28a85c0, v0x28a4880_0, C4<1>, C4<1>;
L_0x28a8820 .functor OR 1, L_0x28a83c0, L_0x28a8760, C4<0>, C4<0>;
L_0x28a89d0 .functor AND 1, v0x28a4600_0, v0x28a46a0_0, C4<1>, C4<1>;
L_0x28a8c60 .functor AND 1, L_0x28a89d0, v0x28a4740_0, C4<1>, C4<1>;
L_0x28a8ee0 .functor NOT 1, v0x28a4880_0, C4<0>, C4<0>, C4<0>;
L_0x28a9060 .functor AND 1, L_0x28a8c60, L_0x28a8ee0, C4<1>, C4<1>;
L_0x28a9230 .functor OR 1, L_0x28a8820, L_0x28a9060, C4<0>, C4<0>;
v0x28a4e60_0 .net *"_ivl_0", 0 0, L_0x28a7a80;  1 drivers
v0x28a4f40_0 .net *"_ivl_10", 0 0, L_0x28a7dc0;  1 drivers
v0x28a5020_0 .net *"_ivl_12", 0 0, L_0x28a7ec0;  1 drivers
v0x28a5110_0 .net *"_ivl_14", 0 0, L_0x28a7f30;  1 drivers
v0x28a51f0_0 .net *"_ivl_16", 0 0, L_0x28a8040;  1 drivers
v0x28a5320_0 .net *"_ivl_18", 0 0, L_0x28a80b0;  1 drivers
v0x28a5400_0 .net *"_ivl_2", 0 0, L_0x28a7b10;  1 drivers
v0x28a54e0_0 .net *"_ivl_20", 0 0, L_0x28a8220;  1 drivers
v0x28a55c0_0 .net *"_ivl_22", 0 0, L_0x28a8290;  1 drivers
v0x28a56a0_0 .net *"_ivl_24", 0 0, L_0x28a83c0;  1 drivers
v0x28a5780_0 .net *"_ivl_26", 0 0, L_0x28a84d0;  1 drivers
v0x28a5860_0 .net *"_ivl_28", 0 0, L_0x28a8350;  1 drivers
v0x28a5940_0 .net *"_ivl_30", 0 0, L_0x28a85c0;  1 drivers
v0x28a5a20_0 .net *"_ivl_32", 0 0, L_0x28a8760;  1 drivers
v0x28a5b00_0 .net *"_ivl_34", 0 0, L_0x28a8820;  1 drivers
v0x28a5be0_0 .net *"_ivl_36", 0 0, L_0x28a89d0;  1 drivers
v0x28a5cc0_0 .net *"_ivl_38", 0 0, L_0x28a8c60;  1 drivers
v0x28a5da0_0 .net *"_ivl_4", 0 0, L_0x28a7ba0;  1 drivers
v0x28a5e80_0 .net *"_ivl_40", 0 0, L_0x28a8ee0;  1 drivers
v0x28a5f60_0 .net *"_ivl_42", 0 0, L_0x28a9060;  1 drivers
v0x28a6040_0 .net *"_ivl_6", 0 0, L_0x28a7c10;  1 drivers
v0x28a6120_0 .net *"_ivl_8", 0 0, L_0x28a7cb0;  1 drivers
v0x28a6200_0 .net "a", 0 0, v0x28a4600_0;  alias, 1 drivers
v0x28a62a0_0 .net "b", 0 0, v0x28a46a0_0;  alias, 1 drivers
v0x28a6390_0 .net "c", 0 0, v0x28a4740_0;  alias, 1 drivers
v0x28a6480_0 .net "d", 0 0, v0x28a4880_0;  alias, 1 drivers
v0x28a6570_0 .net "q", 0 0, L_0x28a9230;  alias, 1 drivers
S_0x28a66d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x28792f0;
 .timescale -12 -12;
E_0x2873e10 .event anyedge, v0x28a7380_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28a7380_0;
    %nor/r;
    %assign/vec4 v0x28a7380_0, 0;
    %wait E_0x2873e10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28a3db0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28a4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28a4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28a46a0_0, 0;
    %assign/vec4 v0x28a4600_0, 0;
    %wait E_0x285e9f0;
    %wait E_0x28742c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28a4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28a4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28a46a0_0, 0;
    %assign/vec4 v0x28a4600_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2874070;
    %load/vec4 v0x28a4600_0;
    %load/vec4 v0x28a46a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28a4740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28a4880_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28a4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28a4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28a46a0_0, 0;
    %assign/vec4 v0x28a4600_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28a4400;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2874070;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x28a4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28a4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28a46a0_0, 0;
    %assign/vec4 v0x28a4600_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28792f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28a7060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28a7380_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28792f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28a7060_0;
    %inv;
    %store/vec4 v0x28a7060_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28792f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28a47e0_0, v0x28a74e0_0, v0x28a6e80_0, v0x28a6f20_0, v0x28a6fc0_0, v0x28a7100_0, v0x28a7240_0, v0x28a71a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28792f0;
T_7 ;
    %load/vec4 v0x28a72e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28a72e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28a72e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28a72e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28a72e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28a72e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28a72e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28792f0;
T_8 ;
    %wait E_0x2874070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28a72e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a72e0_0, 4, 32;
    %load/vec4 v0x28a7420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28a72e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a72e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28a72e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a72e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28a7240_0;
    %load/vec4 v0x28a7240_0;
    %load/vec4 v0x28a71a0_0;
    %xor;
    %load/vec4 v0x28a7240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28a72e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a72e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28a72e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a72e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/circuit3/iter5/response0/top_module.sv";
