v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 46100 47400 1 180 0 header26-1.sym
{
T 45500 47800 5 10 1 1 180 0 1
refdes=P1
T 44500 42700 5 10 0 0 180 0 1
device=HEADER26
}
C 43800 47800 1 0 0 gnd-1.sym
N 43900 48100 46400 48100 4
N 46400 48100 46400 47100 4
N 46400 47100 46100 47100 4
N 44400 47100 44400 48100 4
N 44400 47100 44700 47100 4
C 43700 46800 1 0 0 5V-plus-1.sym
N 44700 46700 43900 46700 4
N 43900 46700 43900 46800 4
C 46700 46800 1 0 0 3.3V-plus-1.sym
N 46100 46700 46900 46700 4
N 46900 46700 46900 46800 4
C 43900 46200 1 0 1 output-1.sym
{
T 43800 46500 5 10 0 0 0 6 1
device=OUTPUT
T 43900 46200 5 10 0 1 180 6 1
net=GPIO_SPI_CS#:1
T 43000 46200 5 10 1 1 0 6 1
value=GPIO_SPI_CS#
}
C 46900 46200 1 0 0 output-1.sym
{
T 47000 46500 5 10 0 0 0 0 1
device=OUTPUT
T 46900 46200 5 10 0 1 180 0 1
net=GPIO_UART1_TXD:1
T 47800 46200 5 10 1 1 0 0 1
value=GPIO_UART1_TXD
}
N 46900 46300 46100 46300 4
N 44700 46300 43900 46300 4
C 43900 45400 1 0 1 output-1.sym
{
T 43800 45700 5 10 0 0 0 6 1
device=OUTPUT
T 43900 45400 5 10 0 1 180 6 1
net=GPIO_SPI_MOSI:1
T 43000 45400 5 10 1 1 0 6 1
value=GPIO_SPI_MOSI
}
N 43900 45500 44700 45500 4
C 43900 45800 1 0 1 output-1.sym
{
T 43800 46100 5 10 0 0 0 6 1
device=OUTPUT
T 43900 45800 5 10 0 1 180 6 1
net=GPIO_SPI_MISO:1
T 43000 45800 5 10 1 1 0 6 1
value=GPIO_SPI_MISO
}
N 43900 45900 44700 45900 4
C 46900 45800 1 0 0 output-1.sym
{
T 47000 46100 5 10 0 0 0 0 1
device=OUTPUT
T 46900 45800 5 10 0 1 180 0 1
net=GPIO_UART1_RXD:1
T 47800 45800 5 10 1 1 0 0 1
value=GPIO_UART1_RXD
}
C 46900 44600 1 0 0 output-1.sym
{
T 47000 44900 5 10 0 0 0 0 1
device=OUTPUT
T 46900 44600 5 10 0 1 180 0 1
net=GPIO_I2S_CLK:1
T 47800 44600 5 10 1 1 0 0 1
value=GPIO_I2S_CLK
}
C 46900 44200 1 0 0 output-1.sym
{
T 47000 44500 5 10 0 0 0 0 1
device=OUTPUT
T 46900 44200 5 10 0 1 180 0 1
net=GPIO_I2S_FRM:1
T 47800 44200 5 10 1 1 0 0 1
value=GPIO_I2S_FRM
}
C 46900 43800 1 0 0 output-1.sym
{
T 47000 44100 5 10 0 0 0 0 1
device=OUTPUT
T 46900 43800 5 10 0 1 180 0 1
net=GPIO_I2S_DO:1
T 47800 43800 5 10 1 1 0 0 1
value=GPIO_I2S_DO
}
C 46900 43400 1 0 0 output-1.sym
{
T 47000 43700 5 10 0 0 0 0 1
device=OUTPUT
T 46900 43400 5 10 0 1 180 0 1
net=GPIO_I2S_DI:1
T 47800 43400 5 10 1 1 0 0 1
value=GPIO_I2S_DI
}
N 46100 45900 46900 45900 4
N 46900 44700 46100 44700 4
N 46100 44300 46900 44300 4
N 46900 43900 46100 43900 4
N 46100 43500 46900 43500 4
C 43900 45000 1 0 1 output-1.sym
{
T 43800 45300 5 10 0 0 0 6 1
device=OUTPUT
T 43900 45000 5 10 0 1 180 6 1
net=GPIO_SPI_CLK:1
T 43000 45000 5 10 1 1 0 6 1
value=GPIO_SPI_CLK
}
C 43900 44600 1 0 1 output-1.sym
{
T 43800 44900 5 10 0 0 0 6 1
device=OUTPUT
T 43900 44600 5 10 0 1 180 6 1
net=GPIO_I2C_SCL:1
T 43000 44600 5 10 1 1 0 6 1
value=GPIO_I2C_SCL
}
C 43900 44200 1 0 1 output-1.sym
{
T 43800 44500 5 10 0 0 0 6 1
device=OUTPUT
T 43900 44200 5 10 0 1 180 6 1
net=GPIO_I2C_SDA
T 43000 44200 5 10 1 1 0 6 1
value=GPIO_I2C_SDA
}
N 43900 45100 44700 45100 4
N 43900 44700 44700 44700 4
N 44700 44300 43900 44300 4
C 43900 43800 1 0 1 output-1.sym
{
T 43800 44100 5 10 0 0 0 6 1
device=OUTPUT
T 43900 43800 5 10 0 1 180 6 1
net=GPIO_UART2_TXD:1
T 43000 43800 5 10 1 1 0 6 1
value=GPIO_UART2_TXD
}
C 43900 43400 1 0 1 output-1.sym
{
T 43800 43700 5 10 0 0 0 6 1
device=OUTPUT
T 43900 43400 5 10 0 1 180 6 1
net=GPIO_UART2_RXD
T 43000 43400 5 10 1 1 0 6 1
value=GPIO_UART2_RXD
}
N 43900 43900 44700 43900 4
N 43900 43500 44700 43500 4
C 44100 49100 1 0 0 header3-1.sym
{
T 45100 49750 5 10 0 0 0 0 1
device=HEADER3
T 44500 50400 5 10 1 1 0 0 1
refdes=JP1
}
C 48500 49200 1 0 0 header3-1.sym
{
T 49500 49850 5 10 0 0 0 0 1
device=HEADER3
T 48900 50500 5 10 1 1 0 0 1
refdes=JP2
}
C 43600 50000 1 0 1 output-1.sym
{
T 43500 50300 5 10 0 0 0 6 1
device=OUTPUT
T 43600 50000 5 10 0 1 180 6 1
net=GPIO_SPI_MOSI:1
T 42700 50000 5 10 1 1 0 6 1
value=GPIO_SPI_MOSI
}
C 43600 49200 1 0 1 output-1.sym
{
T 43500 49500 5 10 0 0 0 6 1
device=OUTPUT
T 43600 49200 5 10 0 1 180 6 1
net=GPIO_UART2_TXD:1
T 42700 49200 5 10 1 1 0 6 1
value=GPIO_UART2_TXD
}
C 43600 49600 1 0 1 output-1.sym
{
T 43500 49900 5 10 0 0 0 6 1
device=OUTPUT
T 43600 49600 5 10 0 1 180 6 1
net=TO_P9_21:1
T 42700 49600 5 10 1 1 0 6 1
value=TO_P9_21
}
N 43600 49700 44100 49700 4
N 44100 50100 43600 50100 4
N 43600 49300 44100 49300 4
C 48000 50100 1 0 1 output-1.sym
{
T 47900 50400 5 10 0 0 0 6 1
device=OUTPUT
T 48000 50100 5 10 0 1 180 6 1
net=GPIO_SPI_CLK:1
T 47100 50100 5 10 1 1 0 6 1
value=GPIO_SPI_CLK
}
C 48000 49300 1 0 1 output-1.sym
{
T 47900 49600 5 10 0 0 0 6 1
device=OUTPUT
T 48000 49300 5 10 0 1 180 6 1
net=GPIO_UART2_RXD
T 47100 49300 5 10 1 1 0 6 1
value=GPIO_UART2_RXD
}
C 48000 49700 1 0 1 output-1.sym
{
T 47900 50000 5 10 0 0 0 6 1
device=OUTPUT
T 48000 49700 5 10 0 1 180 6 1
net=TO_P9_22:1
T 47100 49700 5 10 1 1 0 6 1
value=TO_P9_22
}
N 48000 49400 48500 49400 4
N 48500 49800 48000 49800 4
N 48000 50200 48500 50200 4
C 46900 42200 1 0 0 output-1.sym
{
T 47000 42500 5 10 0 0 0 0 1
device=OUTPUT
T 46900 42200 5 10 0 1 180 0 1
net=GPIO_IBL_8254:1
T 47800 42200 5 10 1 1 0 0 1
value=GPIO_IBL_8254
}
N 46900 42300 46100 42300 4
C 44000 40700 1 0 0 EMBEDDEDmount_hole.sym
[
V 44899 41199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44899 41199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 44000 41200 44600 41200 1 0 0
{
T 44400 41500 5 10 0 1 0 0 1
device=mount_hole
T 44000 41200 5 10 0 0 0 0 1
pinseq=1
T 44505 41245 5 10 0 1 0 6 1
pinnumber=1
T 44655 41195 5 10 0 1 0 0 1
pinlabel=unknown
T 44000 41200 5 10 0 0 0 0 1
pintype=unknown
}
T 44795 40699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 44795 40699 5 10 1 1 0 0 1
refdes=MH6
T 44000 40700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 46700 40700 1 0 0 EMBEDDEDmount_hole.sym
[
V 47599 41199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 47599 41199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 46700 41200 47300 41200 1 0 0
{
T 47100 41500 5 10 0 1 0 0 1
device=mount_hole
T 46700 41200 5 10 0 0 0 0 1
pinseq=1
T 47205 41245 5 10 0 1 0 6 1
pinnumber=1
T 47355 41195 5 10 0 1 0 0 1
pinlabel=unknown
T 46700 41200 5 10 0 0 0 0 1
pintype=unknown
}
T 47495 40699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 47495 40699 5 10 1 1 0 0 1
refdes=MH8
T 46700 40700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 42700 40700 1 0 0 EMBEDDEDmount_hole.sym
[
V 43599 41199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 43599 41199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 42700 41200 43300 41200 1 0 0
{
T 43100 41500 5 10 0 1 0 0 1
device=mount_hole
T 42700 41200 5 10 0 0 0 0 1
pinseq=1
T 43205 41245 5 10 0 1 0 6 1
pinnumber=1
T 43355 41195 5 10 0 1 0 0 1
pinlabel=unknown
T 42700 41200 5 10 0 0 0 0 1
pintype=unknown
}
T 43495 40699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 43495 40699 5 10 1 1 0 0 1
refdes=MH5
T 42700 40700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 45400 40700 1 0 0 EMBEDDEDmount_hole.sym
[
V 46299 41199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 46299 41199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 45400 41200 46000 41200 1 0 0
{
T 45800 41500 5 10 0 1 0 0 1
device=mount_hole
T 45400 41200 5 10 0 0 0 0 1
pinseq=1
T 45905 41245 5 10 0 1 0 6 1
pinnumber=1
T 46055 41195 5 10 0 1 0 0 1
pinlabel=unknown
T 45400 41200 5 10 0 0 0 0 1
pintype=unknown
}
T 46195 40699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 46195 40699 5 10 1 1 0 0 1
refdes=MH7
T 45400 40700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
