ISim log file
Running: C:\Users\152\Lab4_12_6_18\game_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/152/Lab4_12_6_18/game_test_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/152/Lab4_12_6_18/top.v" Line 385.  For instance game/obs/, width 32 of formal port lev is not equal to width 1 of actual signal level.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 4017605 ms : File "C:/Users/152/Lab4_12_6_18/top.v" Line 507
ISim P.68d (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/152/Lab4_12_6_18/top.v" Line 385.  For instance game/obs/, width 32 of formal port lev is not equal to width 1 of actual signal level.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 7684800 ms : File "C:/Users/152/Lab4_12_6_18/game_test.v" Line 59
