Warning (10268): Verilog HDL information at fpga_urna.v(62): always construct contains both blocking and non-blocking assignments File: C:/Users/Grobs/Desktop/Implementação em FPGA Clock manual/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v Line: 62
