module wideexpr_00690(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s0;
  assign y1 = ((^(s4))==((((ctrl[5]?(ctrl[0]?(ctrl[7]?{1{(1'b1)^(2'b00)}}:($signed(6'sb011000))>>($signed(3'sb000))):{+(s6),5'b11110}):|(s0)))!=($unsigned((3'sb111)<<<(u5))))&(($unsigned({2{(({1{s2}})<=((6'sb101101)>>>(s2)))<<<(3'sb111)}}))&(s1))))+((ctrl[1]?(s3)>>(s5):{$signed((s2)!=(s3)),$signed((({1{$signed(u5)}})<<<(s2))<<((6'sb100001)|(((2'b10)|(~(5'sb11011)))>((ctrl[0]?(ctrl[4]?3'sb101:1'sb1):!(s4))))))}));
  assign y2 = ($signed(s6))>>(4'sb0100);
  assign y3 = {2{s1}};
  assign y4 = s0;
  assign y5 = $signed(5'sb00011);
  assign y6 = ((u3)>>>(-((($signed((s0)+(5'sb10000)))>>(1'sb1))>>($signed((~|(s6))-((ctrl[4]?s2:s5)))))))<((ctrl[1]?{$signed((+((2'sb11)+(s2)))^((ctrl[7]?2'sb10:+(5'b01011)))),(ctrl[3]?($unsigned((s1)&(6'sb101011)))>>>(+(1'sb1)):(((s6)>>>(4'sb1000))<<<(s1))>=(($signed(s7))+((ctrl[0]?s2:s3)))),(ctrl[5]?(ctrl[1]?2'sb11:s3):2'sb10),(ctrl[4]?(5'sb01001)<<((ctrl[7]?$unsigned(2'sb01):(3'b010)<<<(u6))):s2)}:!((ctrl[1]?(ctrl[6]?s0:-((1'b1)<<<(u0))):(((ctrl[7]?s2:5'sb01010))^~(-(s3)))&(3'sb001)))));
  assign y7 = $signed({2{((3'sb010)^~(((ctrl[2]?(s2)>>(s4):4'sb0011))<<<((4'sb0010)<=((s6)>>(1'sb0)))))^(s5)}});
endmodule
